
---------- Begin Simulation Statistics ----------
final_tick                               14052318855093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152685                       # Simulator instruction rate (inst/s)
host_mem_usage                               17233312                       # Number of bytes of host memory used
host_op_rate                                   244039                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4964.03                       # Real time elapsed on the host
host_tick_rate                                5910524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   757931317                       # Number of instructions simulated
sim_ops                                    1211414100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029340                       # Number of seconds simulated
sim_ticks                                 29339994969                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        50416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1524769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3050489                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     7                       # Number of float alu accesses
system.cpu0.num_fp_insts                            7                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         5                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     45.45%     45.45% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     18.18%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        94768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       190413                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          613                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu1.num_int_insts                          28                       # number of integer instructions
system.cpu1.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        28                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1234799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2466758                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          281                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       18     72.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.00%     92.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       295127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         1441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       590982                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         1441                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     92.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       141897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         298316                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        177043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        181219257                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        88934355                       # number of cc regfile writes
system.switch_cpus0.committedInsts          221092070                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            398426305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.398513                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.398513                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        128979964                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        73930611                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  61335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       950680                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        40981397                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.818708                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           124803766                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          37927535                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5379904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91143527                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40402226                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    444586612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     86876231                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2603321                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    424566984                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       156657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        874419                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       169156                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16170                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       625004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       325676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        555430816                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            423029048                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567242                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        315063856                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.801252                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             424132317                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       588801030                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      265364913                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.509329                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.509329                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2312797      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    256310544     60.00%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       886408      0.21%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       933889      0.22%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2589568      0.61%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        69346      0.02%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15375472      3.60%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53192      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6634327      1.55%     66.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       530790      0.12%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15256790      3.57%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        36484      0.01%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54635726     12.79%     83.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32411249      7.59%     90.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     33315871      7.80%     98.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5817860      1.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427170313                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       90770651                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    177081173                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     85056092                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     95351083                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12277992                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028743                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3616708     29.46%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         8582      0.07%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        178886      1.46%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       441861      3.60%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        46629      0.38%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       304875      2.48%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2927685     23.84%     61.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1042587      8.49%     69.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3204830     26.10%     95.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       505349      4.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     346364857                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    778288144                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    337972956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395411718                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         444586593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427170313                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     46160182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       703981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     66749697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     88046726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.851632                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.683948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12147158     13.80%     13.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2345053      2.66%     16.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4562719      5.18%     21.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5999386      6.81%     28.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8537137      9.70%     38.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10838080     12.31%     50.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13355050     15.17%     65.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12864728     14.61%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17397415     19.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     88046726                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.848255                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4670450                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2208983                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91143527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40402226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      209353817                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                88108061                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         68076493                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       167520034                       # number of cc regfile writes
system.switch_cpus1.committedInsts          164878213                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            219046148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.534383                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.534383                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             2173                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             271                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  51852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        60672                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         6391270                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.509192                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            49300953                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9819028                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        8447654                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     39789941                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9996281                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    222900447                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     39481925                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       145379                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    221080082                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         11338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       170405                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         60272                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       200561                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4084                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        31656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        29016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        368270514                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            220971909                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.523288                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        192711641                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.507965                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             221032433                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       437565706                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204894187                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.871318                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.871318                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       454469      0.21%      0.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    170802960     77.21%     77.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       578476      0.26%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           53      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           31      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           17      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           44      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt           47      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult           12      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39544942     17.88%     95.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9842529      4.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     221225462                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses           2080                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads         4143                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt             828462                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003745                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421274     50.85%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     50.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        290032     35.01%     85.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117139     14.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     221597375                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    531344527                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220969849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    226756333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         222900447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        221225462                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3854220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        13076                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      5890711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     88056209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.512321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14459705     16.42%     16.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15149094     17.20%     33.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     21111995     23.98%     57.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11203804     12.72%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10561330     11.99%     82.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8950326     10.16%     92.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3944870      4.48%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1825884      2.07%     99.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       849201      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88056209                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.510842                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1175096                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       413113                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     39789941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9996281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       62033436                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                88108061                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        106346088                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        74718866                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            396523411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.352432                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.352432                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        294519547                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       161455617                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  25293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4846                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25098256                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.501766                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           110835492                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27721970                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10723703                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     83127054                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27730020                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    396715163                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     83113522                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        14527                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    396641865                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         53972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        69895                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          6102                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       160742                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1950                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526602924                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            396633775                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        308408654                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.501674                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             396637264                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       412077488                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178411496                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.837425                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.837425                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5002      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    193550168     48.80%     48.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       669037      0.17%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9891316      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6595764      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4617416      1.16%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27671359      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4614558      1.16%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3293998      0.83%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     33589167      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1316314      0.33%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31697967      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11894784      3.00%     83.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     51421434     12.96%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15828113      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     396656397                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      189518742                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    376037261                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186510238                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    186581868                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5994214                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1331537     22.21%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         34946      0.58%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        39440      0.66%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       203598      3.40%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1633414     27.25%     54.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        28892      0.48%     54.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2721552     45.40%     99.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite          833      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     213126867                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    511354789                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    210123537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    210326932                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         396715163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        396656397                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       191696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2279                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       236102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88082768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.503224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.700693                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     12617208     14.32%     14.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3253271      3.69%     18.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6630980      7.53%     25.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230302      9.34%     34.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9419072     10.69%     45.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11823104     13.42%     59.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10385322     11.79%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9441552     10.72%     81.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     16281957     18.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88082768                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.501931                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4591018                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       844916                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     83127054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27730020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      178182185                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                88108061                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        109951521                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97932052                       # number of cc regfile writes
system.switch_cpus3.committedInsts          121960973                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            197418136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.722428                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.722428                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           109400                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          109408                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 135052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1578320                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        21644917                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.803069                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            55723797                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17039471                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       11832960                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     44615880                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        42565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     20459811                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    290019285                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     38684326                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3156306                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    246973010                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         27161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        32840                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1425396                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        67974                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        52385                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       771084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       807236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        320994117                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            245920420                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.582834                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        187086379                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.791123                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             246661747                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       381248151                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      209653502                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.384220                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.384220                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       617892      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    190449289     76.14%     76.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1732993      0.69%     77.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       420603      0.17%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            4      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc           36      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39366099     15.74%     92.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17323785      6.93%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       109324      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       109260      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     250129317                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         218673                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       437341                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       218580                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       374846                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            5197227                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020778                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3735818     71.88%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     71.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1063665     20.47%     92.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       397739      7.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     254489979                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    593647257                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    245701840                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    382295941                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         290019285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        250129317                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     92600986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       655729                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    143687993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87973009                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.843251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.532246                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     25563553     29.06%     29.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8061082      9.16%     38.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10044539     11.42%     49.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10116788     11.50%     61.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9476440     10.77%     71.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7823772      8.89%     80.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7689778      8.74%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5110951      5.81%     95.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4086106      4.64%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87973009                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.838893                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7498361                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3350903                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     44615880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     20459811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      106473534                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                88108061                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   2134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    103344785                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       103344790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    103345760                       # number of overall hits
system.cpu0.dcache.overall_hits::total      103345765                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3039614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3039621                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3059562                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3059569                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  14509121355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14509121355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  14509121355                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14509121355                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    106384399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    106384411                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    106405322                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    106405334                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.583333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.583333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028754                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4773.343377                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4773.332384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4742.221715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4742.210865                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1524713                       # number of writebacks
system.cpu0.dcache.writebacks::total          1524713                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1521033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1521033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1521033                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1521033                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1518581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1518581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1525231                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1525231                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   6948835209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6948835209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   6977816199                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6977816199                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4575.873930                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4575.873930                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4574.924191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4574.924191                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1524713                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67713588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67713591                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2740922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2740926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13038691923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13038691923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70454510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70454517                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038903                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038903                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4757.045959                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4757.039016                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1515153                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1515153                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1225769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1225769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5593141260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5593141260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4562.965175                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4562.965175                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     35631197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      35631199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       298692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298695                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1470429432                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1470429432                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     35929889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     35929894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.600000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4922.895263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4922.845819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5880                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5880                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       292812                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292812                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1355693949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1355693949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4629.912534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4629.912534                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          975                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          975                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        19948                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        19948                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        20923                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        20923                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953401                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953401                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         6650                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         6650                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28980990                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28980990                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317832                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317832                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4358.043609                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4358.043609                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          505.988756                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          104871009                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1525225                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.757730                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.003679                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   501.985077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.980440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988259                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        852767897                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       852767897                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40325521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40325542                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40325521                       # number of overall hits
system.cpu0.icache.overall_hits::total       40325542                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          591                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           593                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          591                       # number of overall misses
system.cpu0.icache.overall_misses::total          593                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     49506444                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49506444                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     49506444                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49506444                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40326112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40326135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40326112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40326135                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 83767.248731                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83484.728499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 83767.248731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83484.728499                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu0.icache.writebacks::total               38                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           93                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           93                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          498                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42045579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42045579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42045579                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42045579                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84428.873494                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84428.873494                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84428.873494                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84428.873494                       # average overall mshr miss latency
system.cpu0.icache.replacements                    38                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40325521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40325542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          591                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     49506444                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49506444                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40326112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40326135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 83767.248731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83484.728499                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           93                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42045579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42045579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 84428.873494                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84428.873494                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          447.649743                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40326042                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              500                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         80652.084000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   445.649743                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.870410                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.874316                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        322609580                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       322609580                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1232923                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       414825                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1109926                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        292802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       292802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1232923                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1024                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4575189                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4576213                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        33536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    195196032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           195229568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           14                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1525738                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.033055                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.178782                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1475304     96.69%     96.69% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               50434      3.31%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1525738                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2031294006                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         502150                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1523697111                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst           31                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1524348                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1524379                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst           31                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1524348                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1524379                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          453                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1332                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          453                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1332                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     41574384                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     87598314                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    129172698                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     41574384                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     87598314                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    129172698                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          484                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1525218                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1525711                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          484                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1525218                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1525711                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.935950                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000570                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000873                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.935950                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000570                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000873                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 91775.682119                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 100687.717241                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 96976.500000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 91775.682119                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 100687.717241                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 96976.500000                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1311                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     40829796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     87308604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    128138400                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     40829796                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     87308604                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    128138400                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.911157                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000570                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000859                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.911157                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000570                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000859                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92584.571429                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 100354.717241                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97740.961098                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92584.571429                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 100354.717241                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97740.961098                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       414825                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       414825                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       414825                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       414825                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1066181                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1066181                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1066181                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1066181                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       292413                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       292413                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          389                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     37675620                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     37675620                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       292799                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       292802                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001318                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001329                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 97605.233161                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 96852.493573                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     37547082                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     37547082                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 97272.233161                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 97272.233161                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst           31                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1231935                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1231966                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          453                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          943                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41574384                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     49922694                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     91497078                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          484                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1232419                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1232909                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.935950                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000393                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000765                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91775.682119                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 103146.061983                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 97027.654295                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           12                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          925                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40829796                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     49761522                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     90591318                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.911157                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000393                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92584.571429                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102813.061983                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97936.560000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1169.277529                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3006718                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1320                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2277.816667                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   440.620111                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   719.657419                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.107573                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.175698                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.285468                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1320                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1217                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        48109000                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       48109000                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29339984313                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29970.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29970.numOps                      0                       # Number of Ops committed
system.cpu0.thread29970.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     47703149                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47703152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     47703149                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47703152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       107937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        107940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       107937                       # number of overall misses
system.cpu1.dcache.overall_misses::total       107940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   4478400117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4478400117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   4478400117                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4478400117                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     47811086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47811092                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     47811086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47811092                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41490.870758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41489.717593                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41490.870758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41489.717593                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        94741                       # number of writebacks
system.cpu1.dcache.writebacks::total            94741                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        12675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        12675                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12675                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        95262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95262                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4175623863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4175623863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4175623863                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4175623863                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.001992                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001992                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.001992                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001992                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 43833.048466                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43833.048466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 43833.048466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43833.048466                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 94741                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38069802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38069805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       105836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   4318812198                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4318812198                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     38175638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38175643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.400000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.002772                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002772                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40806.646113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40805.874998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        12675                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12675                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        93161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4016735577                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4016735577                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43116.063342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43116.063342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9633347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9633347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         2101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    159587919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    159587919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9635448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9635449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 75958.076630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75921.940533                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    158888286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    158888286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 75625.076630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75625.076630                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.783255                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47798417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            95253                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           501.804846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.025606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.757648                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        382583989                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       382583989                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      9521828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9521846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      9521828                       # number of overall hits
system.cpu1.icache.overall_hits::total        9521846                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          455                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          455                       # number of overall misses
system.cpu1.icache.overall_misses::total          457                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     38436525                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38436525                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     38436525                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38436525                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      9522283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9522303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      9522283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9522303                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 84475.879121                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84106.181619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 84475.879121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84106.181619                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu1.icache.writebacks::total               14                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           64                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          391                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     34610355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34610355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     34610355                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34610355                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88517.531969                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88517.531969                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88517.531969                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88517.531969                       # average overall mshr miss latency
system.cpu1.icache.replacements                    14                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      9521828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9521846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          455                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     38436525                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38436525                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      9522283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9522303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 84475.879121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84106.181619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     34610355                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34610355                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88517.531969                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88517.531969                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          305.931999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9522239                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24229.615776                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   303.931999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.593617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.597523                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         76178817                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        76178817                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          93556                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty         4113                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       144220                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq          2090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp         2090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        93556                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       285271                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             286071                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        26048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     12159616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            12185664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        53578                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3428992                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        149236                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.004664                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.068132                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              148540     99.53%     99.53% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 696      0.47%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          149236                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       126512694                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         390609                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       95158746                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            7                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        38125                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          38132                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            7                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        38125                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         38132                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          384                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        57125                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        57514                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          384                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        57125                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        57514                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     34321977                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3964042656                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3998364633                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     34321977                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3964042656                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3998364633                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          391                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        95250                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        95646                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          391                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        95250                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        95646                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.599738                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.601322                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.599738                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.601322                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 89380.148438                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69392.431615                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69519.849654                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 89380.148438                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69392.431615                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69519.849654                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        53578                       # number of writebacks
system.cpu1.l2cache.writebacks::total           53578                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          384                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        57125                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        57509                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          384                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        57125                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        57509                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     34194105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3945020031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3979214136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     34194105                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3945020031                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3979214136                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.599738                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.601269                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.599738                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.601269                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89047.148438                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69059.431615                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69192.893912                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89047.148438                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69059.431615                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69192.893912                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                53578                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        92082                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        92082                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        92082                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        92082                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1671                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1672                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    155861982                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    155861982                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data         2089                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         2090                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.799904                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93274.675045                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 93218.888756                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1671                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1671                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    155305539                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    155305539                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.799904                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.799522                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92941.675045                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92941.675045                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        37707                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        37714                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        55454                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        55842                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34321977                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3808180674                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3842502651                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        93161                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        93556                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.595249                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.596883                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89380.148438                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 68672.785985                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 68810.262007                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        55454                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        55838                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     34194105                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3789714492                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3823908597                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.595249                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.596840                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89047.148438                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 68339.785985                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68482.191286                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3938.637002                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            190329                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57674                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.300083                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.770859                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.187922                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.650558                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    24.918362                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3906.109302                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001653                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000159                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006084                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.953640                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.961581                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1574                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2324                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3102970                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3102970                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29339984313                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32462.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32462.numOps                      0                       # Number of Ops committed
system.cpu1.thread32462.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99936095                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99936096                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99936095                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99936096                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1757309                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1757311                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1757309                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1757311                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  13473835677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13473835677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  13473835677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13473835677                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    101693404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    101693407                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    101693404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    101693407                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017280                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017280                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017280                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017280                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7667.311598                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7667.302872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7667.311598                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7667.302872                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   163.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1231266                       # number of writebacks
system.cpu2.dcache.writebacks::total          1231266                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       522008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       522008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       522008                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       522008                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1235301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1235301                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1235301                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1235301                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9871218234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9871218234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9871218234                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9871218234                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7990.941668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7990.941668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  7990.941668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7990.941668                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1231266                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     72225456                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       72225457                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1752514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1752515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  13444307901                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13444307901                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     73977970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     73977972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7671.441085                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7671.436707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       522000                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       522000                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1230514                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1230514                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   9843287193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9843287193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7999.329705                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7999.329705                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         4795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     29527776                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29527776                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27715434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27715435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6158.034619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6156.750626                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     27931041                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     27931041                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5834.769375                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5834.769375                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.604661                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          101171401                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1231778                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.134444                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.604662                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995322                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999228                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        814779034                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       814779034                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     29065282                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29065301                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     29065282                       # number of overall hits
system.cpu2.icache.overall_hits::total       29065301                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          232                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           234                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          232                       # number of overall misses
system.cpu2.icache.overall_misses::total          234                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     19617696                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19617696                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     19617696                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19617696                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     29065514                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29065535                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     29065514                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29065535                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.095238                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.095238                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 84559.034483                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83836.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 84559.034483                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83836.307692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     15811839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15811839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     15811839                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15811839                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88334.296089                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88334.296089                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88334.296089                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88334.296089                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     29065282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29065301                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     19617696                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19617696                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     29065514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29065535                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 84559.034483                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83836.307692                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     15811839                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15811839                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 88334.296089                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88334.296089                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          176.117186                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29065482                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         160582.773481                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   174.117187                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.340073                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.343979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232524461                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232524461                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1230696                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       373737                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       912167                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1230696                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          362                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3701888                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3702250                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    157634816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           157646400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        54638                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3496832                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1290130                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000219                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014783                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1289848     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 282      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1290130                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1641452238                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         178821                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1231720713                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1173298                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1173298                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1173298                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1173298                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        58478                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        58661                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        58478                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        58661                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     15690627                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4642438914                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4658129541                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     15690627                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4642438914                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4658129541                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1231776                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1231959                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1231776                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1231959                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.047475                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.047616                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.047475                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.047616                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 87657.134078                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 79387.785389                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 79407.605411                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 87657.134078                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 79387.785389                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 79407.605411                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        54638                       # number of writebacks
system.cpu2.l2cache.writebacks::total           54638                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        58478                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        58657                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        58478                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        58657                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     15631020                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4622965740                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4638596760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     15631020                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4622965740                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4638596760                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.047475                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.047613                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.047475                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.047613                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87324.134078                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 79054.785389                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 79080.020458                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87324.134078                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 79054.785389                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 79080.020458                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                54638                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       863055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       863055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       863055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       863055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          328                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          329                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8088903                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8088903                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1262                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1263                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.259905                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.260491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 24661.289634                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 24586.331307                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      7979679                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      7979679                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.259905                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.259699                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 24328.289634                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 24328.289634                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1172364                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1172364                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        58150                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        58332                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15690627                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4634350011                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4650040638                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1230514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1230696                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.047257                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.047398                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 87657.134078                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79696.474824                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 79716.804464                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        58150                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        58329                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15631020                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4614986061                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4630617081                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.047257                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047395                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87324.134078                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79363.474824                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79387.904490                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4039.611318                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2466757                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58734                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           41.998791                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.848902                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.041650                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.083935                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.336657                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4022.300174                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002405                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001791                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.982007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.986233                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1549                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          879                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1506                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39526846                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39526846                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29339984313                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32462.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32462.numOps                      0                       # Number of Ops committed
system.cpu2.thread32462.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     46210917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46210918                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     46212512                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46212513                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       278030                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        278031                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       278106                       # number of overall misses
system.cpu3.dcache.overall_misses::total       278107                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10060142787                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10060142787                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10060142787                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10060142787                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     46488947                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46488949                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     46490618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46490620                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005981                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005982                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005982                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 36183.659271                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36183.529128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 36173.771105                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36173.641034                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       189028                       # number of writebacks
system.cpu3.dcache.writebacks::total           189028                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        88238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        88238                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88238                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       189792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       189792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       189865                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       189865                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4213008774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4213008774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4213492290                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4213492290                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004083                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004083                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22198.031392                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22198.031392                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22192.043241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22192.043241                       # average overall mshr miss latency
system.cpu3.dcache.replacements                189028                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32139338                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32139339                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       214837                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       214838                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9672665985                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9672665985                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32354175                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32354177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 45023.278043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45023.068475                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        88010                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        88010                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       126827                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       126827                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   3848108040                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3848108040                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 30341.394498                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30341.394498                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     14071579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14071579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        63193                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        63193                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    387476802                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    387476802                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14134772                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14134772                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.004471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6131.641194                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6131.641194                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        62965                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        62965                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    364900734                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    364900734                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.004455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5795.294751                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5795.294751                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.136480                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46402429                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           189540                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           244.816023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978866118                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004097                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.132383                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998305                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998313                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        372114500                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       372114500                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31760617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31760632                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31760617                       # number of overall hits
system.cpu3.icache.overall_hits::total       31760632                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       110015                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        110018                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       110015                       # number of overall misses
system.cpu3.icache.overall_misses::total       110018                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    608329728                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    608329728                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    608329728                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    608329728                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31870632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31870650                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31870632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31870650                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003452                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003452                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5529.516230                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5529.365449                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5529.516230                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5529.365449                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       105778                       # number of writebacks
system.cpu3.icache.writebacks::total           105778                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3713                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3713                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3713                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3713                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       106302                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       106302                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       106302                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       106302                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    542094030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    542094030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    542094030                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    542094030                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.003335                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003335                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.003335                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003335                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  5099.565671                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5099.565671                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  5099.565671                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5099.565671                       # average overall mshr miss latency
system.cpu3.icache.replacements                105778                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31760617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31760632                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       110015                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       110018                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    608329728                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    608329728                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31870632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31870650                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003452                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5529.516230                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5529.365449                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3713                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3713                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       106302                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       106302                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    542094030                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    542094030                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  5099.565671                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5099.565671                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.236408                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31866937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           106305                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           299.768938                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.198536                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   511.037872                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000388                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.998121                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998509                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        255071505                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       255071505                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         233198                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       136489                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       194309                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          331                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          331                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         62647                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        62647                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       233198                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       318372                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       568770                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             887142                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     13572288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     24228352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            37800640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        36008                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2304512                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        332168                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006762                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.081951                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              329922     99.32%     99.32% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2246      0.68%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          332168                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       393136470                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      106206986                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      189461012                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       105071                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       151826                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         256897                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       105071                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       151826                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        256897                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1215                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        37713                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        38932                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1215                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        37713                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        38932                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     80190063                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3511739745                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3591929808                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     80190063                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3511739745                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3591929808                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       106286                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       189539                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       295829                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       106286                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       189539                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       295829                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.011431                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.198972                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.131603                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.011431                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.198972                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.131603                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 66000.051852                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93117.485880                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 92261.630741                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 66000.051852                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93117.485880                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 92261.630741                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        35992                       # number of writebacks
system.cpu3.l2cache.writebacks::total           35992                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1215                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        37713                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        38928                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1215                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        37713                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        38928                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     79785468                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3499181316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3578966784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     79785468                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3499181316                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3578966784                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011431                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.198972                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.131590                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011431                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.198972                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.131590                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 65667.051852                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92784.485880                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 91938.110974                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 65667.051852                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92784.485880                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 91938.110974                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                35992                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       113256                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       113256                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       113256                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       113256                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       181408                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       181408                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       181408                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       181408                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          331                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          331                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          331                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          331                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        60517                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        60517                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         2130                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2130                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     96140763                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     96140763                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        62647                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        62647                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.034000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.034000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 45136.508451                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 45136.508451                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         2130                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2130                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     95431473                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     95431473                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.034000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.034000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 44803.508451                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 44803.508451                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       105071                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        91309                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       196380                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1215                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        35583                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        36802                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     80190063                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3415598982                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   3495789045                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       106286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       126892                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       233182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.011431                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.280420                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.157825                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 66000.051852                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95989.629374                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 94989.105076                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1215                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        35583                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        36798                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     79785468                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3403749843                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   3483535311                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.011431                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.280420                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157808                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 65667.051852                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95656.629374                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94666.430540                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3995.583216                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            590824                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40088                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           14.738176                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   198.467127                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.121493                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   334.178639                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3460.815957                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.048454                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000274                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.081587                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.844926                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.975484                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1408                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1722                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9493272                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9493272                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29339984313                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              151907                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         40438                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        111600                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             38455                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               4520                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              4520                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         151907                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2640                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       167999                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       171679                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       112422                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  454740                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        84480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      7070784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      7233152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4703360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 19091776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             48611                       # Total snoops (count)
system.l3bus.snoopTraffic                      649984                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             205041                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   205041    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               205041                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            146580268                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              873126                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            38303984                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            39068882                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            25929368                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        15051                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9721                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          376                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2841                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               27993                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        15051                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9721                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          376                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2841                       # number of overall hits
system.l3cache.overall_hits::total              27993                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          380                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42074                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        48757                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          839                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        34872                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            128434                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          380                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42074                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        48757                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          839                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        34872                       # number of overall misses
system.l3cache.overall_misses::total           128434                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39066894                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     83831085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     32602365                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3504471354                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     14915403                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4252995414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     69666597                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3308583104                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  11306132216                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39066894                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     83831085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     32602365                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3504471354                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     14915403                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4252995414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     69666597                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3308583104                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  11306132216                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          870                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          384                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        57125                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        58478                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1215                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        37713                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          156427                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          870                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          384                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        57125                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        58478                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1215                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        37713                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         156427                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.736525                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.833767                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.690535                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.924668                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.821048                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.736525                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.833767                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.690535                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.924668                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.821048                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 88587.061224                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 96357.568966                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 85795.697368                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 83293.039740                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 83326.273743                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87228.406465                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 83035.276520                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94877.927965                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 88030.678917                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 88587.061224                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 96357.568966                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 85795.697368                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 83293.039740                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 83326.273743                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87228.406465                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 83035.276520                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94877.927965                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 88030.678917                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          10156                       # number of writebacks
system.l3cache.writebacks::total                10156                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          380                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42074                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        48757                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          839                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        34872                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       128412                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          380                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42074                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        48757                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          839                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        34872                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       128412                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     36129834                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     78036885                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     30071565                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3224258514                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     13723263                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3928273794                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     64078857                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3076335584                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  10450908296                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     36129834                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     78036885                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     30071565                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3224258514                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     13723263                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3928273794                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     64078857                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3076335584                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  10450908296                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.736525                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.833767                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.690535                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.924668                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.820907                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.736525                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.833767                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.690535                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.924668                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.820907                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81927.061224                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 89697.568966                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79135.697368                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 76633.039740                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76666.273743                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80568.406465                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76375.276520                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88217.927965                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81385.760645                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81927.061224                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 89697.568966                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79135.697368                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 76633.039740                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76666.273743                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80568.406465                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76375.276520                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88217.927965                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81385.760645                       # average overall mshr miss latency
system.l3cache.replacements                     48611                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        30282                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        30282                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        30282                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        30282                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       111600                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       111600                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       111600                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       111600                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data           51                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          288                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         1254                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1593                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1620                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           40                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          876                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2927                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     36004626                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    147911274                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      2639358                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     69377220                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    255932478                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          386                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1671                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         2130                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         4520                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.969479                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.121951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.411268                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.647566                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93276.233161                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 91303.255556                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 65983.950000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 79197.739726                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87438.496071                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1620                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           40                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          876                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2922                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33433866                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    137122074                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      2372958                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     63543060                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    236471958                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.969479                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.121951                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.411268                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.646460                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86616.233161                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84643.255556                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 59323.950000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72537.739726                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80928.117043                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        15000                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         9433                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          376                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1587                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        26400                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        40454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          839                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        33996                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       125507                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39066894                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     47826459                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32602365                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3356560080                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     14915403                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4250356056                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     69666597                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3239205884                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11050199738                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          484                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        55454                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        58150                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        35583                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       151907                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.729506                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.837782                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.690535                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.955400                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.826209                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 88587.061224                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98814.997934                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 85795.697368                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82972.266772                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83326.273743                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87245.849621                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 83035.276520                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95281.970938                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88044.489455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        40454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          839                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        33996                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       125490                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36129834                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     44603019                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     30071565                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3087136440                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     13723263                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3925900836                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     64078857                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3012792524                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10214436338                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.729506                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.837782                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.690535                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.955400                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.826098                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 81927.061224                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92154.997934                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79135.697368                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76312.266772                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76666.273743                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80585.849621                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 76375.276520                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 88621.970938                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81396.416750                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            43326.719465                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 169877                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               141882                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197312                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023187602506                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 43326.719465                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.661113                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.661113                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65276                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         4341                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40556                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        19910                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996033                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              4914858                       # Number of tag accesses
system.l3cache.tags.data_accesses             4914858                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     48751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     34872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005575970798                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          593                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              268238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128412                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     216.399663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.500938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2446.048640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          592     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           593                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.021922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.982522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.180296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              313     52.78%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.18%     53.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              242     40.81%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      3.54%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      1.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           593                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8218368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    280.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29339827137                       # Total gap between requests
system.mem_ctrls.avgGap                     211735.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        55680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        24320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2692672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3120064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        53696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2231808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       646016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 961963.355134207290                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1897750.836659320397                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 828902.664287979016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91774794.196284577250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 390456.781335653272                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 106341667.859745427966                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1830129.829835827462                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 76067088.708027377725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 22018272.350849632174                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          380                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42074                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        48757                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        34872                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     19601268                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     45396456                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     15829617                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1646369211                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7014938                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2100880808                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     32633563                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1766282296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 995847689908                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     44447.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     52179.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     41656.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39130.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     39189.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43088.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     38895.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50650.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  98055109.29                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            60100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6454                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       11                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   3708                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            1                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        55680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        24320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2692736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3120448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        53696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2231808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8219776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        53696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        48757                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        34872                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         128434                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        15269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       961963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1897751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       828903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91776976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       390457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    106354756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1830130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     76067089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        280156013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       961963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       828903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       390457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1830130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4031085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22153514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22153514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22153514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        15269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       961963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1897751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       828903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91776976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       390457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    106354756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1830130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     76067089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       302309527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               128405                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10094                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         3473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         3965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          438                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3387947897                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             427845460                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5634008157                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26384.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43876.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78203                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                153                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            1.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        60141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.381653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.575641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   127.086707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30017     49.91%     49.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17901     29.77%     79.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6608     10.99%     90.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4702      7.82%     98.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          318      0.53%     99.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          249      0.41%     99.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          141      0.23%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           44      0.07%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          161      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        60141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8217920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             646016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              280.092754                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.018272                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    187571101.535999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    249365082.052803                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   540112108.703968                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  37938258.624000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10459601085.359392                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24404042008.988693                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 401966125.209574                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36280595770.473618                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1236.557668                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    402173669                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2642500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26295310644                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10156                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38453                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2927                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2927                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125507                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       305477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       305477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 305477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      8869760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      8869760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8869760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            128434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  128434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              128434                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            72475786                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238902646                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       46493945                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     28985393                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       921482                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19934496                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19558917                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.115934                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7304282                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2547554                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2406330                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       141224                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       108154                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     46160207                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       860407                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     81876770                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.866170                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.283020                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14187127     17.33%     17.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6366565      7.78%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4565261      5.58%     30.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8972247     10.96%     41.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2821692      3.45%     45.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1992512      2.43%     47.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2953885      3.61%     51.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3100009      3.79%     54.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36917472     45.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     81876770                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    221092070                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     398426305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          117110884                       # Number of memory references committed
system.switch_cpus0.commit.loads             81180994                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39176012                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          82605757                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          350499988                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6133458                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2141484      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    237802669     59.69%     60.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       878434      0.22%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       881470      0.22%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2542138      0.64%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        69340      0.02%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15054966      3.78%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53192      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6483698      1.63%     66.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       524706      0.13%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14849877      3.73%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        33447      0.01%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50152929     12.59%     83.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30198772      7.58%     90.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31028065      7.79%     98.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5731118      1.44%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    398426305                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36917472                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5215609                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13354105                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         63254712                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5347878                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        874419                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19022383                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        61551                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     460546609                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       367337                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           87043755                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           37927535                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               563365                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                93971                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       862754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             260753691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           46493945                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29269529                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86248189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1871058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.cacheLines         40326112                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     88046726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.356526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.939874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10209604     11.60%     11.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3674140      4.17%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         5932736      6.74%     22.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3939293      4.47%     26.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10676232     12.13%     39.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2905938      3.30%     42.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7561383      8.59%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3515046      3.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39632354     45.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     88046726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527692                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.959476                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40326148                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   97                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16343257                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        9962508                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16170                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4472329                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        52055                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29339994969                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        874419                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         7828843                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        5745186                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         65903959                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7694316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     455203360                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39938                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2085595                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1672111                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2586362                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    460378808                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1199638542                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       637847161                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        137989618                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    402496615                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        57882048                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         20427527                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489545810                       # The number of ROB reads
system.switch_cpus0.rob.writes              895354619                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        221092070                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          398426305                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        6650908                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      5743160                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        56943                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4714459                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4711579                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.938911                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         339031                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       243800                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       231364                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12436                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          934                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      3854130                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        56862                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     87535705                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.502363                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457963                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     10468523     11.96%     11.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35185212     40.20%     52.15% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     11982147     13.69%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10287488     11.75%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3014425      3.44%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4204694      4.80%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1331458      1.52%     87.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       529804      0.61%     87.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     10531954     12.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     87535705                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    164878213                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     219046148                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48592399                       # Number of memory references committed
system.switch_cpus1.commit.loads             38956951                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           6278190                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          218559375                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       326599                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       436400      0.20%      0.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    169443005     77.35%     77.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       574163      0.26%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           39      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd           25      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu           14      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc           40      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38956930     17.78%     95.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9633632      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    219046148                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     10531954                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7432027                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52377659                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         10263834                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     17922406                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         60272                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4665377                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           86                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     223928378                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          423                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           39481934                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9819028                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 2672                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   67                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        73558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             169144500                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            6650908                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5281974                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             87922188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         120716                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines          9522283                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     88056209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.560305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.387728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        50799302     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2363026      2.68%     60.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3102700      3.52%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2243672      2.55%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3058419      3.47%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2141141      2.43%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2846828      3.23%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1878019      2.13%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        19623102     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     88056209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075486                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.919739                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            9522293                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   39                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1288661                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         832980                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4084                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        360827                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        17365                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29339994969                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         60272                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13082150                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12292154                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22469897                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40151725                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     223499884                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         7014                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      34344608                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2205225                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        767058                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    375767579                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          574859309                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       442507158                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    370311086                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         5456376                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         81291178                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               299903964                       # The number of ROB reads
system.switch_cpus1.rob.writes              446321798                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        164878213                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          219046148                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       25121240                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16534222                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4821                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5313235                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5312906                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993808                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2640414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2639912                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2638911                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         1001                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       191993                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4332                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     88053562                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.503207                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.590381                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     22656617     25.73%     25.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10728197     12.18%     37.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      2039206      2.32%     40.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4029541      4.58%     44.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2635097      2.99%     47.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1614074      1.83%     49.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       716026      0.81%     50.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2357167      2.68%     53.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41277637     46.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     88053562                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     396523411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          110798005                       # Number of memory references committed
system.switch_cpus2.commit.loads             83082569                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          25090560                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186491534                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          281874108                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2638803                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4332      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    193469584     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       668689      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9889814      2.49%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6594746      1.66%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4617024      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27670398      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4613343      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3293828      0.83%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33588368      8.47%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1315280      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     31676514      7.99%     80.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11890183      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51406055     12.96%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15825253      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    396523411                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41277637                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5237289                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     29627586                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         43389694                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9822069                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          6102                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5308570                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     396802322                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2328                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           83113515                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27721970                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                33478                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  402                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        13771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250278465                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           25121240                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10592231                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             88062406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          13182                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         29065514                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     88082768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.506577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.492160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24137921     27.40%     27.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4073150      4.62%     32.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3887029      4.41%     36.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7558966      8.58%     45.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2596583      2.95%     47.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2592381      2.94%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2068861      2.35%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2676708      3.04%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        38491169     43.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     88082768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.285119                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.840585                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           29065514                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            9135534                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          44467                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1950                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14581                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29339994969                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          6102                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9901325                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       11381856                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48483423                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18310034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     396767621                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       566607                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5863137                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       8638054                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents          5331                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    414732567                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          991483222                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       412259511                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        294584472                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    414458819                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          273668                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         51491698                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               443491329                       # The number of ROB reads
system.switch_cpus2.rob.writes              793460254                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          396523411                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       31762547                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     21863551                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1495390                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16930367                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16429726                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    97.042941                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        3953812                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1182                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        12032                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        10661                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         1371                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          638                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     92601423                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1380502                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     75491447                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.615106                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823884                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22077584     29.25%     29.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15772912     20.89%     50.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8667148     11.48%     61.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7923665     10.50%     72.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      4281723      5.67%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2116995      2.80%     80.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1566975      2.08%     82.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1249344      1.65%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     11835101     15.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     75491447                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    121960973                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     197418136                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           44492085                       # Number of memory references committed
system.switch_cpus3.commit.loads             30357314                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17997913                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            218044                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          196719980                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2396956                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       453407      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    150384464     76.18%     76.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1681326      0.85%     77.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       406782      0.21%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            4      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc           36      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     30248330     15.32%     92.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     14025795      7.10%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       108984      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       108976      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    197418136                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     11835101                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8748745                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     34371687                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32481132                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10946037                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1425396                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     15014715                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       117926                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     312529188                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       554737                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           38684377                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17039472                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                26909                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  793                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2556267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             212126126                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           31762547                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20394199                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             83876405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3080578                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31870632                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        36749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     87973009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.894562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.347907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        28703668     32.63%     32.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4306562      4.90%     37.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4246239      4.83%     42.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         3917766      4.45%     46.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4295118      4.88%     51.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8752005      9.95%     61.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4775397      5.43%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3338899      3.80%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        25637355     29.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     87973009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360495                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.407568                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31870640                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   46                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052318855093                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            6325209                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       14258538                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        21444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        52385                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6325023                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2598                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29339994969                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1425396                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13163028                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18458146                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         38795103                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     16131324                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304265145                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       306545                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12946752                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        626791                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        157271                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           91                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    393310984                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          776346296                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       494356155                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           150909                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    255817703                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       137493064                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         41956448                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353675905                       # The number of ROB reads
system.switch_cpus3.rob.writes              592559135                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        121960973                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          197418136                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
