/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:18:47 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_MISC_0_H__
#define BCHP_VICE2_ARCSS_MISC_0_H__

/***************************************************************************
 *VICE2_ARCSS_MISC_0 - VICE2 ARCSS MISC Control Registers
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_MISC_0_SYNC_GLOBAL_RBUS 0x00782000 /* [RW] Sync Global Rbus */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET 0x00782004 /* [RW] System Registers Address Space Offset */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH 0x00782008 /* [RW] System Registers Address Space Offset High */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG 0x00782018 /* [RW] ARC CONFIG */
#define BCHP_VICE2_ARCSS_MISC_0_JTAG             0x0078201c /* [RW] JTAG */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_LOWER       0x00782020 /* [RO] STC0 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER       0x00782024 /* [RO] STC0 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_LOWER       0x00782028 /* [RO] STC1 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER       0x0078202c /* [RO] STC1 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_LOWER       0x00782030 /* [RO] STC2 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER       0x00782034 /* [RO] STC2 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_LOWER       0x00782038 /* [RO] STC3 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER       0x0078203c /* [RO] STC3 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL        0x00782040 /* [RW] STC 0 Control */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL        0x00782044 /* [RW] STC 1 Control */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL        0x00782048 /* [RW] STC 2 Control */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL        0x0078204c /* [RW] STC 3 Control */
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL        0x00782050 /* [RW] MISC Control */
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS       0x00782054 /* [RO] ARCSS SCB Status Register */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_COUNTER   0x007820b0 /* [XRW] Timer0 Counter */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_PERIOD    0x007820b4 /* [RW] Timer0 Period */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL   0x007820b8 /* [XRW] Timer0 Control */

/***************************************************************************
 *SYNC_GLOBAL_RBUS - Sync Global Rbus
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: SYNC_GLOBAL_RBUS :: DATA [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_MASK         0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_SHIFT        0
#define BCHP_VICE2_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_DEFAULT      0x00000000

/***************************************************************************
 *INIT_SYS_REG_ADDR_OFFSET - System Registers Address Space Offset
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: INIT_SYS_REG_ADDR_OFFSET :: OFFSET [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_REG_ADDR_OFFSET_HIGH - System Registers Address Space Offset High
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: INIT_SYS_REG_ADDR_OFFSET_HIGH :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH_reserved0_SHIFT 8

/* VICE2_ARCSS_MISC_0 :: INIT_SYS_REG_ADDR_OFFSET_HIGH :: OFFSET [07:00] */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH_OFFSET_MASK 0x000000ff
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_HIGH_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_CONFIG - ARC CONFIG
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: INIT_SYS_ARC_CONFIG :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG_reserved0_SHIFT 1

/* VICE2_ARCSS_MISC_0 :: INIT_SYS_ARC_CONFIG :: SEL [00:00] */
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG_SEL_MASK       0x00000001
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG_SEL_SHIFT      0
#define BCHP_VICE2_ARCSS_MISC_0_INIT_SYS_ARC_CONFIG_SEL_DEFAULT    0x00000000

/***************************************************************************
 *JTAG - JTAG
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: JTAG :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_MISC_0_JTAG_reserved0_MASK                0xfffffffe
#define BCHP_VICE2_ARCSS_MISC_0_JTAG_reserved0_SHIFT               1

/* VICE2_ARCSS_MISC_0 :: JTAG :: CONFIG [00:00] */
#define BCHP_VICE2_ARCSS_MISC_0_JTAG_CONFIG_MASK                   0x00000001
#define BCHP_VICE2_ARCSS_MISC_0_JTAG_CONFIG_SHIFT                  0
#define BCHP_VICE2_ARCSS_MISC_0_JTAG_CONFIG_DEFAULT                0x00000000

/***************************************************************************
 *STC0_LOWER - STC0 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC0_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_LOWER_COUNT_MASK              0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_STC0_LOWER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC0_LOWER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC0_UPPER - STC0 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC0_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER_reserved0_SHIFT         10

/* VICE2_ARCSS_MISC_0 :: STC0_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER_COUNT_MASK              0x000003ff
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC0_UPPER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC1_LOWER - STC1 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC1_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_LOWER_COUNT_MASK              0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_STC1_LOWER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC1_LOWER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC1_UPPER - STC1 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC1_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER_reserved0_SHIFT         10

/* VICE2_ARCSS_MISC_0 :: STC1_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER_COUNT_MASK              0x000003ff
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC1_UPPER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC2_LOWER - STC2 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC2_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_LOWER_COUNT_MASK              0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_STC2_LOWER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC2_LOWER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC2_UPPER - STC2 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC2_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER_reserved0_SHIFT         10

/* VICE2_ARCSS_MISC_0 :: STC2_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER_COUNT_MASK              0x000003ff
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC2_UPPER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC3_LOWER - STC3 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC3_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_LOWER_COUNT_MASK              0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_STC3_LOWER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC3_LOWER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC3_UPPER - STC3 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC3_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER_reserved0_SHIFT         10

/* VICE2_ARCSS_MISC_0 :: STC3_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER_COUNT_MASK              0x000003ff
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER_COUNT_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_STC3_UPPER_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STC0_CTRL - STC 0 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC0_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_reserved0_MASK           0xffffffe0
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_reserved0_SHIFT          5

/* VICE2_ARCSS_MISC_0 :: STC0_CTRL :: MODE42B [04:04] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_MODE42B_MASK             0x00000010
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_MODE42B_SHIFT            4
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_MODE42B_DEFAULT          0x00000000

/* VICE2_ARCSS_MISC_0 :: STC0_CTRL :: SEL [03:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_SEL_MASK                 0x0000000f
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_SEL_SHIFT                0
#define BCHP_VICE2_ARCSS_MISC_0_STC0_CTRL_SEL_DEFAULT              0x00000000

/***************************************************************************
 *STC1_CTRL - STC 1 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC1_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_reserved0_MASK           0xffffffe0
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_reserved0_SHIFT          5

/* VICE2_ARCSS_MISC_0 :: STC1_CTRL :: MODE42B [04:04] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_MODE42B_MASK             0x00000010
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_MODE42B_SHIFT            4
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_MODE42B_DEFAULT          0x00000000

/* VICE2_ARCSS_MISC_0 :: STC1_CTRL :: SEL [03:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_SEL_MASK                 0x0000000f
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_SEL_SHIFT                0
#define BCHP_VICE2_ARCSS_MISC_0_STC1_CTRL_SEL_DEFAULT              0x00000000

/***************************************************************************
 *STC2_CTRL - STC 2 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC2_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_reserved0_MASK           0xffffffe0
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_reserved0_SHIFT          5

/* VICE2_ARCSS_MISC_0 :: STC2_CTRL :: MODE42B [04:04] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_MODE42B_MASK             0x00000010
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_MODE42B_SHIFT            4
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_MODE42B_DEFAULT          0x00000000

/* VICE2_ARCSS_MISC_0 :: STC2_CTRL :: SEL [03:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_SEL_MASK                 0x0000000f
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_SEL_SHIFT                0
#define BCHP_VICE2_ARCSS_MISC_0_STC2_CTRL_SEL_DEFAULT              0x00000000

/***************************************************************************
 *STC3_CTRL - STC 3 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: STC3_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_reserved0_MASK           0xffffffe0
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_reserved0_SHIFT          5

/* VICE2_ARCSS_MISC_0 :: STC3_CTRL :: MODE42B [04:04] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_MODE42B_MASK             0x00000010
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_MODE42B_SHIFT            4
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_MODE42B_DEFAULT          0x00000000

/* VICE2_ARCSS_MISC_0 :: STC3_CTRL :: SEL [03:00] */
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_SEL_MASK                 0x0000000f
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_SEL_SHIFT                0
#define BCHP_VICE2_ARCSS_MISC_0_STC3_CTRL_SEL_DEFAULT              0x00000000

/***************************************************************************
 *MISC_CTRL - MISC Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: MISC_CTRL :: reserved0 [31:02] */
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_reserved0_MASK           0xfffffffc
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_reserved0_SHIFT          2

/* VICE2_ARCSS_MISC_0 :: MISC_CTRL :: CLEAR [01:01] */
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_CLEAR_MASK               0x00000002
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_CLEAR_SHIFT              1
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_CLEAR_DEFAULT            0x00000000

/* VICE2_ARCSS_MISC_0 :: MISC_CTRL :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_ENABLE_MASK              0x00000001
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_ENABLE_SHIFT             0
#define BCHP_VICE2_ARCSS_MISC_0_MISC_CTRL_ENABLE_DEFAULT           0x00000000

/***************************************************************************
 *SCB_STATUS - ARCSS SCB Status Register
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: SCB_STATUS :: reserved0 [31:03] */
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_reserved0_MASK          0xfffffff8
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_reserved0_SHIFT         3

/* VICE2_ARCSS_MISC_0 :: SCB_STATUS :: SCB2_CLIENT0_INIT_STATUS [02:02] */
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_MASK 0x00000004
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_SHIFT 2
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/* VICE2_ARCSS_MISC_0 :: SCB_STATUS :: SCB1_CLIENT0_INIT_STATUS [01:01] */
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_MASK 0x00000002
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_SHIFT 1
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/* VICE2_ARCSS_MISC_0 :: SCB_STATUS :: SCB0_CLIENT0_INIT_STATUS [00:00] */
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_MASK 0x00000001
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_SHIFT 0
#define BCHP_VICE2_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *TIMER0_COUNTER - Timer0 Counter
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: TIMER0_COUNTER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_MASK          0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_SHIFT         0
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_DEFAULT       0x00000000

/***************************************************************************
 *TIMER0_PERIOD - Timer0 Period
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: TIMER0_PERIOD :: VALUE [31:00] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_MASK           0xffffffff
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_SHIFT          0
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_DEFAULT        0x00000000

/***************************************************************************
 *TIMER0_CONTROL - Timer0 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC_0 :: TIMER0_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_reserved0_MASK      0xfffffff8
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_reserved0_SHIFT     3

/* VICE2_ARCSS_MISC_0 :: TIMER0_CONTROL :: STATUS [02:02] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_MASK         0x00000004
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_SHIFT        2
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_DEFAULT      0x00000000

/* VICE2_ARCSS_MISC_0 :: TIMER0_CONTROL :: INTRT_EN [01:01] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_MASK       0x00000002
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_SHIFT      1
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_DEFAULT    0x00000000

/* VICE2_ARCSS_MISC_0 :: TIMER0_CONTROL :: COUNT_EN [00:00] */
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_MASK       0x00000001
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_SHIFT      0
#define BCHP_VICE2_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_DEFAULT    0x00000000

#endif /* #ifndef BCHP_VICE2_ARCSS_MISC_0_H__ */

/* End of File */
