#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 16 14:10:15 2018
# Process ID: 4380
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8140 C:\Users\dr\GitHub\uEVB\Sample-Projects\Project-0\FPGA\source\uEVB.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 875.129 ; gain = 209.582
update_compile_order -fileset sources_1
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Successfully read diagram <Top> from BD file <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 946.105 ; gain = 53.160
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_nets xdma_0_axi_aclk] [get_bd_nets mig_7series_0_ui_clk] [get_bd_nets xdma_0_axi_aresetn] [get_bd_intf_nets xdma_0_M_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
connect_bd_intf_net [get_bd_intf_pins xdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins util_ds_buf/IBUF_OUT]
connect_bd_net [get_bd_ports pci_reset] [get_bd_pins axi_interconnect_0/ARESETN]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /pci_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_ds_buf/IBUF_OUT.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/s00_couplers/auto_cc/m_axi_aresetn(ACTIVE_LOW) and /mig_7series_0/ui_clk_sync_rst(ACTIVE_HIGH)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets pci_reset_1]
validate_bd_design
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/s00_couplers/auto_cc/m_axi_aresetn(ACTIVE_LOW) and /mig_7series_0/ui_clk_sync_rst(ACTIVE_HIGH)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/s00_couplers/auto_cc/m_axi_aresetn(ACTIVE_LOW) and /mig_7series_0/ui_clk_sync_rst(ACTIVE_HIGH)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
set_property location {3.5 970 483} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axi_interconnect_0/M00_ARESETN]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mig_7series_0/sys_rst
/xdma_0/sys_rst_n
/axi_interconnect_0/ARESETN

connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins xdma_0/axi_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xdma_0/sys_rst_n

connect_bd_net [get_bd_ports pci_reset] [get_bd_pins xdma_0/sys_rst_n]
validate_bd_design
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'Top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/sim/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hdl/Top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_auto_cc_0/Top_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
Exporting to file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top.hwh
Generated Block Design Tcl file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top_bd.tcl
Generated Hardware Definition File C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_mig_7series_0_0, cache-ID = 2c79e4653b045413; cache size = 65.804 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1155.395 ; gain = 10.457
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_util_vector_logic_0_2, cache-ID = 301cdb41531289d2; cache size = 65.804 MB.
[Sat Jun 16 14:33:56 2018] Launched Top_auto_cc_0_synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_auto_cc_0_synth_1/runme.log
[Sat Jun 16 14:33:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 1155.395 ; gain = 101.688
0
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jun 16 14:33:59 2018] Launched Top_auto_cc_0_synth_1, synth_1...
Run output will be captured here:
Top_auto_cc_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_auto_cc_0_synth_1/runme.log
synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/synth_1/runme.log
[Sat Jun 16 14:34:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/runme.log
0
reset_run synth_1
reset_run Top_auto_cc_0_synth_1
connect_bd_net [get_bd_ports pci_reset] [get_bd_pins LED_BLINKER/RESET_L]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {LED_BLINKER}]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_ports pcie_clkreq_l] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_ports LED_A4] [get_bd_pins LED_BLINKER1/LED_ON_L]
connect_bd_net [get_bd_pins LED_BLINKER1/CLK] [get_bd_pins util_vector_logic_0/Res]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins LED_BLINKER1/CLK] [get_bd_pins util_vector_logic_0/Res]'
copy_bd_objs /  [get_bd_cells {util_ds_buf}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {util_ds_buf}]'
copy_bd_objs /  [get_bd_cells {util_ds_buf}]
set_property -dict [list CONFIG.C_BUF_TYPE {IBUFDS}] [get_bd_cells util_ds_buf1]
delete_bd_objs [get_bd_cells util_ds_buf1]
regenerate_bd_layout
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins LED_BLINKER1/CLK]
connect_bd_net [get_bd_pins LED_BLINKER1/RESET_L] [get_bd_pins xdma_0/axi_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/init_calib_complete] [get_bd_pins LED_BLINKER1/OK]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'Top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd> 
Wrote  : <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ui/bd_ad598355.ui> 
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/sim/Top.v
VHDL Output written to : C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hdl/Top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER/util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_BLINKER1/util_vector_logic_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/ip/Top_auto_cc_0/Top_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
Exporting to file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top.hwh
Generated Block Design Tcl file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/hw_handoff/Top_bd.tcl
Generated Hardware Definition File C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/synth/Top.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_mig_7series_0_0, cache-ID = 2c79e4653b045413; cache size = 65.804 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.762 ; gain = 9.520
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_c_counter_binary_0_1, cache-ID = e61fafb3bfd907a0; cache size = 65.804 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.762 ; gain = 0.000
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_xlslice_0_1, cache-ID = 84e4ba396e7a51cd; cache size = 65.804 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_util_vector_logic_0_3, cache-ID = 301cdb41531289d2; cache size = 65.804 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_util_vector_logic_1_1, cache-ID = 31a51d628d39df6d; cache size = 65.804 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Top_util_vector_logic_2_0, cache-ID = 789eafc83a334db4; cache size = 65.804 MB.
[Sat Jun 16 14:42:43 2018] Launched Top_auto_cc_0_synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_auto_cc_0_synth_1/runme.log
[Sat Jun 16 14:42:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1216.762 ; gain = 61.367
0
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jun 16 14:42:44 2018] Launched Top_auto_cc_0_synth_1, synth_1...
Run output will be captured here:
Top_auto_cc_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_auto_cc_0_synth_1/runme.log
synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/synth_1/runme.log
[Sat Jun 16 14:42:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/runme.log
0
close_bd_design [get_bd_designs Top]
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit
Writing file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs
Writing log file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000C8513    Jun 15 20:23:10 2018    C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 16 15:14:16 2018...
