$date
	Sun Oct  6 20:51:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_gen $end
$var reg 1 ! clk $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0!
$end
#5000
1!
#10000
0!
#15000
1!
#20000
0!
#25000
1!
#30000
0!
#35000
1!
#40000
0!
#45000
1!
#50000
0!
#55000
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
