module triangle_wave_tb();
reg clk, reset;
wire [3:0] triangle_wave;
triangle_wave dut (clk, reset, triangle_wave);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
reset=1;
#10 reset=0;
#1000;
$finish;
end
endmodule
