## IMPLEMENTATION OF ALU32 ARM - COMPUTER ARCHITECTURE

#### DESCRIPTION

This project implements a 32-bit Arithmetic Logic Unit (ALU) based on the ARM architecture. The ALU supports various operations, including addition, subtraction, bitwise AND, bitwise OR, multiplication, unsigned multiplication, and signed multiplication.

##### ***OPERATIONS SUPPORTED BY THE ALU***

- ADD
- SUB
- AND
- OR 
- MULL
- UMULL
- SMULL

#### REQUIREMENTS
```
- icarus verilog 
- gtkwave 
```

#### RUNNING THE SIMULATION
```
iverilog *.v
vvp a.out
gtkwave alu.vcd

```

