INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/structuralBitAdder/structuralBitAdder.srcs/sources_1/new/fullSubtractorS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullSubtractorS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/structuralBitAdder/structuralBitAdder.srcs/sim_1/new/testBenchSub_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchSub_tb
