{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747586300502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747586300502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 13:38:20 2025 " "Processing started: Sun May 18 13:38:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747586300502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586300502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586300502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747586301271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747586301271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_principal " "Found entity 1: ram_principal" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5_erv25_grupo2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tp2_e5_ERV25_grupo2 " "Found entity 1: tp2_e5_ERV25_grupo2" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant0_lpm_constant_r09 " "Found entity 1: constant0_lpm_constant_r09" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314071 ""} { "Info" "ISGN_ENTITY_NAME" "2 constant0 " "Found entity 2: constant0" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.v 1 1 " "Found 1 design units, including 1 entities, in source file btb.v" { { "Info" "ISGN_ENTITY_NAME" "1 btb " "Found entity 1: btb" {  } { { "btb.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_controller " "Found entity 1: bht_btb_controller" {  } { { "bht_btb_controller.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_ram " "Found entity 1: bht_btb_ram" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module " "Found entity 1: bht_btb_module" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decode " "Found entity 1: opcode_decode" {  } { { "opcode_decode.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_builder " "Found entity 1: immediate_builder" {  } { { "immediate_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_latch " "Found entity 1: decode_latch" {  } { { "decode_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file op_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_latch " "Found entity 1: op_latch" {  } { { "op_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_build.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_build.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_build " "Found entity 1: operand_build" {  } { { "operand_build.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_funct.v 1 1 " "Found 1 design units, including 1 entities, in source file concat_funct.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_funct " "Found entity 1: concat_funct" {  } { { "concat_funct.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_latch " "Found entity 1: alu_latch" {  } { { "alu_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_constant.v 2 2 " "Found 2 design units, including 2 entities, in source file instruction_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_constant_lpm_constant_v29 " "Found entity 1: instruction_constant_lpm_constant_v29" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314136 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_constant " "Found entity 2: instruction_constant" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 tag_latch " "Found entity 1: tag_latch" {  } { { "tag_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tag_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_module.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_module " "Found entity 1: prediction_module" {  } { { "prediction_module.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/prediction_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_target_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_target_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_target_concat " "Found entity 1: pc_target_concat" {  } { { "pc_target_concat.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pc_target_concat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_wr_data_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_wr_data_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_wr_data_builder " "Found entity 1: bht_btb_wr_data_builder" {  } { { "bht_btb_wr_data_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_wr_data_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file address_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_builder " "Found entity 1: address_builder" {  } { { "address_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/address_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_latch " "Found entity 1: ad_latch" {  } { { "ad_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ad_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc_decision_module.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc_decision_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc_decision_module " "Found entity 1: next_pc_decision_module" {  } { { "next_pc_decision_module.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/next_pc_decision_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_result_module.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_result_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_result_module " "Found entity 1: branch_result_module" {  } { { "branch_result_module.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/branch_result_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp2_e5_ERV25_grupo2 " "Elaborating entity \"tp2_e5_ERV25_grupo2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747586314279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc_decision_module next_pc_decision_module:inst9 " "Elaborating entity \"next_pc_decision_module\" for hierarchy \"next_pc_decision_module:inst9\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst9" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 312 320 608 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_result_module branch_result_module:inst8 " "Elaborating entity \"branch_result_module\" for hierarchy \"branch_result_module:inst8\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst8" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 584 -72 192 664 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_latch ad_latch:inst15 " "Elaborating entity \"ad_latch\" for hierarchy \"ad_latch:inst15\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst15" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 592 -736 -424 800 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_latch decode_latch:inst12 " "Elaborating entity \"decode_latch\" for hierarchy \"decode_latch:inst12\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst12" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -56 1888 2144 344 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bht_btb_module bht_btb_module:inst11 " "Elaborating entity \"bht_btb_module\" for hierarchy \"bht_btb_module:inst11\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst11" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_module bht_btb_module:inst11\|prediction_module:inst3 " "Elaborating entity \"prediction_module\" for hierarchy \"bht_btb_module:inst11\|prediction_module:inst3\"" {  } { { "bht_btb_module.bdf" "inst3" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 936 1168 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bht_btb_ram bht_btb_module:inst11\|bht_btb_ram:inst " "Elaborating entity \"bht_btb_ram\" for hierarchy \"bht_btb_module:inst11\|bht_btb_ram:inst\"" {  } { { "bht_btb_module.bdf" "inst" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "bht_btb_ram.v" "altsyncram_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314529 ""}  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747586314529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2o1 " "Found entity 1: altsyncram_c2o1" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2o1 bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated " "Elaborating entity \"altsyncram_c2o1\" for hierarchy \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bht_btb_wr_data_builder bht_btb_module:inst11\|bht_btb_wr_data_builder:inst4 " "Elaborating entity \"bht_btb_wr_data_builder\" for hierarchy \"bht_btb_module:inst11\|bht_btb_wr_data_builder:inst4\"" {  } { { "bht_btb_module.bdf" "inst4" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 -176 88 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_latch bht_btb_module:inst11\|tag_latch:inst2 " "Elaborating entity \"tag_latch\" for hierarchy \"bht_btb_module:inst11\|tag_latch:inst2\"" {  } { { "bht_btb_module.bdf" "inst2" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 352 400 600 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_target_concat bht_btb_module:inst11\|pc_target_concat:inst5 " "Elaborating entity \"pc_target_concat\" for hierarchy \"bht_btb_module:inst11\|pc_target_concat:inst5\"" {  } { { "bht_btb_module.bdf" "inst5" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 1408 1672 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:inst6 " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:inst6\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst6" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -24 336 544 152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant instruction_constant:inst10 " "Elaborating entity \"instruction_constant\" for hierarchy \"instruction_constant:inst10\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst10" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -152 152 264 -104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant_lpm_constant_v29 instruction_constant:inst10\|instruction_constant_lpm_constant_v29:instruction_constant_lpm_constant_v29_component " "Elaborating entity \"instruction_constant_lpm_constant_v29\" for hierarchy \"instruction_constant:inst10\|instruction_constant_lpm_constant_v29:instruction_constant_lpm_constant_v29_component\"" {  } { { "instruction_constant.v" "instruction_constant_lpm_constant_v29_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat_funct concat_funct:inst28 " "Elaborating entity \"concat_funct\" for hierarchy \"concat_funct:inst28\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst28" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 296 1392 1584 376 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_builder immediate_builder:inst17 " "Elaborating entity \"immediate_builder\" for hierarchy \"immediate_builder:inst17\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst17" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 64 1360 1560 144 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode opcode_decode:inst16 " "Elaborating entity \"opcode_decode\" for hierarchy \"opcode_decode:inst16\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst16" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 1016 1232 256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_builder address_builder:inst3 " "Elaborating entity \"address_builder\" for hierarchy \"address_builder:inst3\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst3" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 632 -1320 -1088 744 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst30 " "Elaborating entity \"alu\" for hierarchy \"alu:inst30\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst30" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1656 1536 1704 1768 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_build operand_build:inst24 " "Elaborating entity \"operand_build\" for hierarchy \"operand_build:inst24\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst24" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1656 1128 1320 1800 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_latch op_latch:inst29 " "Elaborating entity \"op_latch\" for hierarchy \"op_latch:inst29\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst29" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 848 1432 1680 1216 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst34 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst34\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst34" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1432 72 288 1608 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314672 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out register_bank.v(14) " "Output port \"data_out\" at register_bank.v(14) has no driver" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memwrite register_bank.v(16) " "Output port \"memwrite\" at register_bank.v(16) has no driver" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314678 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314679 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314680 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314681 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314682 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314683 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314684 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314685 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314685 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314685 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314685 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314686 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314687 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314688 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314689 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314690 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314691 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314692 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314693 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314694 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314695 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314696 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314697 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314698 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314699 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314700 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314701 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314702 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314703 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314704 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314705 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314706 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314707 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314708 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314709 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314710 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314711 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314712 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314713 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314714 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314715 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314716 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314717 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314718 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314719 "|tp2_e5_ERV25_grupo2|register_bank:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_latch alu_latch:inst7 " "Elaborating entity \"alu_latch\" for hierarchy \"alu_latch:inst7\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst7" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1640 1904 2088 1784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_principal ram_principal:inst " "Elaborating entity \"ram_principal\" for hierarchy \"ram_principal:inst\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_principal:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_principal:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_principal.v" "altsyncram_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_principal:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_principal:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_principal:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_principal:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747586314749 ""}  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747586314749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkh2 " "Found entity 1: altsyncram_mkh2" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747586314822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586314822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkh2 ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated " "Elaborating entity \"altsyncram_mkh2\" for hierarchy \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586314823 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[0\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[1\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[2\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[3\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[4\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[5\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[6\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[7\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[8\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[9\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[10\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[11\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[12\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[13\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[14\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[15\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[16\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[17\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[18\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[19\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[20\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[21\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[22\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[23\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[24\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[25\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[26\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[27\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[28\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[29\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[30\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[31\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -80 -400 -144 104 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[19\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[20\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[21\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[22\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[23\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[24\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[25\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[26\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[27\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[28\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[29\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[30\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[31\] " "Synthesized away node \"bht_btb_module:inst11\|bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 752 272 632 944 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747586315609 "|tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747586315609 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747586315609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_type\[1\] GND " "Pin \"instr_type\[1\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 888 -1384 -1208 904 "instr_type\[2..0\]" "" } { 120 1760 1888 136 "instr_type\[2..0\]" "" } { 96 1232 1360 112 "instr_type\[2..0\]" "" } { 880 -1488 -1384 896 "instr_type\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|instr_type[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[31\] GND " "Pin \"imm_op\[31\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[30\] GND " "Pin \"imm_op\[30\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[29\] GND " "Pin \"imm_op\[29\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[28\] GND " "Pin \"imm_op\[28\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[27\] GND " "Pin \"imm_op\[27\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[26\] GND " "Pin \"imm_op\[26\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[25\] GND " "Pin \"imm_op\[25\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[24\] GND " "Pin \"imm_op\[24\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[23\] GND " "Pin \"imm_op\[23\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[22\] GND " "Pin \"imm_op\[22\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[21\] GND " "Pin \"imm_op\[21\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[20\] GND " "Pin \"imm_op\[20\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[19\] GND " "Pin \"imm_op\[19\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[18\] GND " "Pin \"imm_op\[18\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[17\] GND " "Pin \"imm_op\[17\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[16\] GND " "Pin \"imm_op\[16\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[15\] GND " "Pin \"imm_op\[15\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[14\] GND " "Pin \"imm_op\[14\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[13\] GND " "Pin \"imm_op\[13\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[12\] GND " "Pin \"imm_op\[12\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[11\] GND " "Pin \"imm_op\[11\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[10\] GND " "Pin \"imm_op\[10\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[9\] GND " "Pin \"imm_op\[9\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[8\] GND " "Pin \"imm_op\[8\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[7\] GND " "Pin \"imm_op\[7\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[6\] GND " "Pin \"imm_op\[6\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[5\] GND " "Pin \"imm_op\[5\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[4\] GND " "Pin \"imm_op\[4\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[2\] GND " "Pin \"imm_op\[2\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[1\] GND " "Pin \"imm_op\[1\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_op\[0\] GND " "Pin \"imm_op\[0\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op\[31..0\]" "" } { 88 2144 2212 104 "imm_op\[31..0\]" "" } { 648 -1384 -1310 664 "imm_op\[31..0\]" "" } { 824 -1480 -1384 840 "imm_op\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|imm_op[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[31\] GND " "Pin \"c\[31\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[30\] GND " "Pin \"c\[30\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[29\] GND " "Pin \"c\[29\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[28\] GND " "Pin \"c\[28\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[27\] GND " "Pin \"c\[27\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[26\] GND " "Pin \"c\[26\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[25\] GND " "Pin \"c\[25\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[24\] GND " "Pin \"c\[24\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[23\] GND " "Pin \"c\[23\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[22\] GND " "Pin \"c\[22\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[21\] GND " "Pin \"c\[21\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[20\] GND " "Pin \"c\[20\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[19\] GND " "Pin \"c\[19\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[18\] GND " "Pin \"c\[18\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[17\] GND " "Pin \"c\[17\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[16\] GND " "Pin \"c\[16\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[15\] GND " "Pin \"c\[15\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[14\] GND " "Pin \"c\[14\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[13\] GND " "Pin \"c\[13\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[12\] GND " "Pin \"c\[12\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[11\] GND " "Pin \"c\[11\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[10\] GND " "Pin \"c\[10\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[9\] GND " "Pin \"c\[9\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[8\] GND " "Pin \"c\[8\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[7\] GND " "Pin \"c\[7\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[6\] GND " "Pin \"c\[6\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[5\] GND " "Pin \"c\[5\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[4\] GND " "Pin \"c\[4\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] GND " "Pin \"c\[3\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] GND " "Pin \"c\[2\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] GND " "Pin \"c\[1\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[0\] GND " "Pin \"c\[0\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c\[31..0\]" "" } { 1664 1704 1904 1688 "c\[31..0\]" "" } { 1720 2296 2373 1736 "c\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[31\] GND " "Pin \"c_write_back\[31\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[30\] GND " "Pin \"c_write_back\[30\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[29\] GND " "Pin \"c_write_back\[29\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[28\] GND " "Pin \"c_write_back\[28\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[27\] GND " "Pin \"c_write_back\[27\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[26\] GND " "Pin \"c_write_back\[26\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[25\] GND " "Pin \"c_write_back\[25\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[24\] GND " "Pin \"c_write_back\[24\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[23\] GND " "Pin \"c_write_back\[23\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[22\] GND " "Pin \"c_write_back\[22\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[21\] GND " "Pin \"c_write_back\[21\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[20\] GND " "Pin \"c_write_back\[20\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[19\] GND " "Pin \"c_write_back\[19\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[18\] GND " "Pin \"c_write_back\[18\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[17\] GND " "Pin \"c_write_back\[17\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[16\] GND " "Pin \"c_write_back\[16\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[15\] GND " "Pin \"c_write_back\[15\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[14\] GND " "Pin \"c_write_back\[14\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[13\] GND " "Pin \"c_write_back\[13\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[12\] GND " "Pin \"c_write_back\[12\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[11\] GND " "Pin \"c_write_back\[11\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[10\] GND " "Pin \"c_write_back\[10\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[9\] GND " "Pin \"c_write_back\[9\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[8\] GND " "Pin \"c_write_back\[8\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[7\] GND " "Pin \"c_write_back\[7\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[6\] GND " "Pin \"c_write_back\[6\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[5\] GND " "Pin \"c_write_back\[5\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[4\] GND " "Pin \"c_write_back\[4\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[3\] GND " "Pin \"c_write_back\[3\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[2\] GND " "Pin \"c_write_back\[2\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[1\] GND " "Pin \"c_write_back\[1\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[0\] GND " "Pin \"c_write_back\[0\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back\[31..0\]" "" } { 1672 2088 2225 1688 "c_write_back\[31..0\]" "" } { 1664 2275 2367 1680 "c_write_back\[31..0\]" "" } { 1496 -54 72 1512 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747586316278 "|tp2_e5_ERV25_grupo2|c_write_back[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747586316278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747586316390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747586316915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747586317311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747586317311 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "259 " "Design contains 259 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[31\] " "Pin \"pc_next\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[30\] " "Pin \"pc_next\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[29\] " "Pin \"pc_next\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[28\] " "Pin \"pc_next\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[27\] " "Pin \"pc_next\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[26\] " "Pin \"pc_next\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[25\] " "Pin \"pc_next\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[24\] " "Pin \"pc_next\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[23\] " "Pin \"pc_next\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[22\] " "Pin \"pc_next\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[21\] " "Pin \"pc_next\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[20\] " "Pin \"pc_next\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[19\] " "Pin \"pc_next\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[18\] " "Pin \"pc_next\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[17\] " "Pin \"pc_next\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[16\] " "Pin \"pc_next\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[15\] " "Pin \"pc_next\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[14\] " "Pin \"pc_next\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[13\] " "Pin \"pc_next\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[12\] " "Pin \"pc_next\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[11\] " "Pin \"pc_next\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[10\] " "Pin \"pc_next\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[9\] " "Pin \"pc_next\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[8\] " "Pin \"pc_next\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[7\] " "Pin \"pc_next\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[6\] " "Pin \"pc_next\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[5\] " "Pin \"pc_next\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[4\] " "Pin \"pc_next\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[3\] " "Pin \"pc_next\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[2\] " "Pin \"pc_next\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[1\] " "Pin \"pc_next\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_next\[0\] " "Pin \"pc_next\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 208 592 768 224 "pc_next" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[31\] " "Pin \"pc_new\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[30\] " "Pin \"pc_new\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[29\] " "Pin \"pc_new\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[28\] " "Pin \"pc_new\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[27\] " "Pin \"pc_new\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[26\] " "Pin \"pc_new\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[25\] " "Pin \"pc_new\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[24\] " "Pin \"pc_new\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[23\] " "Pin \"pc_new\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[22\] " "Pin \"pc_new\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[21\] " "Pin \"pc_new\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[20\] " "Pin \"pc_new\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[19\] " "Pin \"pc_new\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[18\] " "Pin \"pc_new\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[17\] " "Pin \"pc_new\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[16\] " "Pin \"pc_new\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[15\] " "Pin \"pc_new\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[14\] " "Pin \"pc_new\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[13\] " "Pin \"pc_new\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[12\] " "Pin \"pc_new\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[11\] " "Pin \"pc_new\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[10\] " "Pin \"pc_new\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[9\] " "Pin \"pc_new\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[8\] " "Pin \"pc_new\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[7\] " "Pin \"pc_new\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[6\] " "Pin \"pc_new\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[5\] " "Pin \"pc_new\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[4\] " "Pin \"pc_new\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[3\] " "Pin \"pc_new\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[2\] " "Pin \"pc_new\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[1\] " "Pin \"pc_new\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_new\[0\] " "Pin \"pc_new\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 40 2432 2608 56 "pc_new" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr_type\[2\] " "Pin \"instr_type\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 888 -1384 -1208 904 "instr_type" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr_type\[1\] " "Pin \"instr_type\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 888 -1384 -1208 904 "instr_type" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr_type\[0\] " "Pin \"instr_type\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 888 -1384 -1208 904 "instr_type" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[31\] " "Pin \"pc\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[30\] " "Pin \"pc\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[29\] " "Pin \"pc\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[28\] " "Pin \"pc\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[27\] " "Pin \"pc\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[26\] " "Pin \"pc\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[25\] " "Pin \"pc\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[24\] " "Pin \"pc\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[23\] " "Pin \"pc\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[22\] " "Pin \"pc\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[21\] " "Pin \"pc\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[20\] " "Pin \"pc\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[19\] " "Pin \"pc\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[18\] " "Pin \"pc\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[17\] " "Pin \"pc\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[16\] " "Pin \"pc\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[15\] " "Pin \"pc\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[14\] " "Pin \"pc\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[13\] " "Pin \"pc\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[12\] " "Pin \"pc\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[11\] " "Pin \"pc\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[10\] " "Pin \"pc\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[9\] " "Pin \"pc\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[8\] " "Pin \"pc\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[7\] " "Pin \"pc\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[6\] " "Pin \"pc\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[5\] " "Pin \"pc\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[4\] " "Pin \"pc\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[3\] " "Pin \"pc\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[2\] " "Pin \"pc\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[1\] " "Pin \"pc\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[0\] " "Pin \"pc\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 248 592 768 264 "pc" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[31\] " "Pin \"imm_op\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[30\] " "Pin \"imm_op\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[29\] " "Pin \"imm_op\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[28\] " "Pin \"imm_op\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[27\] " "Pin \"imm_op\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[26\] " "Pin \"imm_op\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[25\] " "Pin \"imm_op\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[24\] " "Pin \"imm_op\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[23\] " "Pin \"imm_op\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[22\] " "Pin \"imm_op\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[21\] " "Pin \"imm_op\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[20\] " "Pin \"imm_op\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[19\] " "Pin \"imm_op\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[18\] " "Pin \"imm_op\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[17\] " "Pin \"imm_op\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[16\] " "Pin \"imm_op\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[15\] " "Pin \"imm_op\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[14\] " "Pin \"imm_op\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[13\] " "Pin \"imm_op\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[12\] " "Pin \"imm_op\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[11\] " "Pin \"imm_op\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[10\] " "Pin \"imm_op\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[9\] " "Pin \"imm_op\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[8\] " "Pin \"imm_op\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[7\] " "Pin \"imm_op\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[6\] " "Pin \"imm_op\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[5\] " "Pin \"imm_op\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[4\] " "Pin \"imm_op\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[3\] " "Pin \"imm_op\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[2\] " "Pin \"imm_op\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[1\] " "Pin \"imm_op\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_op\[0\] " "Pin \"imm_op\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 832 -1384 -1208 848 "imm_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[31\] " "Pin \"pc_op\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[30\] " "Pin \"pc_op\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[29\] " "Pin \"pc_op\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[28\] " "Pin \"pc_op\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[27\] " "Pin \"pc_op\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[26\] " "Pin \"pc_op\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[25\] " "Pin \"pc_op\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[24\] " "Pin \"pc_op\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[23\] " "Pin \"pc_op\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[22\] " "Pin \"pc_op\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[21\] " "Pin \"pc_op\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[20\] " "Pin \"pc_op\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[19\] " "Pin \"pc_op\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[18\] " "Pin \"pc_op\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[17\] " "Pin \"pc_op\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[16\] " "Pin \"pc_op\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[15\] " "Pin \"pc_op\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[14\] " "Pin \"pc_op\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[13\] " "Pin \"pc_op\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[12\] " "Pin \"pc_op\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[11\] " "Pin \"pc_op\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[10\] " "Pin \"pc_op\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[9\] " "Pin \"pc_op\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[8\] " "Pin \"pc_op\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[7\] " "Pin \"pc_op\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[6\] " "Pin \"pc_op\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[5\] " "Pin \"pc_op\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[4\] " "Pin \"pc_op\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[3\] " "Pin \"pc_op\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[2\] " "Pin \"pc_op\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[1\] " "Pin \"pc_op\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_op\[0\] " "Pin \"pc_op\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 928 -1384 -1208 944 "pc_op" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[31\] " "Pin \"pc_target_ad\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[30\] " "Pin \"pc_target_ad\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[29\] " "Pin \"pc_target_ad\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[28\] " "Pin \"pc_target_ad\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[27\] " "Pin \"pc_target_ad\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[26\] " "Pin \"pc_target_ad\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[25\] " "Pin \"pc_target_ad\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[24\] " "Pin \"pc_target_ad\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[23\] " "Pin \"pc_target_ad\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[22\] " "Pin \"pc_target_ad\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[21\] " "Pin \"pc_target_ad\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[20\] " "Pin \"pc_target_ad\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[19\] " "Pin \"pc_target_ad\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[18\] " "Pin \"pc_target_ad\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[17\] " "Pin \"pc_target_ad\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[16\] " "Pin \"pc_target_ad\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[15\] " "Pin \"pc_target_ad\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[14\] " "Pin \"pc_target_ad\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[13\] " "Pin \"pc_target_ad\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[12\] " "Pin \"pc_target_ad\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[11\] " "Pin \"pc_target_ad\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[10\] " "Pin \"pc_target_ad\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[9\] " "Pin \"pc_target_ad\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[8\] " "Pin \"pc_target_ad\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[7\] " "Pin \"pc_target_ad\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[6\] " "Pin \"pc_target_ad\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[5\] " "Pin \"pc_target_ad\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[4\] " "Pin \"pc_target_ad\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[3\] " "Pin \"pc_target_ad\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[2\] " "Pin \"pc_target_ad\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[1\] " "Pin \"pc_target_ad\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc_target_ad\[0\] " "Pin \"pc_target_ad\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 792 -1176 -985 808 "pc_target_ad" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[31\] " "Pin \"c\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[30\] " "Pin \"c\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[29\] " "Pin \"c\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[28\] " "Pin \"c\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[27\] " "Pin \"c\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[26\] " "Pin \"c\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[25\] " "Pin \"c\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[24\] " "Pin \"c\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[23\] " "Pin \"c\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[22\] " "Pin \"c\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[21\] " "Pin \"c\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[20\] " "Pin \"c\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[19\] " "Pin \"c\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[18\] " "Pin \"c\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[17\] " "Pin \"c\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[16\] " "Pin \"c\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[15\] " "Pin \"c\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[14\] " "Pin \"c\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[13\] " "Pin \"c\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[12\] " "Pin \"c\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[11\] " "Pin \"c\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[10\] " "Pin \"c\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[9\] " "Pin \"c\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[8\] " "Pin \"c\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[7\] " "Pin \"c\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[6\] " "Pin \"c\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[5\] " "Pin \"c\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[4\] " "Pin \"c\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[3\] " "Pin \"c\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[2\] " "Pin \"c\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[1\] " "Pin \"c\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c\[0\] " "Pin \"c\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1728 2373 2549 1744 "c" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[31\] " "Pin \"c_write_back\[31\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[30\] " "Pin \"c_write_back\[30\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[29\] " "Pin \"c_write_back\[29\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[28\] " "Pin \"c_write_back\[28\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[27\] " "Pin \"c_write_back\[27\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[26\] " "Pin \"c_write_back\[26\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[25\] " "Pin \"c_write_back\[25\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[24\] " "Pin \"c_write_back\[24\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[23\] " "Pin \"c_write_back\[23\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[22\] " "Pin \"c_write_back\[22\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[21\] " "Pin \"c_write_back\[21\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[20\] " "Pin \"c_write_back\[20\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[19\] " "Pin \"c_write_back\[19\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[18\] " "Pin \"c_write_back\[18\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[17\] " "Pin \"c_write_back\[17\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[16\] " "Pin \"c_write_back\[16\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[15\] " "Pin \"c_write_back\[15\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[14\] " "Pin \"c_write_back\[14\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[13\] " "Pin \"c_write_back\[13\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[12\] " "Pin \"c_write_back\[12\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[11\] " "Pin \"c_write_back\[11\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[10\] " "Pin \"c_write_back\[10\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[9\] " "Pin \"c_write_back\[9\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[8\] " "Pin \"c_write_back\[8\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[7\] " "Pin \"c_write_back\[7\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[6\] " "Pin \"c_write_back\[6\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[5\] " "Pin \"c_write_back\[5\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[4\] " "Pin \"c_write_back\[4\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[3\] " "Pin \"c_write_back\[3\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[2\] " "Pin \"c_write_back\[2\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[1\] " "Pin \"c_write_back\[1\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "c_write_back\[0\] " "Pin \"c_write_back\[0\]\" is virtual output pin" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1672 2352 2543 1688 "c_write_back" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1747586317641 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1747586317641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "629 " "Implemented 629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747586317951 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747586317951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "606 " "Implemented 606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747586317951 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747586317951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747586317951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747586318066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 13:38:38 2025 " "Processing ended: Sun May 18 13:38:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747586318066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747586318066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747586318066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747586318066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747586320520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747586320521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 13:38:39 2025 " "Processing started: Sun May 18 13:38:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747586320521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747586320521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747586320521 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747586320880 ""}
{ "Info" "0" "" "Project  = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Project  = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747586320881 ""}
{ "Info" "0" "" "Revision = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Revision = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747586320881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747586321042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747586321043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp2_e5_ERV25_grupo2 EP4CE22F17C8L " "Selected device EP4CE22F17C8L for design \"tp2_e5_ERV25_grupo2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747586321063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747586321132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747586321133 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747586321364 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747586321377 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8L " "Device EP4CE10F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Device EP4CE10F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Device EP4CE6F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Device EP4CE6F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Device EP4CE15F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Device EP4CE15F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Device EP4CE22F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747586321589 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747586321589 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747586321592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747586321592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747586321592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747586321592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747586321592 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747586321592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747586321593 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747586321614 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747586321998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747586322268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747586322268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747586322277 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747586322278 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747586322278 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747586322361 ""}  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 96 -920 -752 112 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747586322361 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747586322361 ""}  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 128 -912 -744 144 "reset" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747586322361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747586322729 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747586322730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747586322730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747586322732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747586322733 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747586322736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747586322737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747586322739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747586322776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747586322777 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747586322777 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747586322778 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747586322778 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747586322778 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747586322779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747586322779 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747586322779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747586322816 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747586322827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747586323962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747586324124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747586324149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747586326628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747586326629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747586327041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747586328474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747586328473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747586329366 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747586329366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747586329371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747586329549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747586329569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747586329846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747586329846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747586330198 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747586330747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg " "Generated suppressed messages file D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747586331129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747586331941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 13:38:51 2025 " "Processing ended: Sun May 18 13:38:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747586331941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747586331941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747586331941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747586331941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747586333510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747586333511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 13:38:53 2025 " "Processing started: Sun May 18 13:38:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747586333511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747586333511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747586333511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747586334089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747586334755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747586334855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747586335124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 13:38:55 2025 " "Processing ended: Sun May 18 13:38:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747586335124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747586335124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747586335124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747586335124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747586335798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747586337076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747586337077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 13:38:56 2025 " "Processing started: Sun May 18 13:38:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747586337077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747586337077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747586337077 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747586337424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747586337733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747586337733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586337791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586337791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747586338188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586338189 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747586338191 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747586338191 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747586338195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747586338195 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747586338197 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747586338313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747586338385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747586338385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.254 " "Worst-case setup slack is -7.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.254            -426.068 clk  " "   -7.254            -426.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586338396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk  " "    0.320               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586338412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586338421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586338432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -257.005 clk  " "   -4.000            -257.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586338439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586338439 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747586338496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747586338527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747586338938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747586339104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747586339122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747586339122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.617 " "Worst-case setup slack is -6.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617            -394.165 clk  " "   -6.617            -394.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk  " "    0.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586339155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586339165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -257.005 clk  " "   -4.000            -257.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339173 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747586339376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747586339535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747586339537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747586339537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.015 " "Worst-case setup slack is -3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015            -161.332 clk  " "   -3.015            -161.332 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586339584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747586339610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -257.278 clk  " "   -4.000            -257.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747586339621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747586339621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747586340296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747586340301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747586340478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 13:39:00 2025 " "Processing ended: Sun May 18 13:39:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747586340478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747586340478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747586340478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747586340478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747586342005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747586342006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 13:39:01 2025 " "Processing started: Sun May 18 13:39:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747586342006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747586342006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747586342006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747586342820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp2_e5_ERV25_grupo2.vo D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/ simulation " "Generated file tp2_e5_ERV25_grupo2.vo in folder \"D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747586342930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747586343006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 13:39:03 2025 " "Processing ended: Sun May 18 13:39:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747586343006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747586343006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747586343006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747586343006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747586343789 ""}
