/******************************************************************************

                 版权所有 (C), 2001-2015, 华为技术有限公司

 ******************************************************************************
  文 件 名   : soc_isp_irq_merger_interface.h
  版 本 号   : 初稿
  作    者   : Excel2Code
  生成日期   : 2015-07-15 16:00:41
  最近修改   :
  功能描述   : 接口头文件
  函数列表   :
  修改历史   :
  1.日    期   : 2015年7月15日
    作    者   : s00249479
    修改内容   : 从《Hi6250V100 SOC寄存器手册_ISP_IRQ_MERGER.xml》自动生成

******************************************************************************/

/*****************************************************************************
  1 其他头文件包含
*****************************************************************************/

#ifndef __SOC_ISP_IRQ_MERGER_INTERFACE_H__
#define __SOC_ISP_IRQ_MERGER_INTERFACE_H__

#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif



/*****************************************************************************
  2 宏定义
*****************************************************************************/

/****************************************************************************
                     (1/1) IRQ_MERGER
 ****************************************************************************/
/* 寄存器说明：[Interrupt Mask Register] DEBUG register (bloc 0 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_ADDR(base) ((base) + (0x0))

/* 寄存器说明：[Raw Interrupt Status Register] DEBUG register (bloc 0 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_ADDR(base) ((base) + (0x4))

/* 寄存器说明：[Masked Interrupt Status Register] DEBUG register (bloc 0 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_ADDR(base) ((base) + (0x8))

/* 寄存器说明：[Interrupt Clear Register] DEBUG register (bloc 0 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_ADDR(base) ((base) + (0xC))

/* 寄存器说明：[Interrupt Set Register] DEBUG register (bloc 0 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_ADDR(base) ((base) + (0x10))

/* 寄存器说明：[Interrupt Mask Register] DEBUG register (bloc 1 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_ADDR(base) ((base) + (0x20))

/* 寄存器说明：[Raw Interrupt Status Register] DEBUG register (bloc 1 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_ADDR(base) ((base) + (0x24))

/* 寄存器说明：[Masked Interrupt Status Register] DEBUG register (bloc 1 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_ADDR(base) ((base) + (0x28))

/* 寄存器说明：[Interrupt Clear Register] DEBUG register (bloc 1 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_ADDR(base) ((base) + (0x2C))

/* 寄存器说明：[Interrupt Set Register] DEBUG register (bloc 1 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_ADDR(base) ((base) + (0x30))

/* 寄存器说明：[Interrupt Mask Register] DEBUG register (bloc 2 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_ADDR(base) ((base) + (0x40))

/* 寄存器说明：[Raw Interrupt Status Register] DEBUG register (bloc 2 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_ADDR(base) ((base) + (0x44))

/* 寄存器说明：[Masked Interrupt Status Register] DEBUG register (bloc 2 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_ADDR(base) ((base) + (0x48))

/* 寄存器说明：[Interrupt Clear Register] DEBUG register (bloc 2 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_ADDR(base) ((base) + (0x4C))

/* 寄存器说明：[Interrupt Set Register] DEBUG register (bloc 2 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_ADDR(base) ((base) + (0x50))

/* 寄存器说明：[Interrupt Mask Register] DEBUG register (bloc 3 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_ADDR(base) ((base) + (0x60))

/* 寄存器说明：[Raw Interrupt Status Register] DEBUG register (bloc 3 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_ADDR(base) ((base) + (0x64))

/* 寄存器说明：[Masked Interrupt Status Register] DEBUG register (bloc 3 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_ADDR(base) ((base) + (0x68))

/* 寄存器说明：[Interrupt Clear Register] DEBUG register (bloc 3 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_ADDR(base) ((base) + (0x6C))

/* 寄存器说明：[Interrupt Set Register] DEBUG register (bloc 3 over 3)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_ADDR(base) ((base) + (0x70))

/* 寄存器说明：[Interrupt Mask Register] ERROR register (bloc 0 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_ADDR(base) ((base) + (0x80))

/* 寄存器说明：[Raw Interrupt Status Register] ERROR register (bloc 0 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_ADDR(base) ((base) + (0x84))

/* 寄存器说明：[Masked Interrupt Status Register] ERROR register (bloc 0 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_ADDR(base) ((base) + (0x88))

/* 寄存器说明：[Interrupt Clear Register] ERROR register (bloc 0 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_ADDR(base) ((base) + (0x8C))

/* 寄存器说明：[Interrupt Set Register] ERROR register (bloc 0 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_ADDR(base) ((base) + (0x90))

/* 寄存器说明：[Interrupt Mask Register] ERROR register (bloc 1 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_ADDR(base) ((base) + (0xA0))

/* 寄存器说明：[Raw Interrupt Status Register] ERROR register (bloc 1 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_ADDR(base) ((base) + (0xA4))

/* 寄存器说明：[Masked Interrupt Status Register] ERROR register (bloc 1 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_ADDR(base) ((base) + (0xA8))

/* 寄存器说明：[Interrupt Clear Register] ERROR register (bloc 1 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_ADDR(base) ((base) + (0xAC))

/* 寄存器说明：[Interrupt Set Register] ERROR register (bloc 1 over 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_ADDR(base) ((base) + (0xB0))

/* 寄存器说明：[Interrupt Mask Register] FRPROC register (bloc 0 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_ADDR(base) ((base) + (0xC0))

/* 寄存器说明：[Raw Interrupt Status Register] FRPROC register (bloc 0 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_ADDR(base) ((base) + (0xC4))

/* 寄存器说明：[Masked Interrupt Status Register] FRPROC register (bloc 0 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_ADDR(base) ((base) + (0xC8))

/* 寄存器说明：[Interrupt Clear Register] FRPROC register (bloc 0 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_ADDR(base) ((base) + (0xCC))

/* 寄存器说明：[Interrupt Set Register] FRPROC register (bloc 0 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_ADDR(base) ((base) + (0xD0))

/* 寄存器说明：[Interrupt Mask Register] FRPROC register (bloc 1 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ADDR(base) ((base) + (0xE0))

/* 寄存器说明：[Raw Interrupt Status Register] FRPROC register (bloc 1 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ADDR(base) ((base) + (0xE4))

/* 寄存器说明：[Masked Interrupt Status Register] FRPROC register (bloc 1 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ADDR(base) ((base) + (0xE8))

/* 寄存器说明：[Interrupt Clear Register] FRPROC register (bloc 1 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ADDR(base) ((base) + (0xEC))

/* 寄存器说明：[Interrupt Set Register] FRPROC register (bloc 1 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ADDR(base) ((base) + (0xF0))

/* 寄存器说明：[Interrupt Mask Register] FRPROC register (bloc 2 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_ADDR(base) ((base) + (0x100))

/* 寄存器说明：[Raw Interrupt Status Register] FRPROC register (bloc 2 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_ADDR(base) ((base) + (0x104))

/* 寄存器说明：[Masked Interrupt Status Register] FRPROC register (bloc 2 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_ADDR(base) ((base) + (0x108))

/* 寄存器说明：[Interrupt Clear Register] FRPROC register (bloc 2 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_ADDR(base) ((base) + (0x10C))

/* 寄存器说明：[Interrupt Set Register] FRPROC register (bloc 2 over 2)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_ADDR(base) ((base) + (0x110))

/* 寄存器说明：[Interrupt Mask Register] RCOMBINED register (bloc 0 over 0)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_ADDR(base) ((base) + (0x120))

/* 寄存器说明：[Raw Interrupt Status Register] RCOMBINED register (bloc 0 over 0)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_ADDR(base) ((base) + (0x124))

/* 寄存器说明：[Masked Interrupt Status Register] RCOMBINED register (bloc 0 over 0)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_ADDR(base) ((base) + (0x128))

/* 寄存器说明：[Interrupt Clear Register] RCOMBINED register (bloc 0 over 0)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_ADDR(base) ((base) + (0x12C))

/* 寄存器说明：[Interrupt Set Register] RCOMBINED register (bloc 0 over 0)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_ADDR(base) ((base) + (0x130))

/* 寄存器说明：[merged_raw_0] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_ADDR(base) ((base) + (0x200))

/* 寄存器说明：[merged_raw_0] decoder 0: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_ADDR(base) ((base) + (0x204))

/* 寄存器说明：[merged_raw_0] decoder 1: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_ADDR(base) ((base) + (0x208))

/* 寄存器说明：[merged_raw_0] decoder 2: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_ADDR(base) ((base) + (0x20C))

/* 寄存器说明：[merged_raw_0] decoder 3: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_ADDR(base) ((base) + (0x210))

/* 寄存器说明：[merged_raw_1] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_ADDR(base) ((base) + (0x220))

/* 寄存器说明：[merged_raw_1] decoder 0: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_ADDR(base) ((base) + (0x224))

/* 寄存器说明：[merged_raw_1] decoder 1: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_ADDR(base) ((base) + (0x228))

/* 寄存器说明：[merged_raw_1] decoder 2: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_ADDR(base) ((base) + (0x22C))

/* 寄存器说明：[merged_raw_1] decoder 3: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_ADDR(base) ((base) + (0x230))

/* 寄存器说明：[merged_raw_2] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_ADDR(base) ((base) + (0x240))

/* 寄存器说明：[merged_raw_2] decoder 0: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_ADDR(base) ((base) + (0x244))

/* 寄存器说明：[merged_raw_2] decoder 1: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_ADDR(base) ((base) + (0x248))

/* 寄存器说明：[merged_raw_2] decoder 2: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_ADDR(base) ((base) + (0x24C))

/* 寄存器说明：[merged_raw_2] decoder 3: configure which RAW status to wait
   位域定义UNION结构:  SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_UNION */
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_ADDR(base) ((base) + (0x250))





/*****************************************************************************
  3 枚举定义
*****************************************************************************/



/*****************************************************************************
  4 消息头定义
*****************************************************************************/


/*****************************************************************************
  5 消息定义
*****************************************************************************/



/*****************************************************************************
  6 STRUCT定义
*****************************************************************************/



/*****************************************************************************
  7 UNION定义
*****************************************************************************/

/****************************************************************************
                     (1/1) IRQ_MERGER
 ****************************************************************************/
/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_UNION
 结构说明  : IRQ_MERGER_IMSC_DEBUG_0 寄存器结构定义。地址偏移量:0x0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] DEBUG register (bloc 0 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__dropped_vpwr_0      : 1;  /* bit[0-0]  : [decoder value: 0] source: OTAP_1_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_1__cvdr_rt__sof_vpwr_0          : 1;  /* bit[1-1]  : [decoder value: 1] source: OTAP_1_1. Description: Video port [x] start of frame */
        unsigned int  otap_1_2__cvdr_rt__dropped_vpwr_1      : 1;  /* bit[2-2]  : [decoder value: 2] source: OTAP_1_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_2__cvdr_rt__sof_vpwr_1          : 1;  /* bit[3-3]  : [decoder value: 3] source: OTAP_1_2. Description: Video port [x] start of frame */
        unsigned int  reserved_0                             : 1;  /* bit[4-4]  : [decoder value: 4] source: SCALER_3(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_1                             : 1;  /* bit[5-5]  : [decoder value: 5] source: SCALER_3(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_2                             : 1;  /* bit[6-6]  : [decoder value: 6] source: SCALER_3(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_3                             : 1;  /* bit[7-7]  : [decoder value: 7] source: SCALER_3(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__dropped_vpwr_4  : 1;  /* bit[8-8]  : [decoder value: 8] source: SCALER_2_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_y__cvdr_rt__sof_vpwr_4      : 1;  /* bit[9-9]  : [decoder value: 9] source: SCALER_2_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__dropped_vpwr_5 : 1;  /* bit[10-10]: [decoder value: 10] source: SCALER_2_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_uv__cvdr_rt__sof_vpwr_5     : 1;  /* bit[11-11]: [decoder value: 11] source: SCALER_2_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_4                             : 1;  /* bit[12-12]: [decoder value: 12] source: SCALER_2_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_5                             : 1;  /* bit[13-13]: [decoder value: 13] source: SCALER_2_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_6                             : 1;  /* bit[14-14]: [decoder value: 14] source: SCALER_2_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_7                             : 1;  /* bit[15-15]: [decoder value: 15] source: SCALER_2_2(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__dropped_vpwr_8  : 1;  /* bit[16-16]: [decoder value: 16] source: SCALER_1_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_y__cvdr_rt__sof_vpwr_8      : 1;  /* bit[17-17]: [decoder value: 17] source: SCALER_1_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__dropped_vpwr_9 : 1;  /* bit[18-18]: [decoder value: 18] source: SCALER_1_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_uv__cvdr_rt__sof_vpwr_9     : 1;  /* bit[19-19]: [decoder value: 19] source: SCALER_1_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_8                             : 1;  /* bit[20-20]: [decoder value: 20] source: SCALER_1_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_9                             : 1;  /* bit[21-21]: [decoder value: 21] source: SCALER_1_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_10                            : 1;  /* bit[22-22]: [decoder value: 22] source: SCALER_1_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_11                            : 1;  /* bit[23-23]: [decoder value: 23] source: SCALER_1_2(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_12                            : 1;  /* bit[24-24]: [decoder value: 24] source: FBCYUV_1. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_13                            : 1;  /* bit[25-25]: [decoder value: 25] source: FBCYUV_1. Description: Video port [x] start of frame */
        unsigned int  reserved_14                            : 1;  /* bit[26-26]: [decoder value: 26] source: FBCYUV_1. Description: Video port [x] end of frame */
        unsigned int  reserved_15                            : 1;  /* bit[27-27]: [decoder value: 27] source: ISP_BE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_16                            : 1;  /* bit[28-28]: [decoder value: 28] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_17                            : 1;  /* bit[29-29]: [decoder value: 29] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__dropped_vpwr_14     : 1;  /* bit[30-30]: [decoder value: 30] source: OTAP_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_1__cvdr_rt__sof_vpwr_14         : 1;  /* bit[31-31]: [decoder value: 31] source: OTAP_2_1. Description: Video port [x] start of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_START       (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_END         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_START       (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_END         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_START           (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_END             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_START   (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_END     (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_START       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_END         (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_START  (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_END    (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_START      (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_END        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_START   (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_END     (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_START      (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_END        (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_START          (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_END            (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_UNION
 结构说明  : IRQ_MERGER_RIS_DEBUG_0 寄存器结构定义。地址偏移量:0x4，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] DEBUG register (bloc 0 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__dropped_vpwr_0      : 1;  /* bit[0-0]  : [decoder value: 0] source: OTAP_1_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_1__cvdr_rt__sof_vpwr_0          : 1;  /* bit[1-1]  : [decoder value: 1] source: OTAP_1_1. Description: Video port [x] start of frame */
        unsigned int  otap_1_2__cvdr_rt__dropped_vpwr_1      : 1;  /* bit[2-2]  : [decoder value: 2] source: OTAP_1_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_2__cvdr_rt__sof_vpwr_1          : 1;  /* bit[3-3]  : [decoder value: 3] source: OTAP_1_2. Description: Video port [x] start of frame */
        unsigned int  reserved_0                             : 1;  /* bit[4-4]  : [decoder value: 4] source: SCALER_3(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_1                             : 1;  /* bit[5-5]  : [decoder value: 5] source: SCALER_3(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_2                             : 1;  /* bit[6-6]  : [decoder value: 6] source: SCALER_3(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_3                             : 1;  /* bit[7-7]  : [decoder value: 7] source: SCALER_3(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__dropped_vpwr_4  : 1;  /* bit[8-8]  : [decoder value: 8] source: SCALER_2_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_y__cvdr_rt__sof_vpwr_4      : 1;  /* bit[9-9]  : [decoder value: 9] source: SCALER_2_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__dropped_vpwr_5 : 1;  /* bit[10-10]: [decoder value: 10] source: SCALER_2_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_uv__cvdr_rt__sof_vpwr_5     : 1;  /* bit[11-11]: [decoder value: 11] source: SCALER_2_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_4                             : 1;  /* bit[12-12]: [decoder value: 12] source: SCALER_2_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_5                             : 1;  /* bit[13-13]: [decoder value: 13] source: SCALER_2_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_6                             : 1;  /* bit[14-14]: [decoder value: 14] source: SCALER_2_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_7                             : 1;  /* bit[15-15]: [decoder value: 15] source: SCALER_2_2(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__dropped_vpwr_8  : 1;  /* bit[16-16]: [decoder value: 16] source: SCALER_1_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_y__cvdr_rt__sof_vpwr_8      : 1;  /* bit[17-17]: [decoder value: 17] source: SCALER_1_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__dropped_vpwr_9 : 1;  /* bit[18-18]: [decoder value: 18] source: SCALER_1_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_uv__cvdr_rt__sof_vpwr_9     : 1;  /* bit[19-19]: [decoder value: 19] source: SCALER_1_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_8                             : 1;  /* bit[20-20]: [decoder value: 20] source: SCALER_1_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_9                             : 1;  /* bit[21-21]: [decoder value: 21] source: SCALER_1_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_10                            : 1;  /* bit[22-22]: [decoder value: 22] source: SCALER_1_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_11                            : 1;  /* bit[23-23]: [decoder value: 23] source: SCALER_1_2(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_12                            : 1;  /* bit[24-24]: [decoder value: 24] source: FBCYUV_1. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_13                            : 1;  /* bit[25-25]: [decoder value: 25] source: FBCYUV_1. Description: Video port [x] start of frame */
        unsigned int  reserved_14                            : 1;  /* bit[26-26]: [decoder value: 26] source: FBCYUV_1. Description: Video port [x] end of frame */
        unsigned int  reserved_15                            : 1;  /* bit[27-27]: [decoder value: 27] source: ISP_BE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_16                            : 1;  /* bit[28-28]: [decoder value: 28] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_17                            : 1;  /* bit[29-29]: [decoder value: 29] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__dropped_vpwr_14     : 1;  /* bit[30-30]: [decoder value: 30] source: OTAP_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_1__cvdr_rt__sof_vpwr_14         : 1;  /* bit[31-31]: [decoder value: 31] source: OTAP_2_1. Description: Video port [x] start of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_START       (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_END         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_START       (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_END         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_START           (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_END             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_START   (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_END     (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_START       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_END         (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_START  (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_END    (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_START      (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_END        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_START   (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_END     (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_START      (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_END        (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_START          (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_END            (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_UNION
 结构说明  : IRQ_MERGER_MIS_DEBUG_0 寄存器结构定义。地址偏移量:0x8，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] DEBUG register (bloc 0 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__dropped_vpwr_0      : 1;  /* bit[0-0]  : [decoder value: 0] source: OTAP_1_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_1__cvdr_rt__sof_vpwr_0          : 1;  /* bit[1-1]  : [decoder value: 1] source: OTAP_1_1. Description: Video port [x] start of frame */
        unsigned int  otap_1_2__cvdr_rt__dropped_vpwr_1      : 1;  /* bit[2-2]  : [decoder value: 2] source: OTAP_1_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_2__cvdr_rt__sof_vpwr_1          : 1;  /* bit[3-3]  : [decoder value: 3] source: OTAP_1_2. Description: Video port [x] start of frame */
        unsigned int  reserved_0                             : 1;  /* bit[4-4]  : [decoder value: 4] source: SCALER_3(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_1                             : 1;  /* bit[5-5]  : [decoder value: 5] source: SCALER_3(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_2                             : 1;  /* bit[6-6]  : [decoder value: 6] source: SCALER_3(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_3                             : 1;  /* bit[7-7]  : [decoder value: 7] source: SCALER_3(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__dropped_vpwr_4  : 1;  /* bit[8-8]  : [decoder value: 8] source: SCALER_2_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_y__cvdr_rt__sof_vpwr_4      : 1;  /* bit[9-9]  : [decoder value: 9] source: SCALER_2_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__dropped_vpwr_5 : 1;  /* bit[10-10]: [decoder value: 10] source: SCALER_2_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_uv__cvdr_rt__sof_vpwr_5     : 1;  /* bit[11-11]: [decoder value: 11] source: SCALER_2_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_4                             : 1;  /* bit[12-12]: [decoder value: 12] source: SCALER_2_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_5                             : 1;  /* bit[13-13]: [decoder value: 13] source: SCALER_2_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_6                             : 1;  /* bit[14-14]: [decoder value: 14] source: SCALER_2_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_7                             : 1;  /* bit[15-15]: [decoder value: 15] source: SCALER_2_2(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__dropped_vpwr_8  : 1;  /* bit[16-16]: [decoder value: 16] source: SCALER_1_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_y__cvdr_rt__sof_vpwr_8      : 1;  /* bit[17-17]: [decoder value: 17] source: SCALER_1_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__dropped_vpwr_9 : 1;  /* bit[18-18]: [decoder value: 18] source: SCALER_1_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_uv__cvdr_rt__sof_vpwr_9     : 1;  /* bit[19-19]: [decoder value: 19] source: SCALER_1_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_8                             : 1;  /* bit[20-20]: [decoder value: 20] source: SCALER_1_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_9                             : 1;  /* bit[21-21]: [decoder value: 21] source: SCALER_1_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_10                            : 1;  /* bit[22-22]: [decoder value: 22] source: SCALER_1_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_11                            : 1;  /* bit[23-23]: [decoder value: 23] source: SCALER_1_2(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_12                            : 1;  /* bit[24-24]: [decoder value: 24] source: FBCYUV_1. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_13                            : 1;  /* bit[25-25]: [decoder value: 25] source: FBCYUV_1. Description: Video port [x] start of frame */
        unsigned int  reserved_14                            : 1;  /* bit[26-26]: [decoder value: 26] source: FBCYUV_1. Description: Video port [x] end of frame */
        unsigned int  reserved_15                            : 1;  /* bit[27-27]: [decoder value: 27] source: ISP_BE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_16                            : 1;  /* bit[28-28]: [decoder value: 28] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_17                            : 1;  /* bit[29-29]: [decoder value: 29] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__dropped_vpwr_14     : 1;  /* bit[30-30]: [decoder value: 30] source: OTAP_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_1__cvdr_rt__sof_vpwr_14         : 1;  /* bit[31-31]: [decoder value: 31] source: OTAP_2_1. Description: Video port [x] start of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_START       (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_END         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_START       (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_END         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_START           (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_END             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_START   (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_END     (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_START       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_END         (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_START  (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_END    (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_START      (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_END        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_START   (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_END     (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_START      (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_END        (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_START          (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_END            (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_UNION
 结构说明  : IRQ_MERGER_ICR_DEBUG_0 寄存器结构定义。地址偏移量:0xC，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] DEBUG register (bloc 0 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__dropped_vpwr_0      : 1;  /* bit[0-0]  : [decoder value: 0] source: OTAP_1_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_1__cvdr_rt__sof_vpwr_0          : 1;  /* bit[1-1]  : [decoder value: 1] source: OTAP_1_1. Description: Video port [x] start of frame */
        unsigned int  otap_1_2__cvdr_rt__dropped_vpwr_1      : 1;  /* bit[2-2]  : [decoder value: 2] source: OTAP_1_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_2__cvdr_rt__sof_vpwr_1          : 1;  /* bit[3-3]  : [decoder value: 3] source: OTAP_1_2. Description: Video port [x] start of frame */
        unsigned int  reserved_0                             : 1;  /* bit[4-4]  : [decoder value: 4] source: SCALER_3(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_1                             : 1;  /* bit[5-5]  : [decoder value: 5] source: SCALER_3(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_2                             : 1;  /* bit[6-6]  : [decoder value: 6] source: SCALER_3(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_3                             : 1;  /* bit[7-7]  : [decoder value: 7] source: SCALER_3(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__dropped_vpwr_4  : 1;  /* bit[8-8]  : [decoder value: 8] source: SCALER_2_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_y__cvdr_rt__sof_vpwr_4      : 1;  /* bit[9-9]  : [decoder value: 9] source: SCALER_2_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__dropped_vpwr_5 : 1;  /* bit[10-10]: [decoder value: 10] source: SCALER_2_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_uv__cvdr_rt__sof_vpwr_5     : 1;  /* bit[11-11]: [decoder value: 11] source: SCALER_2_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_4                             : 1;  /* bit[12-12]: [decoder value: 12] source: SCALER_2_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_5                             : 1;  /* bit[13-13]: [decoder value: 13] source: SCALER_2_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_6                             : 1;  /* bit[14-14]: [decoder value: 14] source: SCALER_2_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_7                             : 1;  /* bit[15-15]: [decoder value: 15] source: SCALER_2_2(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__dropped_vpwr_8  : 1;  /* bit[16-16]: [decoder value: 16] source: SCALER_1_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_y__cvdr_rt__sof_vpwr_8      : 1;  /* bit[17-17]: [decoder value: 17] source: SCALER_1_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__dropped_vpwr_9 : 1;  /* bit[18-18]: [decoder value: 18] source: SCALER_1_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_uv__cvdr_rt__sof_vpwr_9     : 1;  /* bit[19-19]: [decoder value: 19] source: SCALER_1_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_8                             : 1;  /* bit[20-20]: [decoder value: 20] source: SCALER_1_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_9                             : 1;  /* bit[21-21]: [decoder value: 21] source: SCALER_1_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_10                            : 1;  /* bit[22-22]: [decoder value: 22] source: SCALER_1_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_11                            : 1;  /* bit[23-23]: [decoder value: 23] source: SCALER_1_2(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_12                            : 1;  /* bit[24-24]: [decoder value: 24] source: FBCYUV_1. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_13                            : 1;  /* bit[25-25]: [decoder value: 25] source: FBCYUV_1. Description: Video port [x] start of frame */
        unsigned int  reserved_14                            : 1;  /* bit[26-26]: [decoder value: 26] source: FBCYUV_1. Description: Video port [x] end of frame */
        unsigned int  reserved_15                            : 1;  /* bit[27-27]: [decoder value: 27] source: ISP_BE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_16                            : 1;  /* bit[28-28]: [decoder value: 28] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_17                            : 1;  /* bit[29-29]: [decoder value: 29] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__dropped_vpwr_14     : 1;  /* bit[30-30]: [decoder value: 30] source: OTAP_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_1__cvdr_rt__sof_vpwr_14         : 1;  /* bit[31-31]: [decoder value: 31] source: OTAP_2_1. Description: Video port [x] start of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_START       (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_END         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_START       (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_END         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_START           (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_END             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_START   (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_END     (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_START       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_END         (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_START  (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_END    (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_START      (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_END        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_START   (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_END     (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_START      (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_END        (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_START          (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_END            (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_UNION
 结构说明  : IRQ_MERGER_ISR_DEBUG_0 寄存器结构定义。地址偏移量:0x10，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] DEBUG register (bloc 0 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__dropped_vpwr_0      : 1;  /* bit[0-0]  : [decoder value: 0] source: OTAP_1_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_1__cvdr_rt__sof_vpwr_0          : 1;  /* bit[1-1]  : [decoder value: 1] source: OTAP_1_1. Description: Video port [x] start of frame */
        unsigned int  otap_1_2__cvdr_rt__dropped_vpwr_1      : 1;  /* bit[2-2]  : [decoder value: 2] source: OTAP_1_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_1_2__cvdr_rt__sof_vpwr_1          : 1;  /* bit[3-3]  : [decoder value: 3] source: OTAP_1_2. Description: Video port [x] start of frame */
        unsigned int  reserved_0                             : 1;  /* bit[4-4]  : [decoder value: 4] source: SCALER_3(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_1                             : 1;  /* bit[5-5]  : [decoder value: 5] source: SCALER_3(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_2                             : 1;  /* bit[6-6]  : [decoder value: 6] source: SCALER_3(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_3                             : 1;  /* bit[7-7]  : [decoder value: 7] source: SCALER_3(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__dropped_vpwr_4  : 1;  /* bit[8-8]  : [decoder value: 8] source: SCALER_2_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_y__cvdr_rt__sof_vpwr_4      : 1;  /* bit[9-9]  : [decoder value: 9] source: SCALER_2_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__dropped_vpwr_5 : 1;  /* bit[10-10]: [decoder value: 10] source: SCALER_2_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_2_1_uv__cvdr_rt__sof_vpwr_5     : 1;  /* bit[11-11]: [decoder value: 11] source: SCALER_2_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_4                             : 1;  /* bit[12-12]: [decoder value: 12] source: SCALER_2_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_5                             : 1;  /* bit[13-13]: [decoder value: 13] source: SCALER_2_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_6                             : 1;  /* bit[14-14]: [decoder value: 14] source: SCALER_2_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_7                             : 1;  /* bit[15-15]: [decoder value: 15] source: SCALER_2_2(UV). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__dropped_vpwr_8  : 1;  /* bit[16-16]: [decoder value: 16] source: SCALER_1_1(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_y__cvdr_rt__sof_vpwr_8      : 1;  /* bit[17-17]: [decoder value: 17] source: SCALER_1_1(Y). Description: Video port [x] start of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__dropped_vpwr_9 : 1;  /* bit[18-18]: [decoder value: 18] source: SCALER_1_1(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  scaler_1_1_uv__cvdr_rt__sof_vpwr_9     : 1;  /* bit[19-19]: [decoder value: 19] source: SCALER_1_1(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_8                             : 1;  /* bit[20-20]: [decoder value: 20] source: SCALER_1_2(Y). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_9                             : 1;  /* bit[21-21]: [decoder value: 21] source: SCALER_1_2(Y). Description: Video port [x] start of frame */
        unsigned int  reserved_10                            : 1;  /* bit[22-22]: [decoder value: 22] source: SCALER_1_2(UV). Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_11                            : 1;  /* bit[23-23]: [decoder value: 23] source: SCALER_1_2(UV). Description: Video port [x] start of frame */
        unsigned int  reserved_12                            : 1;  /* bit[24-24]: [decoder value: 24] source: FBCYUV_1. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_13                            : 1;  /* bit[25-25]: [decoder value: 25] source: FBCYUV_1. Description: Video port [x] start of frame */
        unsigned int  reserved_14                            : 1;  /* bit[26-26]: [decoder value: 26] source: FBCYUV_1. Description: Video port [x] end of frame */
        unsigned int  reserved_15                            : 1;  /* bit[27-27]: [decoder value: 27] source: ISP_BE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  reserved_16                            : 1;  /* bit[28-28]: [decoder value: 28] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_17                            : 1;  /* bit[29-29]: [decoder value: 29] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__dropped_vpwr_14     : 1;  /* bit[30-30]: [decoder value: 30] source: OTAP_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_1__cvdr_rt__sof_vpwr_14         : 1;  /* bit[31-31]: [decoder value: 31] source: OTAP_2_1. Description: Video port [x] start of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_START       (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_1__cvdr_rt__dropped_vpwr_0_END         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_1__cvdr_rt__sof_vpwr_0_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_START       (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_2__cvdr_rt__dropped_vpwr_1_END         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_START           (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_1_2__cvdr_rt__sof_vpwr_1_END             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_START   (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_y__cvdr_rt__dropped_vpwr_4_END     (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_START       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_y__cvdr_rt__sof_vpwr_4_END         (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_START  (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_uv__cvdr_rt__dropped_vpwr_5_END    (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_START      (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_2_1_uv__cvdr_rt__sof_vpwr_5_END        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_START   (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_y__cvdr_rt__dropped_vpwr_8_END     (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_y__cvdr_rt__sof_vpwr_8_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_uv__cvdr_rt__dropped_vpwr_9_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_scaler_1_1_uv__cvdr_rt__sof_vpwr_9_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_START      (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_2_1__cvdr_rt__dropped_vpwr_14_END        (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_START          (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_0_otap_2_1__cvdr_rt__sof_vpwr_14_END            (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_UNION
 结构说明  : IRQ_MERGER_IMSC_DEBUG_1 寄存器结构定义。地址偏移量:0x20，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] DEBUG register (bloc 1 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_2_2__cvdr_rt__dropped_vpwr_15        : 1;  /* bit[0-0]  : [decoder value: 32] source: OTAP_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_2__cvdr_rt__sof_vpwr_15            : 1;  /* bit[1-1]  : [decoder value: 33] source: OTAP_2_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__dropped_vpwr_16        : 1;  /* bit[2-2]  : [decoder value: 34] source: ISP_FE_1. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_1__cvdr_rt__sof_vpwr_16            : 1;  /* bit[3-3]  : [decoder value: 35] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__dropped_vpwr_18      : 1;  /* bit[4-4]  : [decoder value: 36] source: FBCRAW_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_1__cvdr_rt__sof_vpwr_18          : 1;  /* bit[5-5]  : [decoder value: 37] source: FBCRAW_2_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__dropped_vpwr_17        : 1;  /* bit[6-6]  : [decoder value: 38] source: ISP_FE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_2__cvdr_rt__sof_vpwr_17            : 1;  /* bit[7-7]  : [decoder value: 39] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__dropped_vpwr_19      : 1;  /* bit[8-8]  : [decoder value: 40] source: FBCRAW_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_2__cvdr_rt__sof_vpwr_19          : 1;  /* bit[9-9]  : [decoder value: 41] source: FBCRAW_2_2. Description: Video port [x] start of frame */
        unsigned int  stat3a_1__cvdr_rt__dropped_vpwr_20        : 1;  /* bit[10-10]: [decoder value: 42] source: STAT3A_1. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_1__cvdr_rt__sof_vpwr_20            : 1;  /* bit[11-11]: [decoder value: 43] source: STAT3A_1. Description: Video port [x] start of frame */
        unsigned int  stat3a_2__cvdr_rt__dropped_vpwr_21        : 1;  /* bit[12-12]: [decoder value: 44] source: STAT3A_2. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_2__cvdr_rt__sof_vpwr_21            : 1;  /* bit[13-13]: [decoder value: 45] source: STAT3A_2. Description: Video port [x] start of frame */
        unsigned int  stream_router_3__cvdr_rt__dropped_vpwr_22 : 1;  /* bit[14-14]: [decoder value: 46] source: STREAM_ROUTER(3). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_3__cvdr_rt__sof_vpwr_22     : 1;  /* bit[15-15]: [decoder value: 47] source: STREAM_ROUTER(3). Description: Video port [x] start of frame */
        unsigned int  stream_router_4__cvdr_rt__dropped_vpwr_23 : 1;  /* bit[16-16]: [decoder value: 48] source: STREAM_ROUTER(4). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_4__cvdr_rt__sof_vpwr_23     : 1;  /* bit[17-17]: [decoder value: 49] source: STREAM_ROUTER(4). Description: Video port [x] start of frame */
        unsigned int  stream_router_5__cvdr_rt__dropped_vpwr_24 : 1;  /* bit[18-18]: [decoder value: 50] source: STREAM_ROUTER(5). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_5__cvdr_rt__sof_vpwr_24     : 1;  /* bit[19-19]: [decoder value: 51] source: STREAM_ROUTER(5). Description: Video port [x] start of frame */
        unsigned int  jpgenc__cvdr_rt__dropped_vpwr_25          : 1;  /* bit[20-20]: [decoder value: 52] source: JPGENC. Description: input frame on Video port [x] is dropped */
        unsigned int  jpgenc__cvdr_rt__sof_vpwr_25              : 1;  /* bit[21-21]: [decoder value: 53] source: JPGENC. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__sof_vprd_0           : 1;  /* bit[22-22]: [decoder value: 54] source: SCALER_1_1. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__eof_vprd_0           : 1;  /* bit[23-23]: [decoder value: 55] source: SCALER_1_1. Description: Video port [x] end of frame */
        unsigned int  reserved_0                                : 1;  /* bit[24-24]: [decoder value: 56] source: SCALER_x_2. Description: Video port [x] start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[25-25]: [decoder value: 57] source: SCALER_x_2. Description: Video port [x] end of frame */
        unsigned int  reserved_2                                : 1;  /* bit[26-26]: [decoder value: 58] source: ISP_BE_1. Description: Video port [x] start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[27-27]: [decoder value: 59] source: ISP_BE_1. Description: Video port [x] end of frame */
        unsigned int  reserved_4                                : 1;  /* bit[28-28]: [decoder value: 60] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_5                                : 1;  /* bit[29-29]: [decoder value: 61] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  itap_1_1__cvdr_rt__sof_vprd_4             : 1;  /* bit[30-30]: [decoder value: 62] source: ITAP_1_1. Description: Video port [x] start of frame */
        unsigned int  itap_1_1__cvdr_rt__eof_vprd_4             : 1;  /* bit[31-31]: [decoder value: 63] source: ITAP_1_1. Description: Video port [x] end of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_START         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_END           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_START             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_END               (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_START         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_END           (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_START             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_END               (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_START       (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_END         (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_START           (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_END             (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_START         (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_END           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_START       (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_END         (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_START         (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_END           (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_START             (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_END               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_START             (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_END               (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_START  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_END    (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_START      (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_END        (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_START  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_END    (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_START      (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_END        (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_START           (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_END             (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_START            (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_END              (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_START            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_END              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_UNION
 结构说明  : IRQ_MERGER_RIS_DEBUG_1 寄存器结构定义。地址偏移量:0x24，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] DEBUG register (bloc 1 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_2_2__cvdr_rt__dropped_vpwr_15        : 1;  /* bit[0-0]  : [decoder value: 32] source: OTAP_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_2__cvdr_rt__sof_vpwr_15            : 1;  /* bit[1-1]  : [decoder value: 33] source: OTAP_2_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__dropped_vpwr_16        : 1;  /* bit[2-2]  : [decoder value: 34] source: ISP_FE_1. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_1__cvdr_rt__sof_vpwr_16            : 1;  /* bit[3-3]  : [decoder value: 35] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__dropped_vpwr_18      : 1;  /* bit[4-4]  : [decoder value: 36] source: FBCRAW_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_1__cvdr_rt__sof_vpwr_18          : 1;  /* bit[5-5]  : [decoder value: 37] source: FBCRAW_2_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__dropped_vpwr_17        : 1;  /* bit[6-6]  : [decoder value: 38] source: ISP_FE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_2__cvdr_rt__sof_vpwr_17            : 1;  /* bit[7-7]  : [decoder value: 39] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__dropped_vpwr_19      : 1;  /* bit[8-8]  : [decoder value: 40] source: FBCRAW_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_2__cvdr_rt__sof_vpwr_19          : 1;  /* bit[9-9]  : [decoder value: 41] source: FBCRAW_2_2. Description: Video port [x] start of frame */
        unsigned int  stat3a_1__cvdr_rt__dropped_vpwr_20        : 1;  /* bit[10-10]: [decoder value: 42] source: STAT3A_1. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_1__cvdr_rt__sof_vpwr_20            : 1;  /* bit[11-11]: [decoder value: 43] source: STAT3A_1. Description: Video port [x] start of frame */
        unsigned int  stat3a_2__cvdr_rt__dropped_vpwr_21        : 1;  /* bit[12-12]: [decoder value: 44] source: STAT3A_2. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_2__cvdr_rt__sof_vpwr_21            : 1;  /* bit[13-13]: [decoder value: 45] source: STAT3A_2. Description: Video port [x] start of frame */
        unsigned int  stream_router_3__cvdr_rt__dropped_vpwr_22 : 1;  /* bit[14-14]: [decoder value: 46] source: STREAM_ROUTER(3). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_3__cvdr_rt__sof_vpwr_22     : 1;  /* bit[15-15]: [decoder value: 47] source: STREAM_ROUTER(3). Description: Video port [x] start of frame */
        unsigned int  stream_router_4__cvdr_rt__dropped_vpwr_23 : 1;  /* bit[16-16]: [decoder value: 48] source: STREAM_ROUTER(4). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_4__cvdr_rt__sof_vpwr_23     : 1;  /* bit[17-17]: [decoder value: 49] source: STREAM_ROUTER(4). Description: Video port [x] start of frame */
        unsigned int  stream_router_5__cvdr_rt__dropped_vpwr_24 : 1;  /* bit[18-18]: [decoder value: 50] source: STREAM_ROUTER(5). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_5__cvdr_rt__sof_vpwr_24     : 1;  /* bit[19-19]: [decoder value: 51] source: STREAM_ROUTER(5). Description: Video port [x] start of frame */
        unsigned int  jpgenc__cvdr_rt__dropped_vpwr_25          : 1;  /* bit[20-20]: [decoder value: 52] source: JPGENC. Description: input frame on Video port [x] is dropped */
        unsigned int  jpgenc__cvdr_rt__sof_vpwr_25              : 1;  /* bit[21-21]: [decoder value: 53] source: JPGENC. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__sof_vprd_0           : 1;  /* bit[22-22]: [decoder value: 54] source: SCALER_1_1. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__eof_vprd_0           : 1;  /* bit[23-23]: [decoder value: 55] source: SCALER_1_1. Description: Video port [x] end of frame */
        unsigned int  reserved_0                                : 1;  /* bit[24-24]: [decoder value: 56] source: SCALER_x_2. Description: Video port [x] start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[25-25]: [decoder value: 57] source: SCALER_x_2. Description: Video port [x] end of frame */
        unsigned int  reserved_2                                : 1;  /* bit[26-26]: [decoder value: 58] source: ISP_BE_1. Description: Video port [x] start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[27-27]: [decoder value: 59] source: ISP_BE_1. Description: Video port [x] end of frame */
        unsigned int  reserved_4                                : 1;  /* bit[28-28]: [decoder value: 60] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_5                                : 1;  /* bit[29-29]: [decoder value: 61] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  itap_1_1__cvdr_rt__sof_vprd_4             : 1;  /* bit[30-30]: [decoder value: 62] source: ITAP_1_1. Description: Video port [x] start of frame */
        unsigned int  itap_1_1__cvdr_rt__eof_vprd_4             : 1;  /* bit[31-31]: [decoder value: 63] source: ITAP_1_1. Description: Video port [x] end of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_START         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_END           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_START             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_END               (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_START         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_END           (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_START             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_END               (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_START       (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_END         (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_START           (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_END             (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_START         (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_END           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_START       (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_END         (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_START         (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_END           (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_START             (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_END               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_START             (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_END               (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_START  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_END    (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_START      (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_END        (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_START  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_END    (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_START      (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_END        (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_START           (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_END             (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_START            (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_END              (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_START            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_END              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_UNION
 结构说明  : IRQ_MERGER_MIS_DEBUG_1 寄存器结构定义。地址偏移量:0x28，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] DEBUG register (bloc 1 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_2_2__cvdr_rt__dropped_vpwr_15        : 1;  /* bit[0-0]  : [decoder value: 32] source: OTAP_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_2__cvdr_rt__sof_vpwr_15            : 1;  /* bit[1-1]  : [decoder value: 33] source: OTAP_2_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__dropped_vpwr_16        : 1;  /* bit[2-2]  : [decoder value: 34] source: ISP_FE_1. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_1__cvdr_rt__sof_vpwr_16            : 1;  /* bit[3-3]  : [decoder value: 35] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__dropped_vpwr_18      : 1;  /* bit[4-4]  : [decoder value: 36] source: FBCRAW_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_1__cvdr_rt__sof_vpwr_18          : 1;  /* bit[5-5]  : [decoder value: 37] source: FBCRAW_2_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__dropped_vpwr_17        : 1;  /* bit[6-6]  : [decoder value: 38] source: ISP_FE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_2__cvdr_rt__sof_vpwr_17            : 1;  /* bit[7-7]  : [decoder value: 39] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__dropped_vpwr_19      : 1;  /* bit[8-8]  : [decoder value: 40] source: FBCRAW_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_2__cvdr_rt__sof_vpwr_19          : 1;  /* bit[9-9]  : [decoder value: 41] source: FBCRAW_2_2. Description: Video port [x] start of frame */
        unsigned int  stat3a_1__cvdr_rt__dropped_vpwr_20        : 1;  /* bit[10-10]: [decoder value: 42] source: STAT3A_1. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_1__cvdr_rt__sof_vpwr_20            : 1;  /* bit[11-11]: [decoder value: 43] source: STAT3A_1. Description: Video port [x] start of frame */
        unsigned int  stat3a_2__cvdr_rt__dropped_vpwr_21        : 1;  /* bit[12-12]: [decoder value: 44] source: STAT3A_2. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_2__cvdr_rt__sof_vpwr_21            : 1;  /* bit[13-13]: [decoder value: 45] source: STAT3A_2. Description: Video port [x] start of frame */
        unsigned int  stream_router_3__cvdr_rt__dropped_vpwr_22 : 1;  /* bit[14-14]: [decoder value: 46] source: STREAM_ROUTER(3). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_3__cvdr_rt__sof_vpwr_22     : 1;  /* bit[15-15]: [decoder value: 47] source: STREAM_ROUTER(3). Description: Video port [x] start of frame */
        unsigned int  stream_router_4__cvdr_rt__dropped_vpwr_23 : 1;  /* bit[16-16]: [decoder value: 48] source: STREAM_ROUTER(4). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_4__cvdr_rt__sof_vpwr_23     : 1;  /* bit[17-17]: [decoder value: 49] source: STREAM_ROUTER(4). Description: Video port [x] start of frame */
        unsigned int  stream_router_5__cvdr_rt__dropped_vpwr_24 : 1;  /* bit[18-18]: [decoder value: 50] source: STREAM_ROUTER(5). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_5__cvdr_rt__sof_vpwr_24     : 1;  /* bit[19-19]: [decoder value: 51] source: STREAM_ROUTER(5). Description: Video port [x] start of frame */
        unsigned int  jpgenc__cvdr_rt__dropped_vpwr_25          : 1;  /* bit[20-20]: [decoder value: 52] source: JPGENC. Description: input frame on Video port [x] is dropped */
        unsigned int  jpgenc__cvdr_rt__sof_vpwr_25              : 1;  /* bit[21-21]: [decoder value: 53] source: JPGENC. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__sof_vprd_0           : 1;  /* bit[22-22]: [decoder value: 54] source: SCALER_1_1. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__eof_vprd_0           : 1;  /* bit[23-23]: [decoder value: 55] source: SCALER_1_1. Description: Video port [x] end of frame */
        unsigned int  reserved_0                                : 1;  /* bit[24-24]: [decoder value: 56] source: SCALER_x_2. Description: Video port [x] start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[25-25]: [decoder value: 57] source: SCALER_x_2. Description: Video port [x] end of frame */
        unsigned int  reserved_2                                : 1;  /* bit[26-26]: [decoder value: 58] source: ISP_BE_1. Description: Video port [x] start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[27-27]: [decoder value: 59] source: ISP_BE_1. Description: Video port [x] end of frame */
        unsigned int  reserved_4                                : 1;  /* bit[28-28]: [decoder value: 60] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_5                                : 1;  /* bit[29-29]: [decoder value: 61] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  itap_1_1__cvdr_rt__sof_vprd_4             : 1;  /* bit[30-30]: [decoder value: 62] source: ITAP_1_1. Description: Video port [x] start of frame */
        unsigned int  itap_1_1__cvdr_rt__eof_vprd_4             : 1;  /* bit[31-31]: [decoder value: 63] source: ITAP_1_1. Description: Video port [x] end of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_START         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_END           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_START             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_END               (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_START         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_END           (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_START             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_END               (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_START       (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_END         (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_START           (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_END             (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_START         (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_END           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_START       (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_END         (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_START         (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_END           (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_START             (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_END               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_START             (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_END               (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_START  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_END    (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_START      (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_END        (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_START  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_END    (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_START      (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_END        (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_START           (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_END             (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_START            (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_END              (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_START            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_END              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_UNION
 结构说明  : IRQ_MERGER_ICR_DEBUG_1 寄存器结构定义。地址偏移量:0x2C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] DEBUG register (bloc 1 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_2_2__cvdr_rt__dropped_vpwr_15        : 1;  /* bit[0-0]  : [decoder value: 32] source: OTAP_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_2__cvdr_rt__sof_vpwr_15            : 1;  /* bit[1-1]  : [decoder value: 33] source: OTAP_2_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__dropped_vpwr_16        : 1;  /* bit[2-2]  : [decoder value: 34] source: ISP_FE_1. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_1__cvdr_rt__sof_vpwr_16            : 1;  /* bit[3-3]  : [decoder value: 35] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__dropped_vpwr_18      : 1;  /* bit[4-4]  : [decoder value: 36] source: FBCRAW_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_1__cvdr_rt__sof_vpwr_18          : 1;  /* bit[5-5]  : [decoder value: 37] source: FBCRAW_2_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__dropped_vpwr_17        : 1;  /* bit[6-6]  : [decoder value: 38] source: ISP_FE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_2__cvdr_rt__sof_vpwr_17            : 1;  /* bit[7-7]  : [decoder value: 39] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__dropped_vpwr_19      : 1;  /* bit[8-8]  : [decoder value: 40] source: FBCRAW_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_2__cvdr_rt__sof_vpwr_19          : 1;  /* bit[9-9]  : [decoder value: 41] source: FBCRAW_2_2. Description: Video port [x] start of frame */
        unsigned int  stat3a_1__cvdr_rt__dropped_vpwr_20        : 1;  /* bit[10-10]: [decoder value: 42] source: STAT3A_1. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_1__cvdr_rt__sof_vpwr_20            : 1;  /* bit[11-11]: [decoder value: 43] source: STAT3A_1. Description: Video port [x] start of frame */
        unsigned int  stat3a_2__cvdr_rt__dropped_vpwr_21        : 1;  /* bit[12-12]: [decoder value: 44] source: STAT3A_2. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_2__cvdr_rt__sof_vpwr_21            : 1;  /* bit[13-13]: [decoder value: 45] source: STAT3A_2. Description: Video port [x] start of frame */
        unsigned int  stream_router_3__cvdr_rt__dropped_vpwr_22 : 1;  /* bit[14-14]: [decoder value: 46] source: STREAM_ROUTER(3). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_3__cvdr_rt__sof_vpwr_22     : 1;  /* bit[15-15]: [decoder value: 47] source: STREAM_ROUTER(3). Description: Video port [x] start of frame */
        unsigned int  stream_router_4__cvdr_rt__dropped_vpwr_23 : 1;  /* bit[16-16]: [decoder value: 48] source: STREAM_ROUTER(4). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_4__cvdr_rt__sof_vpwr_23     : 1;  /* bit[17-17]: [decoder value: 49] source: STREAM_ROUTER(4). Description: Video port [x] start of frame */
        unsigned int  stream_router_5__cvdr_rt__dropped_vpwr_24 : 1;  /* bit[18-18]: [decoder value: 50] source: STREAM_ROUTER(5). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_5__cvdr_rt__sof_vpwr_24     : 1;  /* bit[19-19]: [decoder value: 51] source: STREAM_ROUTER(5). Description: Video port [x] start of frame */
        unsigned int  jpgenc__cvdr_rt__dropped_vpwr_25          : 1;  /* bit[20-20]: [decoder value: 52] source: JPGENC. Description: input frame on Video port [x] is dropped */
        unsigned int  jpgenc__cvdr_rt__sof_vpwr_25              : 1;  /* bit[21-21]: [decoder value: 53] source: JPGENC. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__sof_vprd_0           : 1;  /* bit[22-22]: [decoder value: 54] source: SCALER_1_1. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__eof_vprd_0           : 1;  /* bit[23-23]: [decoder value: 55] source: SCALER_1_1. Description: Video port [x] end of frame */
        unsigned int  reserved_0                                : 1;  /* bit[24-24]: [decoder value: 56] source: SCALER_x_2. Description: Video port [x] start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[25-25]: [decoder value: 57] source: SCALER_x_2. Description: Video port [x] end of frame */
        unsigned int  reserved_2                                : 1;  /* bit[26-26]: [decoder value: 58] source: ISP_BE_1. Description: Video port [x] start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[27-27]: [decoder value: 59] source: ISP_BE_1. Description: Video port [x] end of frame */
        unsigned int  reserved_4                                : 1;  /* bit[28-28]: [decoder value: 60] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_5                                : 1;  /* bit[29-29]: [decoder value: 61] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  itap_1_1__cvdr_rt__sof_vprd_4             : 1;  /* bit[30-30]: [decoder value: 62] source: ITAP_1_1. Description: Video port [x] start of frame */
        unsigned int  itap_1_1__cvdr_rt__eof_vprd_4             : 1;  /* bit[31-31]: [decoder value: 63] source: ITAP_1_1. Description: Video port [x] end of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_START         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_END           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_START             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_END               (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_START         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_END           (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_START             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_END               (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_START       (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_END         (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_START           (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_END             (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_START         (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_END           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_START       (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_END         (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_START         (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_END           (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_START             (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_END               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_START             (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_END               (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_START  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_END    (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_START      (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_END        (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_START  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_END    (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_START      (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_END        (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_START           (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_END             (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_START            (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_END              (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_START            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_END              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_UNION
 结构说明  : IRQ_MERGER_ISR_DEBUG_1 寄存器结构定义。地址偏移量:0x30，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] DEBUG register (bloc 1 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_2_2__cvdr_rt__dropped_vpwr_15        : 1;  /* bit[0-0]  : [decoder value: 32] source: OTAP_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  otap_2_2__cvdr_rt__sof_vpwr_15            : 1;  /* bit[1-1]  : [decoder value: 33] source: OTAP_2_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__dropped_vpwr_16        : 1;  /* bit[2-2]  : [decoder value: 34] source: ISP_FE_1. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_1__cvdr_rt__sof_vpwr_16            : 1;  /* bit[3-3]  : [decoder value: 35] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__dropped_vpwr_18      : 1;  /* bit[4-4]  : [decoder value: 36] source: FBCRAW_2_1. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_1__cvdr_rt__sof_vpwr_18          : 1;  /* bit[5-5]  : [decoder value: 37] source: FBCRAW_2_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__dropped_vpwr_17        : 1;  /* bit[6-6]  : [decoder value: 38] source: ISP_FE_2. Description: input frame on Video port [x] is dropped */
        unsigned int  isp_fe_2__cvdr_rt__sof_vpwr_17            : 1;  /* bit[7-7]  : [decoder value: 39] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__dropped_vpwr_19      : 1;  /* bit[8-8]  : [decoder value: 40] source: FBCRAW_2_2. Description: input frame on Video port [x] is dropped */
        unsigned int  fbcraw_2_2__cvdr_rt__sof_vpwr_19          : 1;  /* bit[9-9]  : [decoder value: 41] source: FBCRAW_2_2. Description: Video port [x] start of frame */
        unsigned int  stat3a_1__cvdr_rt__dropped_vpwr_20        : 1;  /* bit[10-10]: [decoder value: 42] source: STAT3A_1. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_1__cvdr_rt__sof_vpwr_20            : 1;  /* bit[11-11]: [decoder value: 43] source: STAT3A_1. Description: Video port [x] start of frame */
        unsigned int  stat3a_2__cvdr_rt__dropped_vpwr_21        : 1;  /* bit[12-12]: [decoder value: 44] source: STAT3A_2. Description: input frame on Video port [x] is dropped */
        unsigned int  stat3a_2__cvdr_rt__sof_vpwr_21            : 1;  /* bit[13-13]: [decoder value: 45] source: STAT3A_2. Description: Video port [x] start of frame */
        unsigned int  stream_router_3__cvdr_rt__dropped_vpwr_22 : 1;  /* bit[14-14]: [decoder value: 46] source: STREAM_ROUTER(3). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_3__cvdr_rt__sof_vpwr_22     : 1;  /* bit[15-15]: [decoder value: 47] source: STREAM_ROUTER(3). Description: Video port [x] start of frame */
        unsigned int  stream_router_4__cvdr_rt__dropped_vpwr_23 : 1;  /* bit[16-16]: [decoder value: 48] source: STREAM_ROUTER(4). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_4__cvdr_rt__sof_vpwr_23     : 1;  /* bit[17-17]: [decoder value: 49] source: STREAM_ROUTER(4). Description: Video port [x] start of frame */
        unsigned int  stream_router_5__cvdr_rt__dropped_vpwr_24 : 1;  /* bit[18-18]: [decoder value: 50] source: STREAM_ROUTER(5). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_5__cvdr_rt__sof_vpwr_24     : 1;  /* bit[19-19]: [decoder value: 51] source: STREAM_ROUTER(5). Description: Video port [x] start of frame */
        unsigned int  jpgenc__cvdr_rt__dropped_vpwr_25          : 1;  /* bit[20-20]: [decoder value: 52] source: JPGENC. Description: input frame on Video port [x] is dropped */
        unsigned int  jpgenc__cvdr_rt__sof_vpwr_25              : 1;  /* bit[21-21]: [decoder value: 53] source: JPGENC. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__sof_vprd_0           : 1;  /* bit[22-22]: [decoder value: 54] source: SCALER_1_1. Description: Video port [x] start of frame */
        unsigned int  scaler_1_1__cvdr_rt__eof_vprd_0           : 1;  /* bit[23-23]: [decoder value: 55] source: SCALER_1_1. Description: Video port [x] end of frame */
        unsigned int  reserved_0                                : 1;  /* bit[24-24]: [decoder value: 56] source: SCALER_x_2. Description: Video port [x] start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[25-25]: [decoder value: 57] source: SCALER_x_2. Description: Video port [x] end of frame */
        unsigned int  reserved_2                                : 1;  /* bit[26-26]: [decoder value: 58] source: ISP_BE_1. Description: Video port [x] start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[27-27]: [decoder value: 59] source: ISP_BE_1. Description: Video port [x] end of frame */
        unsigned int  reserved_4                                : 1;  /* bit[28-28]: [decoder value: 60] source: ISP_BE_2. Description: Video port [x] start of frame */
        unsigned int  reserved_5                                : 1;  /* bit[29-29]: [decoder value: 61] source: ISP_BE_2. Description: Video port [x] end of frame */
        unsigned int  itap_1_1__cvdr_rt__sof_vprd_4             : 1;  /* bit[30-30]: [decoder value: 62] source: ITAP_1_1. Description: Video port [x] start of frame */
        unsigned int  itap_1_1__cvdr_rt__eof_vprd_4             : 1;  /* bit[31-31]: [decoder value: 63] source: ITAP_1_1. Description: Video port [x] end of frame */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_START         (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_otap_2_2__cvdr_rt__dropped_vpwr_15_END           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_START             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_otap_2_2__cvdr_rt__sof_vpwr_15_END               (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_START         (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_1__cvdr_rt__dropped_vpwr_16_END           (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_START             (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_1__cvdr_rt__sof_vpwr_16_END               (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_START       (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_1__cvdr_rt__dropped_vpwr_18_END         (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_START           (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_1__cvdr_rt__sof_vpwr_18_END             (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_START         (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_2__cvdr_rt__dropped_vpwr_17_END           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_isp_fe_2__cvdr_rt__sof_vpwr_17_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_START       (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_2__cvdr_rt__dropped_vpwr_19_END         (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_fbcraw_2_2__cvdr_rt__sof_vpwr_19_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_START         (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_1__cvdr_rt__dropped_vpwr_20_END           (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_START             (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_1__cvdr_rt__sof_vpwr_20_END               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_2__cvdr_rt__dropped_vpwr_21_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_START             (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stat3a_2__cvdr_rt__sof_vpwr_21_END               (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_START  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_3__cvdr_rt__dropped_vpwr_22_END    (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_START      (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_3__cvdr_rt__sof_vpwr_22_END        (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_START  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_4__cvdr_rt__dropped_vpwr_23_END    (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_START      (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_4__cvdr_rt__sof_vpwr_23_END        (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_5__cvdr_rt__dropped_vpwr_24_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_START      (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_stream_router_5__cvdr_rt__sof_vpwr_24_END        (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_START           (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_jpgenc__cvdr_rt__dropped_vpwr_25_END             (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_jpgenc__cvdr_rt__sof_vpwr_25_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_START            (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_scaler_1_1__cvdr_rt__sof_vprd_0_END              (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_START            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_scaler_1_1__cvdr_rt__eof_vprd_0_END              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_itap_1_1__cvdr_rt__sof_vprd_4_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_1_itap_1_1__cvdr_rt__eof_vprd_4_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_UNION
 结构说明  : IRQ_MERGER_IMSC_DEBUG_2 寄存器结构定义。地址偏移量:0x40，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] DEBUG register (bloc 2 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  itap_2_1__cvdr_rt__sof_vprd_5 : 1;  /* bit[0-0]  : [decoder value: 64] source: ITAP_2_1. Description: Video port [x] start of frame */
        unsigned int  itap_2_1__cvdr_rt__eof_vprd_5 : 1;  /* bit[1-1]  : [decoder value: 65] source: ITAP_2_1. Description: Video port [x] end of frame */
        unsigned int  itap_1_2__cvdr_rt__sof_vprd_6 : 1;  /* bit[2-2]  : [decoder value: 66] source: ITAP_1_2. Description: Video port [x] start of frame */
        unsigned int  itap_1_2__cvdr_rt__eof_vprd_6 : 1;  /* bit[3-3]  : [decoder value: 67] source: ITAP_1_2. Description: Video port [x] end of frame */
        unsigned int  itap_2_2__cvdr_rt__sof_vprd_7 : 1;  /* bit[4-4]  : [decoder value: 68] source: ITAP_2_2. Description: Video port [x] start of frame */
        unsigned int  itap_2_2__cvdr_rt__eof_vprd_7 : 1;  /* bit[5-5]  : [decoder value: 69] source: ITAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__sof_vprd_8 : 1;  /* bit[6-6]  : [decoder value: 70] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vprd_8 : 1;  /* bit[7-7]  : [decoder value: 71] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__sof_vprd_9 : 1;  /* bit[8-8]  : [decoder value: 72] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vprd_9 : 1;  /* bit[9-9]  : [decoder value: 73] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                    : 1;  /* bit[10-10]: [decoder value: 74] source: NA. Description: First pixel of a frame received on pipe 1 */
        unsigned int  reserved_1                    : 1;  /* bit[11-11]: [decoder value: 75] source: NA. Description: First pixel of a frame received on pipe 2 */
        unsigned int  scaler_1_1__start_of_frame    : 1;  /* bit[12-12]: [decoder value: 76] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_1_1__end_of_rescale    : 1;  /* bit[13-13]: [decoder value: 77] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  scaler_2_1__start_of_frame    : 1;  /* bit[14-14]: [decoder value: 78] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_2_1__end_of_rescale    : 1;  /* bit[15-15]: [decoder value: 79] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_2                    : 1;  /* bit[16-16]: [decoder value: 80] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_3                    : 1;  /* bit[17-17]: [decoder value: 81] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_4                    : 1;  /* bit[18-18]: [decoder value: 82] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_5                    : 1;  /* bit[19-19]: [decoder value: 83] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_6                    : 1;  /* bit[20-20]: [decoder value: 84] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  stream_router__eol_0          : 1;  /* bit[21-21]: [decoder value: 85] source: NA. Description: End of line count interrupt events */
        unsigned int  stream_router__eol_1          : 1;  /* bit[22-22]: [decoder value: 86] source: NA. Description: End of line count interrupt events */
        unsigned int  bas_1__start_of_frame         : 1;  /* bit[23-23]: [decoder value: 87] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_1__end_of_frame           : 1;  /* bit[24-24]: [decoder value: 88] source: NA. Description: Last pixel of a frame received */
        unsigned int  bas_2__start_of_frame         : 1;  /* bit[25-25]: [decoder value: 89] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_2__end_of_frame           : 1;  /* bit[26-26]: [decoder value: 90] source: NA. Description: Last pixel of a frame received */
        unsigned int  reserved_7                    : 1;  /* bit[27-27]: [decoder value: 91] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_8                    : 1;  /* bit[28-28]: [decoder value: 92] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_9                    : 1;  /* bit[29-29]: [decoder value: 93] source: NA. Description: Frame compressed */
        unsigned int  reserved_10                   : 1;  /* bit[30-30]: [decoder value: 94] source: NA. Description: Frame compressed */
        unsigned int  fbdraw_1__fbd_done            : 1;  /* bit[31-31]: [decoder value: 95] source: NA. Description: Frame uncompressed */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_START  (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_END    (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_START  (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_END    (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_START  (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_END    (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_1_1__start_of_frame_START     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_1_1__start_of_frame_END       (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_1_1__end_of_rescale_START     (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_1_1__end_of_rescale_END       (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_2_1__start_of_frame_START     (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_2_1__start_of_frame_END       (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_2_1__end_of_rescale_START     (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_scaler_2_1__end_of_rescale_END       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_stream_router__eol_0_START           (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_stream_router__eol_0_END             (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_stream_router__eol_1_START           (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_stream_router__eol_1_END             (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_1__start_of_frame_START          (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_1__start_of_frame_END            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_1__end_of_frame_START            (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_1__end_of_frame_END              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_2__start_of_frame_START          (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_2__start_of_frame_END            (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_2__end_of_frame_START            (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_bas_2__end_of_frame_END              (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_fbdraw_1__fbd_done_START             (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_2_fbdraw_1__fbd_done_END               (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_UNION
 结构说明  : IRQ_MERGER_RIS_DEBUG_2 寄存器结构定义。地址偏移量:0x44，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] DEBUG register (bloc 2 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  itap_2_1__cvdr_rt__sof_vprd_5 : 1;  /* bit[0-0]  : [decoder value: 64] source: ITAP_2_1. Description: Video port [x] start of frame */
        unsigned int  itap_2_1__cvdr_rt__eof_vprd_5 : 1;  /* bit[1-1]  : [decoder value: 65] source: ITAP_2_1. Description: Video port [x] end of frame */
        unsigned int  itap_1_2__cvdr_rt__sof_vprd_6 : 1;  /* bit[2-2]  : [decoder value: 66] source: ITAP_1_2. Description: Video port [x] start of frame */
        unsigned int  itap_1_2__cvdr_rt__eof_vprd_6 : 1;  /* bit[3-3]  : [decoder value: 67] source: ITAP_1_2. Description: Video port [x] end of frame */
        unsigned int  itap_2_2__cvdr_rt__sof_vprd_7 : 1;  /* bit[4-4]  : [decoder value: 68] source: ITAP_2_2. Description: Video port [x] start of frame */
        unsigned int  itap_2_2__cvdr_rt__eof_vprd_7 : 1;  /* bit[5-5]  : [decoder value: 69] source: ITAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__sof_vprd_8 : 1;  /* bit[6-6]  : [decoder value: 70] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vprd_8 : 1;  /* bit[7-7]  : [decoder value: 71] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__sof_vprd_9 : 1;  /* bit[8-8]  : [decoder value: 72] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vprd_9 : 1;  /* bit[9-9]  : [decoder value: 73] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                    : 1;  /* bit[10-10]: [decoder value: 74] source: NA. Description: First pixel of a frame received on pipe 1 */
        unsigned int  reserved_1                    : 1;  /* bit[11-11]: [decoder value: 75] source: NA. Description: First pixel of a frame received on pipe 2 */
        unsigned int  scaler_1_1__start_of_frame    : 1;  /* bit[12-12]: [decoder value: 76] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_1_1__end_of_rescale    : 1;  /* bit[13-13]: [decoder value: 77] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  scaler_2_1__start_of_frame    : 1;  /* bit[14-14]: [decoder value: 78] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_2_1__end_of_rescale    : 1;  /* bit[15-15]: [decoder value: 79] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_2                    : 1;  /* bit[16-16]: [decoder value: 80] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_3                    : 1;  /* bit[17-17]: [decoder value: 81] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_4                    : 1;  /* bit[18-18]: [decoder value: 82] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_5                    : 1;  /* bit[19-19]: [decoder value: 83] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_6                    : 1;  /* bit[20-20]: [decoder value: 84] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  stream_router__eol_0          : 1;  /* bit[21-21]: [decoder value: 85] source: NA. Description: End of line count interrupt events */
        unsigned int  stream_router__eol_1          : 1;  /* bit[22-22]: [decoder value: 86] source: NA. Description: End of line count interrupt events */
        unsigned int  bas_1__start_of_frame         : 1;  /* bit[23-23]: [decoder value: 87] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_1__end_of_frame           : 1;  /* bit[24-24]: [decoder value: 88] source: NA. Description: Last pixel of a frame received */
        unsigned int  bas_2__start_of_frame         : 1;  /* bit[25-25]: [decoder value: 89] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_2__end_of_frame           : 1;  /* bit[26-26]: [decoder value: 90] source: NA. Description: Last pixel of a frame received */
        unsigned int  reserved_7                    : 1;  /* bit[27-27]: [decoder value: 91] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_8                    : 1;  /* bit[28-28]: [decoder value: 92] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_9                    : 1;  /* bit[29-29]: [decoder value: 93] source: NA. Description: Frame compressed */
        unsigned int  reserved_10                   : 1;  /* bit[30-30]: [decoder value: 94] source: NA. Description: Frame compressed */
        unsigned int  fbdraw_1__fbd_done            : 1;  /* bit[31-31]: [decoder value: 95] source: NA. Description: Frame uncompressed */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_START  (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_END    (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_START  (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_END    (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_START  (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_END    (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_1_1__start_of_frame_START     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_1_1__start_of_frame_END       (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_1_1__end_of_rescale_START     (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_1_1__end_of_rescale_END       (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_2_1__start_of_frame_START     (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_2_1__start_of_frame_END       (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_2_1__end_of_rescale_START     (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_scaler_2_1__end_of_rescale_END       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_stream_router__eol_0_START           (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_stream_router__eol_0_END             (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_stream_router__eol_1_START           (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_stream_router__eol_1_END             (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_1__start_of_frame_START          (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_1__start_of_frame_END            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_1__end_of_frame_START            (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_1__end_of_frame_END              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_2__start_of_frame_START          (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_2__start_of_frame_END            (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_2__end_of_frame_START            (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_bas_2__end_of_frame_END              (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_fbdraw_1__fbd_done_START             (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_2_fbdraw_1__fbd_done_END               (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_UNION
 结构说明  : IRQ_MERGER_MIS_DEBUG_2 寄存器结构定义。地址偏移量:0x48，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] DEBUG register (bloc 2 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  itap_2_1__cvdr_rt__sof_vprd_5 : 1;  /* bit[0-0]  : [decoder value: 64] source: ITAP_2_1. Description: Video port [x] start of frame */
        unsigned int  itap_2_1__cvdr_rt__eof_vprd_5 : 1;  /* bit[1-1]  : [decoder value: 65] source: ITAP_2_1. Description: Video port [x] end of frame */
        unsigned int  itap_1_2__cvdr_rt__sof_vprd_6 : 1;  /* bit[2-2]  : [decoder value: 66] source: ITAP_1_2. Description: Video port [x] start of frame */
        unsigned int  itap_1_2__cvdr_rt__eof_vprd_6 : 1;  /* bit[3-3]  : [decoder value: 67] source: ITAP_1_2. Description: Video port [x] end of frame */
        unsigned int  itap_2_2__cvdr_rt__sof_vprd_7 : 1;  /* bit[4-4]  : [decoder value: 68] source: ITAP_2_2. Description: Video port [x] start of frame */
        unsigned int  itap_2_2__cvdr_rt__eof_vprd_7 : 1;  /* bit[5-5]  : [decoder value: 69] source: ITAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__sof_vprd_8 : 1;  /* bit[6-6]  : [decoder value: 70] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vprd_8 : 1;  /* bit[7-7]  : [decoder value: 71] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__sof_vprd_9 : 1;  /* bit[8-8]  : [decoder value: 72] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vprd_9 : 1;  /* bit[9-9]  : [decoder value: 73] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                    : 1;  /* bit[10-10]: [decoder value: 74] source: NA. Description: First pixel of a frame received on pipe 1 */
        unsigned int  reserved_1                    : 1;  /* bit[11-11]: [decoder value: 75] source: NA. Description: First pixel of a frame received on pipe 2 */
        unsigned int  scaler_1_1__start_of_frame    : 1;  /* bit[12-12]: [decoder value: 76] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_1_1__end_of_rescale    : 1;  /* bit[13-13]: [decoder value: 77] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  scaler_2_1__start_of_frame    : 1;  /* bit[14-14]: [decoder value: 78] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_2_1__end_of_rescale    : 1;  /* bit[15-15]: [decoder value: 79] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_2                    : 1;  /* bit[16-16]: [decoder value: 80] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_3                    : 1;  /* bit[17-17]: [decoder value: 81] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_4                    : 1;  /* bit[18-18]: [decoder value: 82] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_5                    : 1;  /* bit[19-19]: [decoder value: 83] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_6                    : 1;  /* bit[20-20]: [decoder value: 84] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  stream_router__eol_0          : 1;  /* bit[21-21]: [decoder value: 85] source: NA. Description: End of line count interrupt events */
        unsigned int  stream_router__eol_1          : 1;  /* bit[22-22]: [decoder value: 86] source: NA. Description: End of line count interrupt events */
        unsigned int  bas_1__start_of_frame         : 1;  /* bit[23-23]: [decoder value: 87] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_1__end_of_frame           : 1;  /* bit[24-24]: [decoder value: 88] source: NA. Description: Last pixel of a frame received */
        unsigned int  bas_2__start_of_frame         : 1;  /* bit[25-25]: [decoder value: 89] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_2__end_of_frame           : 1;  /* bit[26-26]: [decoder value: 90] source: NA. Description: Last pixel of a frame received */
        unsigned int  reserved_7                    : 1;  /* bit[27-27]: [decoder value: 91] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_8                    : 1;  /* bit[28-28]: [decoder value: 92] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_9                    : 1;  /* bit[29-29]: [decoder value: 93] source: NA. Description: Frame compressed */
        unsigned int  reserved_10                   : 1;  /* bit[30-30]: [decoder value: 94] source: NA. Description: Frame compressed */
        unsigned int  fbdraw_1__fbd_done            : 1;  /* bit[31-31]: [decoder value: 95] source: NA. Description: Frame uncompressed */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_START  (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_END    (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_START  (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_END    (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_START  (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_END    (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_1_1__start_of_frame_START     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_1_1__start_of_frame_END       (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_1_1__end_of_rescale_START     (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_1_1__end_of_rescale_END       (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_2_1__start_of_frame_START     (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_2_1__start_of_frame_END       (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_2_1__end_of_rescale_START     (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_scaler_2_1__end_of_rescale_END       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_stream_router__eol_0_START           (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_stream_router__eol_0_END             (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_stream_router__eol_1_START           (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_stream_router__eol_1_END             (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_1__start_of_frame_START          (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_1__start_of_frame_END            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_1__end_of_frame_START            (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_1__end_of_frame_END              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_2__start_of_frame_START          (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_2__start_of_frame_END            (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_2__end_of_frame_START            (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_bas_2__end_of_frame_END              (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_fbdraw_1__fbd_done_START             (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_2_fbdraw_1__fbd_done_END               (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_UNION
 结构说明  : IRQ_MERGER_ICR_DEBUG_2 寄存器结构定义。地址偏移量:0x4C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] DEBUG register (bloc 2 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  itap_2_1__cvdr_rt__sof_vprd_5 : 1;  /* bit[0-0]  : [decoder value: 64] source: ITAP_2_1. Description: Video port [x] start of frame */
        unsigned int  itap_2_1__cvdr_rt__eof_vprd_5 : 1;  /* bit[1-1]  : [decoder value: 65] source: ITAP_2_1. Description: Video port [x] end of frame */
        unsigned int  itap_1_2__cvdr_rt__sof_vprd_6 : 1;  /* bit[2-2]  : [decoder value: 66] source: ITAP_1_2. Description: Video port [x] start of frame */
        unsigned int  itap_1_2__cvdr_rt__eof_vprd_6 : 1;  /* bit[3-3]  : [decoder value: 67] source: ITAP_1_2. Description: Video port [x] end of frame */
        unsigned int  itap_2_2__cvdr_rt__sof_vprd_7 : 1;  /* bit[4-4]  : [decoder value: 68] source: ITAP_2_2. Description: Video port [x] start of frame */
        unsigned int  itap_2_2__cvdr_rt__eof_vprd_7 : 1;  /* bit[5-5]  : [decoder value: 69] source: ITAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__sof_vprd_8 : 1;  /* bit[6-6]  : [decoder value: 70] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vprd_8 : 1;  /* bit[7-7]  : [decoder value: 71] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__sof_vprd_9 : 1;  /* bit[8-8]  : [decoder value: 72] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vprd_9 : 1;  /* bit[9-9]  : [decoder value: 73] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                    : 1;  /* bit[10-10]: [decoder value: 74] source: NA. Description: First pixel of a frame received on pipe 1 */
        unsigned int  reserved_1                    : 1;  /* bit[11-11]: [decoder value: 75] source: NA. Description: First pixel of a frame received on pipe 2 */
        unsigned int  scaler_1_1__start_of_frame    : 1;  /* bit[12-12]: [decoder value: 76] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_1_1__end_of_rescale    : 1;  /* bit[13-13]: [decoder value: 77] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  scaler_2_1__start_of_frame    : 1;  /* bit[14-14]: [decoder value: 78] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_2_1__end_of_rescale    : 1;  /* bit[15-15]: [decoder value: 79] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_2                    : 1;  /* bit[16-16]: [decoder value: 80] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_3                    : 1;  /* bit[17-17]: [decoder value: 81] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_4                    : 1;  /* bit[18-18]: [decoder value: 82] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_5                    : 1;  /* bit[19-19]: [decoder value: 83] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_6                    : 1;  /* bit[20-20]: [decoder value: 84] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  stream_router__eol_0          : 1;  /* bit[21-21]: [decoder value: 85] source: NA. Description: End of line count interrupt events */
        unsigned int  stream_router__eol_1          : 1;  /* bit[22-22]: [decoder value: 86] source: NA. Description: End of line count interrupt events */
        unsigned int  bas_1__start_of_frame         : 1;  /* bit[23-23]: [decoder value: 87] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_1__end_of_frame           : 1;  /* bit[24-24]: [decoder value: 88] source: NA. Description: Last pixel of a frame received */
        unsigned int  bas_2__start_of_frame         : 1;  /* bit[25-25]: [decoder value: 89] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_2__end_of_frame           : 1;  /* bit[26-26]: [decoder value: 90] source: NA. Description: Last pixel of a frame received */
        unsigned int  reserved_7                    : 1;  /* bit[27-27]: [decoder value: 91] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_8                    : 1;  /* bit[28-28]: [decoder value: 92] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_9                    : 1;  /* bit[29-29]: [decoder value: 93] source: NA. Description: Frame compressed */
        unsigned int  reserved_10                   : 1;  /* bit[30-30]: [decoder value: 94] source: NA. Description: Frame compressed */
        unsigned int  fbdraw_1__fbd_done            : 1;  /* bit[31-31]: [decoder value: 95] source: NA. Description: Frame uncompressed */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_START  (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_END    (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_START  (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_END    (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_START  (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_END    (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_1_1__start_of_frame_START     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_1_1__start_of_frame_END       (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_1_1__end_of_rescale_START     (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_1_1__end_of_rescale_END       (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_2_1__start_of_frame_START     (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_2_1__start_of_frame_END       (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_2_1__end_of_rescale_START     (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_scaler_2_1__end_of_rescale_END       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_stream_router__eol_0_START           (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_stream_router__eol_0_END             (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_stream_router__eol_1_START           (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_stream_router__eol_1_END             (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_1__start_of_frame_START          (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_1__start_of_frame_END            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_1__end_of_frame_START            (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_1__end_of_frame_END              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_2__start_of_frame_START          (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_2__start_of_frame_END            (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_2__end_of_frame_START            (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_bas_2__end_of_frame_END              (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_fbdraw_1__fbd_done_START             (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_2_fbdraw_1__fbd_done_END               (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_UNION
 结构说明  : IRQ_MERGER_ISR_DEBUG_2 寄存器结构定义。地址偏移量:0x50，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] DEBUG register (bloc 2 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  itap_2_1__cvdr_rt__sof_vprd_5 : 1;  /* bit[0-0]  : [decoder value: 64] source: ITAP_2_1. Description: Video port [x] start of frame */
        unsigned int  itap_2_1__cvdr_rt__eof_vprd_5 : 1;  /* bit[1-1]  : [decoder value: 65] source: ITAP_2_1. Description: Video port [x] end of frame */
        unsigned int  itap_1_2__cvdr_rt__sof_vprd_6 : 1;  /* bit[2-2]  : [decoder value: 66] source: ITAP_1_2. Description: Video port [x] start of frame */
        unsigned int  itap_1_2__cvdr_rt__eof_vprd_6 : 1;  /* bit[3-3]  : [decoder value: 67] source: ITAP_1_2. Description: Video port [x] end of frame */
        unsigned int  itap_2_2__cvdr_rt__sof_vprd_7 : 1;  /* bit[4-4]  : [decoder value: 68] source: ITAP_2_2. Description: Video port [x] start of frame */
        unsigned int  itap_2_2__cvdr_rt__eof_vprd_7 : 1;  /* bit[5-5]  : [decoder value: 69] source: ITAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__sof_vprd_8 : 1;  /* bit[6-6]  : [decoder value: 70] source: ISP_FE_1. Description: Video port [x] start of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vprd_8 : 1;  /* bit[7-7]  : [decoder value: 71] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__sof_vprd_9 : 1;  /* bit[8-8]  : [decoder value: 72] source: ISP_FE_2. Description: Video port [x] start of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vprd_9 : 1;  /* bit[9-9]  : [decoder value: 73] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                    : 1;  /* bit[10-10]: [decoder value: 74] source: NA. Description: First pixel of a frame received on pipe 1 */
        unsigned int  reserved_1                    : 1;  /* bit[11-11]: [decoder value: 75] source: NA. Description: First pixel of a frame received on pipe 2 */
        unsigned int  scaler_1_1__start_of_frame    : 1;  /* bit[12-12]: [decoder value: 76] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_1_1__end_of_rescale    : 1;  /* bit[13-13]: [decoder value: 77] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  scaler_2_1__start_of_frame    : 1;  /* bit[14-14]: [decoder value: 78] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  scaler_2_1__end_of_rescale    : 1;  /* bit[15-15]: [decoder value: 79] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_2                    : 1;  /* bit[16-16]: [decoder value: 80] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_3                    : 1;  /* bit[17-17]: [decoder value: 81] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_4                    : 1;  /* bit[18-18]: [decoder value: 82] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  reserved_5                    : 1;  /* bit[19-19]: [decoder value: 83] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  reserved_6                    : 1;  /* bit[20-20]: [decoder value: 84] source: NA. Description: It is set when the first pixel of the frame is received by the YUVScaler. */
        unsigned int  stream_router__eol_0          : 1;  /* bit[21-21]: [decoder value: 85] source: NA. Description: End of line count interrupt events */
        unsigned int  stream_router__eol_1          : 1;  /* bit[22-22]: [decoder value: 86] source: NA. Description: End of line count interrupt events */
        unsigned int  bas_1__start_of_frame         : 1;  /* bit[23-23]: [decoder value: 87] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_1__end_of_frame           : 1;  /* bit[24-24]: [decoder value: 88] source: NA. Description: Last pixel of a frame received */
        unsigned int  bas_2__start_of_frame         : 1;  /* bit[25-25]: [decoder value: 89] source: NA. Description: First pixel of a frame received */
        unsigned int  bas_2__end_of_frame           : 1;  /* bit[26-26]: [decoder value: 90] source: NA. Description: Last pixel of a frame received */
        unsigned int  reserved_7                    : 1;  /* bit[27-27]: [decoder value: 91] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_8                    : 1;  /* bit[28-28]: [decoder value: 92] source: NA. Description: "pic size violation occurred */
        unsigned int  reserved_9                    : 1;  /* bit[29-29]: [decoder value: 93] source: NA. Description: Frame compressed */
        unsigned int  reserved_10                   : 1;  /* bit[30-30]: [decoder value: 94] source: NA. Description: Frame compressed */
        unsigned int  fbdraw_1__fbd_done            : 1;  /* bit[31-31]: [decoder value: 95] source: NA. Description: Frame uncompressed */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_1__cvdr_rt__sof_vprd_5_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_1__cvdr_rt__eof_vprd_5_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_1_2__cvdr_rt__sof_vprd_6_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_1_2__cvdr_rt__eof_vprd_6_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_2__cvdr_rt__sof_vprd_7_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_START  (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_itap_2_2__cvdr_rt__eof_vprd_7_END    (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_START  (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_1__cvdr_rt__sof_vprd_8_END    (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_START  (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_1__cvdr_rt__eof_vprd_8_END    (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_2__cvdr_rt__sof_vprd_9_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_isp_fe_2__cvdr_rt__eof_vprd_9_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_1_1__start_of_frame_START     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_1_1__start_of_frame_END       (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_1_1__end_of_rescale_START     (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_1_1__end_of_rescale_END       (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_2_1__start_of_frame_START     (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_2_1__start_of_frame_END       (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_2_1__end_of_rescale_START     (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_scaler_2_1__end_of_rescale_END       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_stream_router__eol_0_START           (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_stream_router__eol_0_END             (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_stream_router__eol_1_START           (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_stream_router__eol_1_END             (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_1__start_of_frame_START          (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_1__start_of_frame_END            (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_1__end_of_frame_START            (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_1__end_of_frame_END              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_2__start_of_frame_START          (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_2__start_of_frame_END            (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_2__end_of_frame_START            (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_bas_2__end_of_frame_END              (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_fbdraw_1__fbd_done_START             (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_2_fbdraw_1__fbd_done_END               (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_UNION
 结构说明  : IRQ_MERGER_IMSC_DEBUG_3 寄存器结构定义。地址偏移量:0x60，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] DEBUG register (bloc 3 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                                : 1;  /* bit[0-0]  : [decoder value: 96] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_1                                : 1;  /* bit[1-1]  : [decoder value: 97] source: NA. Description: Frame compressed */
        unsigned int  reserved_2                                : 1;  /* bit[2-2]  : [decoder value: 98] source: NA. Description: Frame compressed */
        unsigned int  reserved_3                                : 1;  /* bit[3-3]  : [decoder value: 99] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_4                                : 1;  /* bit[4-4]  : [decoder value: 100] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_5                                : 1;  /* bit[5-5]  : [decoder value: 101] source: NA. Description: indicates end of filtering */
        unsigned int  flash__flash_cap                          : 1;  /* bit[6-6]  : [decoder value: 102] source: NA. Description: Signaling captured frame */
        unsigned int  otap_2_1__cvdr_rt__eol_vpwr_14            : 1;  /* bit[7-7]  : [decoder value: 103] source: OTAP_2_1. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  otap_2_2__cvdr_rt__eol_vpwr_15            : 1;  /* bit[8-8]  : [decoder value: 104] source: OTAP_2_2. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  cmdlst__cvdr_rt__dropped_vpwr_26          : 1;  /* bit[9-9]  : [decoder value: 105] source: CMDLST. Description: input frame on Video port [x] is dropped */
        unsigned int  cmdlst__cvdr_rt__sof_vpwr_26              : 1;  /* bit[10-10]: [decoder value: 106] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  cmdlst__cvdr_rt__sof_vprd_10              : 1;  /* bit[11-11]: [decoder value: 107] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  stream_router_2__cvdr_rt__dropped_vpwr_27 : 1;  /* bit[12-12]: [decoder value: 108] source: STREAM_ROUTER(2). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_2__cvdr_rt__sof_vpwr_27     : 1;  /* bit[13-13]: [decoder value: 109] source: STREAM_ROUTER(2). Description: Video port [x] start of frame */
        unsigned int  reserved_6                                : 1;  /* bit[14-14]: - */
        unsigned int  reserved_7                                : 1;  /* bit[15-15]: - */
        unsigned int  reserved_8                                : 1;  /* bit[16-16]: - */
        unsigned int  reserved_9                                : 1;  /* bit[17-17]: - */
        unsigned int  reserved_10                               : 1;  /* bit[18-18]: - */
        unsigned int  reserved_11                               : 1;  /* bit[19-19]: - */
        unsigned int  reserved_12                               : 1;  /* bit[20-20]: - */
        unsigned int  reserved_13                               : 1;  /* bit[21-21]: - */
        unsigned int  reserved_14                               : 1;  /* bit[22-22]: - */
        unsigned int  reserved_15                               : 1;  /* bit[23-23]: - */
        unsigned int  reserved_16                               : 1;  /* bit[24-24]: - */
        unsigned int  reserved_17                               : 1;  /* bit[25-25]: - */
        unsigned int  reserved_18                               : 1;  /* bit[26-26]: - */
        unsigned int  reserved_19                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_20                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_21                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_22                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_23                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_flash__flash_cap_START                           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_flash__flash_cap_END                             (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_START             (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_END               (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_START               (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_END                 (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_START               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_END                 (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_START  (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_END    (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_START      (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_END        (13)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_UNION
 结构说明  : IRQ_MERGER_RIS_DEBUG_3 寄存器结构定义。地址偏移量:0x64，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] DEBUG register (bloc 3 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                                : 1;  /* bit[0-0]  : [decoder value: 96] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_1                                : 1;  /* bit[1-1]  : [decoder value: 97] source: NA. Description: Frame compressed */
        unsigned int  reserved_2                                : 1;  /* bit[2-2]  : [decoder value: 98] source: NA. Description: Frame compressed */
        unsigned int  reserved_3                                : 1;  /* bit[3-3]  : [decoder value: 99] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_4                                : 1;  /* bit[4-4]  : [decoder value: 100] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_5                                : 1;  /* bit[5-5]  : [decoder value: 101] source: NA. Description: indicates end of filtering */
        unsigned int  flash__flash_cap                          : 1;  /* bit[6-6]  : [decoder value: 102] source: NA. Description: Signaling captured frame */
        unsigned int  otap_2_1__cvdr_rt__eol_vpwr_14            : 1;  /* bit[7-7]  : [decoder value: 103] source: OTAP_2_1. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  otap_2_2__cvdr_rt__eol_vpwr_15            : 1;  /* bit[8-8]  : [decoder value: 104] source: OTAP_2_2. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  cmdlst__cvdr_rt__dropped_vpwr_26          : 1;  /* bit[9-9]  : [decoder value: 105] source: CMDLST. Description: input frame on Video port [x] is dropped */
        unsigned int  cmdlst__cvdr_rt__sof_vpwr_26              : 1;  /* bit[10-10]: [decoder value: 106] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  cmdlst__cvdr_rt__sof_vprd_10              : 1;  /* bit[11-11]: [decoder value: 107] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  stream_router_2__cvdr_rt__dropped_vpwr_27 : 1;  /* bit[12-12]: [decoder value: 108] source: STREAM_ROUTER(2). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_2__cvdr_rt__sof_vpwr_27     : 1;  /* bit[13-13]: [decoder value: 109] source: STREAM_ROUTER(2). Description: Video port [x] start of frame */
        unsigned int  reserved_6                                : 1;  /* bit[14-14]: - */
        unsigned int  reserved_7                                : 1;  /* bit[15-15]: - */
        unsigned int  reserved_8                                : 1;  /* bit[16-16]: - */
        unsigned int  reserved_9                                : 1;  /* bit[17-17]: - */
        unsigned int  reserved_10                               : 1;  /* bit[18-18]: - */
        unsigned int  reserved_11                               : 1;  /* bit[19-19]: - */
        unsigned int  reserved_12                               : 1;  /* bit[20-20]: - */
        unsigned int  reserved_13                               : 1;  /* bit[21-21]: - */
        unsigned int  reserved_14                               : 1;  /* bit[22-22]: - */
        unsigned int  reserved_15                               : 1;  /* bit[23-23]: - */
        unsigned int  reserved_16                               : 1;  /* bit[24-24]: - */
        unsigned int  reserved_17                               : 1;  /* bit[25-25]: - */
        unsigned int  reserved_18                               : 1;  /* bit[26-26]: - */
        unsigned int  reserved_19                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_20                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_21                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_22                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_23                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_flash__flash_cap_START                           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_flash__flash_cap_END                             (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_START             (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_END               (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_START               (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_END                 (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_START               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_END                 (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_START  (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_END    (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_START      (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_END        (13)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_UNION
 结构说明  : IRQ_MERGER_MIS_DEBUG_3 寄存器结构定义。地址偏移量:0x68，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] DEBUG register (bloc 3 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                                : 1;  /* bit[0-0]  : [decoder value: 96] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_1                                : 1;  /* bit[1-1]  : [decoder value: 97] source: NA. Description: Frame compressed */
        unsigned int  reserved_2                                : 1;  /* bit[2-2]  : [decoder value: 98] source: NA. Description: Frame compressed */
        unsigned int  reserved_3                                : 1;  /* bit[3-3]  : [decoder value: 99] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_4                                : 1;  /* bit[4-4]  : [decoder value: 100] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_5                                : 1;  /* bit[5-5]  : [decoder value: 101] source: NA. Description: indicates end of filtering */
        unsigned int  flash__flash_cap                          : 1;  /* bit[6-6]  : [decoder value: 102] source: NA. Description: Signaling captured frame */
        unsigned int  otap_2_1__cvdr_rt__eol_vpwr_14            : 1;  /* bit[7-7]  : [decoder value: 103] source: OTAP_2_1. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  otap_2_2__cvdr_rt__eol_vpwr_15            : 1;  /* bit[8-8]  : [decoder value: 104] source: OTAP_2_2. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  cmdlst__cvdr_rt__dropped_vpwr_26          : 1;  /* bit[9-9]  : [decoder value: 105] source: CMDLST. Description: input frame on Video port [x] is dropped */
        unsigned int  cmdlst__cvdr_rt__sof_vpwr_26              : 1;  /* bit[10-10]: [decoder value: 106] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  cmdlst__cvdr_rt__sof_vprd_10              : 1;  /* bit[11-11]: [decoder value: 107] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  stream_router_2__cvdr_rt__dropped_vpwr_27 : 1;  /* bit[12-12]: [decoder value: 108] source: STREAM_ROUTER(2). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_2__cvdr_rt__sof_vpwr_27     : 1;  /* bit[13-13]: [decoder value: 109] source: STREAM_ROUTER(2). Description: Video port [x] start of frame */
        unsigned int  reserved_6                                : 1;  /* bit[14-14]: - */
        unsigned int  reserved_7                                : 1;  /* bit[15-15]: - */
        unsigned int  reserved_8                                : 1;  /* bit[16-16]: - */
        unsigned int  reserved_9                                : 1;  /* bit[17-17]: - */
        unsigned int  reserved_10                               : 1;  /* bit[18-18]: - */
        unsigned int  reserved_11                               : 1;  /* bit[19-19]: - */
        unsigned int  reserved_12                               : 1;  /* bit[20-20]: - */
        unsigned int  reserved_13                               : 1;  /* bit[21-21]: - */
        unsigned int  reserved_14                               : 1;  /* bit[22-22]: - */
        unsigned int  reserved_15                               : 1;  /* bit[23-23]: - */
        unsigned int  reserved_16                               : 1;  /* bit[24-24]: - */
        unsigned int  reserved_17                               : 1;  /* bit[25-25]: - */
        unsigned int  reserved_18                               : 1;  /* bit[26-26]: - */
        unsigned int  reserved_19                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_20                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_21                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_22                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_23                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_flash__flash_cap_START                           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_flash__flash_cap_END                             (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_START             (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_END               (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_START               (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_END                 (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_START               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_END                 (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_START  (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_END    (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_START      (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_END        (13)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_UNION
 结构说明  : IRQ_MERGER_ICR_DEBUG_3 寄存器结构定义。地址偏移量:0x6C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] DEBUG register (bloc 3 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                                : 1;  /* bit[0-0]  : [decoder value: 96] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_1                                : 1;  /* bit[1-1]  : [decoder value: 97] source: NA. Description: Frame compressed */
        unsigned int  reserved_2                                : 1;  /* bit[2-2]  : [decoder value: 98] source: NA. Description: Frame compressed */
        unsigned int  reserved_3                                : 1;  /* bit[3-3]  : [decoder value: 99] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_4                                : 1;  /* bit[4-4]  : [decoder value: 100] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_5                                : 1;  /* bit[5-5]  : [decoder value: 101] source: NA. Description: indicates end of filtering */
        unsigned int  flash__flash_cap                          : 1;  /* bit[6-6]  : [decoder value: 102] source: NA. Description: Signaling captured frame */
        unsigned int  otap_2_1__cvdr_rt__eol_vpwr_14            : 1;  /* bit[7-7]  : [decoder value: 103] source: OTAP_2_1. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  otap_2_2__cvdr_rt__eol_vpwr_15            : 1;  /* bit[8-8]  : [decoder value: 104] source: OTAP_2_2. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  cmdlst__cvdr_rt__dropped_vpwr_26          : 1;  /* bit[9-9]  : [decoder value: 105] source: CMDLST. Description: input frame on Video port [x] is dropped */
        unsigned int  cmdlst__cvdr_rt__sof_vpwr_26              : 1;  /* bit[10-10]: [decoder value: 106] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  cmdlst__cvdr_rt__sof_vprd_10              : 1;  /* bit[11-11]: [decoder value: 107] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  stream_router_2__cvdr_rt__dropped_vpwr_27 : 1;  /* bit[12-12]: [decoder value: 108] source: STREAM_ROUTER(2). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_2__cvdr_rt__sof_vpwr_27     : 1;  /* bit[13-13]: [decoder value: 109] source: STREAM_ROUTER(2). Description: Video port [x] start of frame */
        unsigned int  reserved_6                                : 1;  /* bit[14-14]: - */
        unsigned int  reserved_7                                : 1;  /* bit[15-15]: - */
        unsigned int  reserved_8                                : 1;  /* bit[16-16]: - */
        unsigned int  reserved_9                                : 1;  /* bit[17-17]: - */
        unsigned int  reserved_10                               : 1;  /* bit[18-18]: - */
        unsigned int  reserved_11                               : 1;  /* bit[19-19]: - */
        unsigned int  reserved_12                               : 1;  /* bit[20-20]: - */
        unsigned int  reserved_13                               : 1;  /* bit[21-21]: - */
        unsigned int  reserved_14                               : 1;  /* bit[22-22]: - */
        unsigned int  reserved_15                               : 1;  /* bit[23-23]: - */
        unsigned int  reserved_16                               : 1;  /* bit[24-24]: - */
        unsigned int  reserved_17                               : 1;  /* bit[25-25]: - */
        unsigned int  reserved_18                               : 1;  /* bit[26-26]: - */
        unsigned int  reserved_19                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_20                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_21                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_22                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_23                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_flash__flash_cap_START                           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_flash__flash_cap_END                             (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_START             (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_END               (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_START               (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_END                 (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_START               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_END                 (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_START  (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_END    (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_START      (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_END        (13)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_UNION
 结构说明  : IRQ_MERGER_ISR_DEBUG_3 寄存器结构定义。地址偏移量:0x70，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] DEBUG register (bloc 3 over 3)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                                : 1;  /* bit[0-0]  : [decoder value: 96] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_1                                : 1;  /* bit[1-1]  : [decoder value: 97] source: NA. Description: Frame compressed */
        unsigned int  reserved_2                                : 1;  /* bit[2-2]  : [decoder value: 98] source: NA. Description: Frame compressed */
        unsigned int  reserved_3                                : 1;  /* bit[3-3]  : [decoder value: 99] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_4                                : 1;  /* bit[4-4]  : [decoder value: 100] source: NA. Description: Frame uncompressed */
        unsigned int  reserved_5                                : 1;  /* bit[5-5]  : [decoder value: 101] source: NA. Description: indicates end of filtering */
        unsigned int  flash__flash_cap                          : 1;  /* bit[6-6]  : [decoder value: 102] source: NA. Description: Signaling captured frame */
        unsigned int  otap_2_1__cvdr_rt__eol_vpwr_14            : 1;  /* bit[7-7]  : [decoder value: 103] source: OTAP_2_1. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  otap_2_2__cvdr_rt__eol_vpwr_15            : 1;  /* bit[8-8]  : [decoder value: 104] source: OTAP_2_2. Description: Video port [x] end of line/ used for dbg_top_refresh_ptr */
        unsigned int  cmdlst__cvdr_rt__dropped_vpwr_26          : 1;  /* bit[9-9]  : [decoder value: 105] source: CMDLST. Description: input frame on Video port [x] is dropped */
        unsigned int  cmdlst__cvdr_rt__sof_vpwr_26              : 1;  /* bit[10-10]: [decoder value: 106] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  cmdlst__cvdr_rt__sof_vprd_10              : 1;  /* bit[11-11]: [decoder value: 107] source: CMDLST. Description: Video port [x] start of frame */
        unsigned int  stream_router_2__cvdr_rt__dropped_vpwr_27 : 1;  /* bit[12-12]: [decoder value: 108] source: STREAM_ROUTER(2). Description: input frame on Video port [x] is dropped */
        unsigned int  stream_router_2__cvdr_rt__sof_vpwr_27     : 1;  /* bit[13-13]: [decoder value: 109] source: STREAM_ROUTER(2). Description: Video port [x] start of frame */
        unsigned int  reserved_6                                : 1;  /* bit[14-14]: - */
        unsigned int  reserved_7                                : 1;  /* bit[15-15]: - */
        unsigned int  reserved_8                                : 1;  /* bit[16-16]: - */
        unsigned int  reserved_9                                : 1;  /* bit[17-17]: - */
        unsigned int  reserved_10                               : 1;  /* bit[18-18]: - */
        unsigned int  reserved_11                               : 1;  /* bit[19-19]: - */
        unsigned int  reserved_12                               : 1;  /* bit[20-20]: - */
        unsigned int  reserved_13                               : 1;  /* bit[21-21]: - */
        unsigned int  reserved_14                               : 1;  /* bit[22-22]: - */
        unsigned int  reserved_15                               : 1;  /* bit[23-23]: - */
        unsigned int  reserved_16                               : 1;  /* bit[24-24]: - */
        unsigned int  reserved_17                               : 1;  /* bit[25-25]: - */
        unsigned int  reserved_18                               : 1;  /* bit[26-26]: - */
        unsigned int  reserved_19                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_20                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_21                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_22                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_23                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_flash__flash_cap_START                           (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_flash__flash_cap_END                             (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_START             (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_otap_2_1__cvdr_rt__eol_vpwr_14_END               (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_START             (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_otap_2_2__cvdr_rt__eol_vpwr_15_END               (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_START           (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__dropped_vpwr_26_END             (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_START               (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__sof_vpwr_26_END                 (10)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_START               (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_cmdlst__cvdr_rt__sof_vprd_10_END                 (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_START  (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_stream_router_2__cvdr_rt__dropped_vpwr_27_END    (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_START      (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_DEBUG_3_stream_router_2__cvdr_rt__sof_vpwr_27_END        (13)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_UNION
 结构说明  : IRQ_MERGER_IMSC_ERROR_0 寄存器结构定义。地址偏移量:0x80，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] ERROR register (bloc 0 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cvdr_rt__axi_wr_full              : 1;  /* bit[0-0]  : [decoder value: 128] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_0                        : 1;  /* bit[1-1]  : [decoder value: 129] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_1                        : 1;  /* bit[2-2]  : [decoder value: 130] source: ISP_FE_1. Description: Write image is shorter than read */
        unsigned int  reserved_2                        : 1;  /* bit[3-3]  : [decoder value: 131] source: ISP_FE_1. Description: Read image is shorter than write */
        unsigned int  reserved_3                        : 1;  /* bit[4-4]  : [decoder value: 132] source: ISP_FE_2. Description: Write image is shorter than read */
        unsigned int  reserved_4                        : 1;  /* bit[5-5]  : [decoder value: 133] source: ISP_FE_2. Description: Read image is shorter than write */
        unsigned int  reserved_5                        : 1;  /* bit[6-6]  : [decoder value: 134] source: SCALER_1_1(Y). Description: Write image is shorter than read */
        unsigned int  reserved_6                        : 1;  /* bit[7-7]  : [decoder value: 135] source: SCALER_1_1(Y). Description: Read image is shorter than write */
        unsigned int  reserved_7                        : 1;  /* bit[8-8]  : [decoder value: 136] source: SCALER_1_1(UV). Description: Write image is shorter than read */
        unsigned int  reserved_8                        : 1;  /* bit[9-9]  : [decoder value: 137] source: SCALER_1_1(UV). Description: Read image is shorter than write */
        unsigned int  reserved_9                        : 1;  /* bit[10-10]: [decoder value: 138] source: SCALER_1_2(Y). Description: Write image is shorter than read */
        unsigned int  reserved_10                       : 1;  /* bit[11-11]: [decoder value: 139] source: SCALER_1_2(Y). Description: Read image is shorter than write */
        unsigned int  reserved_11                       : 1;  /* bit[12-12]: [decoder value: 140] source: SCALER_1_2(UV). Description: Write image is shorter than read */
        unsigned int  reserved_12                       : 1;  /* bit[13-13]: [decoder value: 141] source: SCALER_1_2(UV). Description: Read image is shorter than write */
        unsigned int  reserved_13                       : 1;  /* bit[14-14]: [decoder value: 142] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  stream_router__cam_a_ovf          : 1;  /* bit[15-15]: [decoder value: 143] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__cam_b_ovf          : 1;  /* bit[16-16]: [decoder value: 144] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  reserved_14                       : 1;  /* bit[17-17]: [decoder value: 145] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__reformater_h_err_0 : 1;  /* bit[18-18]: [decoder value: 146] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_1 : 1;  /* bit[19-19]: [decoder value: 147] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_2 : 1;  /* bit[20-20]: [decoder value: 148] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_15                       : 1;  /* bit[21-21]: [decoder value: 149] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_16                       : 1;  /* bit[22-22]: [decoder value: 150] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_17                       : 1;  /* bit[23-23]: [decoder value: 151] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_6 : 1;  /* bit[24-24]: [decoder value: 152] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_7 : 1;  /* bit[25-25]: [decoder value: 153] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_err_0   : 1;  /* bit[26-26]: [decoder value: 154] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_1   : 1;  /* bit[27-27]: [decoder value: 155] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_2   : 1;  /* bit[28-28]: [decoder value: 156] source: NA. Description: Reformater error */
        unsigned int  reserved_18                       : 1;  /* bit[29-29]: [decoder value: 157] source: NA. Description: Reformater error */
        unsigned int  reserved_19                       : 1;  /* bit[30-30]: [decoder value: 158] source: NA. Description: Reformater error */
        unsigned int  reserved_20                       : 1;  /* bit[31-31]: [decoder value: 159] source: NA. Description: Reformater error */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_cvdr_rt__axi_wr_full_START               (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_cvdr_rt__axi_wr_full_END                 (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__cam_a_ovf_START           (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__cam_a_ovf_END             (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__cam_b_ovf_START           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__cam_b_ovf_END             (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_0_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_0_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_1_START  (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_1_END    (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_2_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_2_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_6_START  (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_6_END    (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_7_START  (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_h_err_7_END    (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_0_START    (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_0_END      (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_1_START    (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_1_END      (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_2_START    (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_0_stream_router__reformater_err_2_END      (28)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_UNION
 结构说明  : IRQ_MERGER_RIS_ERROR_0 寄存器结构定义。地址偏移量:0x84，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] ERROR register (bloc 0 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cvdr_rt__axi_wr_full              : 1;  /* bit[0-0]  : [decoder value: 128] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_0                        : 1;  /* bit[1-1]  : [decoder value: 129] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_1                        : 1;  /* bit[2-2]  : [decoder value: 130] source: ISP_FE_1. Description: Write image is shorter than read */
        unsigned int  reserved_2                        : 1;  /* bit[3-3]  : [decoder value: 131] source: ISP_FE_1. Description: Read image is shorter than write */
        unsigned int  reserved_3                        : 1;  /* bit[4-4]  : [decoder value: 132] source: ISP_FE_2. Description: Write image is shorter than read */
        unsigned int  reserved_4                        : 1;  /* bit[5-5]  : [decoder value: 133] source: ISP_FE_2. Description: Read image is shorter than write */
        unsigned int  reserved_5                        : 1;  /* bit[6-6]  : [decoder value: 134] source: SCALER_1_1(Y). Description: Write image is shorter than read */
        unsigned int  reserved_6                        : 1;  /* bit[7-7]  : [decoder value: 135] source: SCALER_1_1(Y). Description: Read image is shorter than write */
        unsigned int  reserved_7                        : 1;  /* bit[8-8]  : [decoder value: 136] source: SCALER_1_1(UV). Description: Write image is shorter than read */
        unsigned int  reserved_8                        : 1;  /* bit[9-9]  : [decoder value: 137] source: SCALER_1_1(UV). Description: Read image is shorter than write */
        unsigned int  reserved_9                        : 1;  /* bit[10-10]: [decoder value: 138] source: SCALER_1_2(Y). Description: Write image is shorter than read */
        unsigned int  reserved_10                       : 1;  /* bit[11-11]: [decoder value: 139] source: SCALER_1_2(Y). Description: Read image is shorter than write */
        unsigned int  reserved_11                       : 1;  /* bit[12-12]: [decoder value: 140] source: SCALER_1_2(UV). Description: Write image is shorter than read */
        unsigned int  reserved_12                       : 1;  /* bit[13-13]: [decoder value: 141] source: SCALER_1_2(UV). Description: Read image is shorter than write */
        unsigned int  reserved_13                       : 1;  /* bit[14-14]: [decoder value: 142] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  stream_router__cam_a_ovf          : 1;  /* bit[15-15]: [decoder value: 143] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__cam_b_ovf          : 1;  /* bit[16-16]: [decoder value: 144] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  reserved_14                       : 1;  /* bit[17-17]: [decoder value: 145] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__reformater_h_err_0 : 1;  /* bit[18-18]: [decoder value: 146] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_1 : 1;  /* bit[19-19]: [decoder value: 147] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_2 : 1;  /* bit[20-20]: [decoder value: 148] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_15                       : 1;  /* bit[21-21]: [decoder value: 149] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_16                       : 1;  /* bit[22-22]: [decoder value: 150] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_17                       : 1;  /* bit[23-23]: [decoder value: 151] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_6 : 1;  /* bit[24-24]: [decoder value: 152] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_7 : 1;  /* bit[25-25]: [decoder value: 153] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_err_0   : 1;  /* bit[26-26]: [decoder value: 154] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_1   : 1;  /* bit[27-27]: [decoder value: 155] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_2   : 1;  /* bit[28-28]: [decoder value: 156] source: NA. Description: Reformater error */
        unsigned int  reserved_18                       : 1;  /* bit[29-29]: [decoder value: 157] source: NA. Description: Reformater error */
        unsigned int  reserved_19                       : 1;  /* bit[30-30]: [decoder value: 158] source: NA. Description: Reformater error */
        unsigned int  reserved_20                       : 1;  /* bit[31-31]: [decoder value: 159] source: NA. Description: Reformater error */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_cvdr_rt__axi_wr_full_START               (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_cvdr_rt__axi_wr_full_END                 (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__cam_a_ovf_START           (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__cam_a_ovf_END             (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__cam_b_ovf_START           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__cam_b_ovf_END             (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_0_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_0_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_1_START  (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_1_END    (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_2_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_2_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_6_START  (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_6_END    (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_7_START  (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_h_err_7_END    (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_0_START    (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_0_END      (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_1_START    (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_1_END      (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_2_START    (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_0_stream_router__reformater_err_2_END      (28)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_UNION
 结构说明  : IRQ_MERGER_MIS_ERROR_0 寄存器结构定义。地址偏移量:0x88，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] ERROR register (bloc 0 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cvdr_rt__axi_wr_full              : 1;  /* bit[0-0]  : [decoder value: 128] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_0                        : 1;  /* bit[1-1]  : [decoder value: 129] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_1                        : 1;  /* bit[2-2]  : [decoder value: 130] source: ISP_FE_1. Description: Write image is shorter than read */
        unsigned int  reserved_2                        : 1;  /* bit[3-3]  : [decoder value: 131] source: ISP_FE_1. Description: Read image is shorter than write */
        unsigned int  reserved_3                        : 1;  /* bit[4-4]  : [decoder value: 132] source: ISP_FE_2. Description: Write image is shorter than read */
        unsigned int  reserved_4                        : 1;  /* bit[5-5]  : [decoder value: 133] source: ISP_FE_2. Description: Read image is shorter than write */
        unsigned int  reserved_5                        : 1;  /* bit[6-6]  : [decoder value: 134] source: SCALER_1_1(Y). Description: Write image is shorter than read */
        unsigned int  reserved_6                        : 1;  /* bit[7-7]  : [decoder value: 135] source: SCALER_1_1(Y). Description: Read image is shorter than write */
        unsigned int  reserved_7                        : 1;  /* bit[8-8]  : [decoder value: 136] source: SCALER_1_1(UV). Description: Write image is shorter than read */
        unsigned int  reserved_8                        : 1;  /* bit[9-9]  : [decoder value: 137] source: SCALER_1_1(UV). Description: Read image is shorter than write */
        unsigned int  reserved_9                        : 1;  /* bit[10-10]: [decoder value: 138] source: SCALER_1_2(Y). Description: Write image is shorter than read */
        unsigned int  reserved_10                       : 1;  /* bit[11-11]: [decoder value: 139] source: SCALER_1_2(Y). Description: Read image is shorter than write */
        unsigned int  reserved_11                       : 1;  /* bit[12-12]: [decoder value: 140] source: SCALER_1_2(UV). Description: Write image is shorter than read */
        unsigned int  reserved_12                       : 1;  /* bit[13-13]: [decoder value: 141] source: SCALER_1_2(UV). Description: Read image is shorter than write */
        unsigned int  reserved_13                       : 1;  /* bit[14-14]: [decoder value: 142] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  stream_router__cam_a_ovf          : 1;  /* bit[15-15]: [decoder value: 143] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__cam_b_ovf          : 1;  /* bit[16-16]: [decoder value: 144] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  reserved_14                       : 1;  /* bit[17-17]: [decoder value: 145] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__reformater_h_err_0 : 1;  /* bit[18-18]: [decoder value: 146] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_1 : 1;  /* bit[19-19]: [decoder value: 147] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_2 : 1;  /* bit[20-20]: [decoder value: 148] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_15                       : 1;  /* bit[21-21]: [decoder value: 149] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_16                       : 1;  /* bit[22-22]: [decoder value: 150] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_17                       : 1;  /* bit[23-23]: [decoder value: 151] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_6 : 1;  /* bit[24-24]: [decoder value: 152] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_7 : 1;  /* bit[25-25]: [decoder value: 153] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_err_0   : 1;  /* bit[26-26]: [decoder value: 154] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_1   : 1;  /* bit[27-27]: [decoder value: 155] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_2   : 1;  /* bit[28-28]: [decoder value: 156] source: NA. Description: Reformater error */
        unsigned int  reserved_18                       : 1;  /* bit[29-29]: [decoder value: 157] source: NA. Description: Reformater error */
        unsigned int  reserved_19                       : 1;  /* bit[30-30]: [decoder value: 158] source: NA. Description: Reformater error */
        unsigned int  reserved_20                       : 1;  /* bit[31-31]: [decoder value: 159] source: NA. Description: Reformater error */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_cvdr_rt__axi_wr_full_START               (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_cvdr_rt__axi_wr_full_END                 (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__cam_a_ovf_START           (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__cam_a_ovf_END             (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__cam_b_ovf_START           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__cam_b_ovf_END             (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_0_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_0_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_1_START  (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_1_END    (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_2_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_2_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_6_START  (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_6_END    (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_7_START  (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_h_err_7_END    (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_0_START    (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_0_END      (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_1_START    (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_1_END      (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_2_START    (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_0_stream_router__reformater_err_2_END      (28)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_UNION
 结构说明  : IRQ_MERGER_ICR_ERROR_0 寄存器结构定义。地址偏移量:0x8C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] ERROR register (bloc 0 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cvdr_rt__axi_wr_full              : 1;  /* bit[0-0]  : [decoder value: 128] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_0                        : 1;  /* bit[1-1]  : [decoder value: 129] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_1                        : 1;  /* bit[2-2]  : [decoder value: 130] source: ISP_FE_1. Description: Write image is shorter than read */
        unsigned int  reserved_2                        : 1;  /* bit[3-3]  : [decoder value: 131] source: ISP_FE_1. Description: Read image is shorter than write */
        unsigned int  reserved_3                        : 1;  /* bit[4-4]  : [decoder value: 132] source: ISP_FE_2. Description: Write image is shorter than read */
        unsigned int  reserved_4                        : 1;  /* bit[5-5]  : [decoder value: 133] source: ISP_FE_2. Description: Read image is shorter than write */
        unsigned int  reserved_5                        : 1;  /* bit[6-6]  : [decoder value: 134] source: SCALER_1_1(Y). Description: Write image is shorter than read */
        unsigned int  reserved_6                        : 1;  /* bit[7-7]  : [decoder value: 135] source: SCALER_1_1(Y). Description: Read image is shorter than write */
        unsigned int  reserved_7                        : 1;  /* bit[8-8]  : [decoder value: 136] source: SCALER_1_1(UV). Description: Write image is shorter than read */
        unsigned int  reserved_8                        : 1;  /* bit[9-9]  : [decoder value: 137] source: SCALER_1_1(UV). Description: Read image is shorter than write */
        unsigned int  reserved_9                        : 1;  /* bit[10-10]: [decoder value: 138] source: SCALER_1_2(Y). Description: Write image is shorter than read */
        unsigned int  reserved_10                       : 1;  /* bit[11-11]: [decoder value: 139] source: SCALER_1_2(Y). Description: Read image is shorter than write */
        unsigned int  reserved_11                       : 1;  /* bit[12-12]: [decoder value: 140] source: SCALER_1_2(UV). Description: Write image is shorter than read */
        unsigned int  reserved_12                       : 1;  /* bit[13-13]: [decoder value: 141] source: SCALER_1_2(UV). Description: Read image is shorter than write */
        unsigned int  reserved_13                       : 1;  /* bit[14-14]: [decoder value: 142] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  stream_router__cam_a_ovf          : 1;  /* bit[15-15]: [decoder value: 143] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__cam_b_ovf          : 1;  /* bit[16-16]: [decoder value: 144] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  reserved_14                       : 1;  /* bit[17-17]: [decoder value: 145] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__reformater_h_err_0 : 1;  /* bit[18-18]: [decoder value: 146] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_1 : 1;  /* bit[19-19]: [decoder value: 147] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_2 : 1;  /* bit[20-20]: [decoder value: 148] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_15                       : 1;  /* bit[21-21]: [decoder value: 149] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_16                       : 1;  /* bit[22-22]: [decoder value: 150] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_17                       : 1;  /* bit[23-23]: [decoder value: 151] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_6 : 1;  /* bit[24-24]: [decoder value: 152] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_7 : 1;  /* bit[25-25]: [decoder value: 153] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_err_0   : 1;  /* bit[26-26]: [decoder value: 154] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_1   : 1;  /* bit[27-27]: [decoder value: 155] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_2   : 1;  /* bit[28-28]: [decoder value: 156] source: NA. Description: Reformater error */
        unsigned int  reserved_18                       : 1;  /* bit[29-29]: [decoder value: 157] source: NA. Description: Reformater error */
        unsigned int  reserved_19                       : 1;  /* bit[30-30]: [decoder value: 158] source: NA. Description: Reformater error */
        unsigned int  reserved_20                       : 1;  /* bit[31-31]: [decoder value: 159] source: NA. Description: Reformater error */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_cvdr_rt__axi_wr_full_START               (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_cvdr_rt__axi_wr_full_END                 (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__cam_a_ovf_START           (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__cam_a_ovf_END             (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__cam_b_ovf_START           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__cam_b_ovf_END             (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_0_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_0_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_1_START  (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_1_END    (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_2_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_2_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_6_START  (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_6_END    (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_7_START  (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_h_err_7_END    (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_0_START    (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_0_END      (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_1_START    (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_1_END      (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_2_START    (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_0_stream_router__reformater_err_2_END      (28)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_UNION
 结构说明  : IRQ_MERGER_ISR_ERROR_0 寄存器结构定义。地址偏移量:0x90，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] ERROR register (bloc 0 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cvdr_rt__axi_wr_full              : 1;  /* bit[0-0]  : [decoder value: 128] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_0                        : 1;  /* bit[1-1]  : [decoder value: 129] source: NA. Description: Write Data buffer full */
        unsigned int  reserved_1                        : 1;  /* bit[2-2]  : [decoder value: 130] source: ISP_FE_1. Description: Write image is shorter than read */
        unsigned int  reserved_2                        : 1;  /* bit[3-3]  : [decoder value: 131] source: ISP_FE_1. Description: Read image is shorter than write */
        unsigned int  reserved_3                        : 1;  /* bit[4-4]  : [decoder value: 132] source: ISP_FE_2. Description: Write image is shorter than read */
        unsigned int  reserved_4                        : 1;  /* bit[5-5]  : [decoder value: 133] source: ISP_FE_2. Description: Read image is shorter than write */
        unsigned int  reserved_5                        : 1;  /* bit[6-6]  : [decoder value: 134] source: SCALER_1_1(Y). Description: Write image is shorter than read */
        unsigned int  reserved_6                        : 1;  /* bit[7-7]  : [decoder value: 135] source: SCALER_1_1(Y). Description: Read image is shorter than write */
        unsigned int  reserved_7                        : 1;  /* bit[8-8]  : [decoder value: 136] source: SCALER_1_1(UV). Description: Write image is shorter than read */
        unsigned int  reserved_8                        : 1;  /* bit[9-9]  : [decoder value: 137] source: SCALER_1_1(UV). Description: Read image is shorter than write */
        unsigned int  reserved_9                        : 1;  /* bit[10-10]: [decoder value: 138] source: SCALER_1_2(Y). Description: Write image is shorter than read */
        unsigned int  reserved_10                       : 1;  /* bit[11-11]: [decoder value: 139] source: SCALER_1_2(Y). Description: Read image is shorter than write */
        unsigned int  reserved_11                       : 1;  /* bit[12-12]: [decoder value: 140] source: SCALER_1_2(UV). Description: Write image is shorter than read */
        unsigned int  reserved_12                       : 1;  /* bit[13-13]: [decoder value: 141] source: SCALER_1_2(UV). Description: Read image is shorter than write */
        unsigned int  reserved_13                       : 1;  /* bit[14-14]: [decoder value: 142] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  stream_router__cam_a_ovf          : 1;  /* bit[15-15]: [decoder value: 143] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__cam_b_ovf          : 1;  /* bit[16-16]: [decoder value: 144] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  reserved_14                       : 1;  /* bit[17-17]: [decoder value: 145] source: NA. Description: Camera back pressure FIFO overflow */
        unsigned int  stream_router__reformater_h_err_0 : 1;  /* bit[18-18]: [decoder value: 146] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_1 : 1;  /* bit[19-19]: [decoder value: 147] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_2 : 1;  /* bit[20-20]: [decoder value: 148] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_15                       : 1;  /* bit[21-21]: [decoder value: 149] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_16                       : 1;  /* bit[22-22]: [decoder value: 150] source: NA. Description: Reformater horizontal error */
        unsigned int  reserved_17                       : 1;  /* bit[23-23]: [decoder value: 151] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_6 : 1;  /* bit[24-24]: [decoder value: 152] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_h_err_7 : 1;  /* bit[25-25]: [decoder value: 153] source: NA. Description: Reformater horizontal error */
        unsigned int  stream_router__reformater_err_0   : 1;  /* bit[26-26]: [decoder value: 154] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_1   : 1;  /* bit[27-27]: [decoder value: 155] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_2   : 1;  /* bit[28-28]: [decoder value: 156] source: NA. Description: Reformater error */
        unsigned int  reserved_18                       : 1;  /* bit[29-29]: [decoder value: 157] source: NA. Description: Reformater error */
        unsigned int  reserved_19                       : 1;  /* bit[30-30]: [decoder value: 158] source: NA. Description: Reformater error */
        unsigned int  reserved_20                       : 1;  /* bit[31-31]: [decoder value: 159] source: NA. Description: Reformater error */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_cvdr_rt__axi_wr_full_START               (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_cvdr_rt__axi_wr_full_END                 (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__cam_a_ovf_START           (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__cam_a_ovf_END             (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__cam_b_ovf_START           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__cam_b_ovf_END             (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_0_START  (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_0_END    (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_1_START  (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_1_END    (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_2_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_2_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_6_START  (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_6_END    (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_7_START  (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_h_err_7_END    (25)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_0_START    (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_0_END      (26)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_1_START    (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_1_END      (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_2_START    (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_0_stream_router__reformater_err_2_END      (28)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_UNION
 结构说明  : IRQ_MERGER_IMSC_ERROR_1 寄存器结构定义。地址偏移量:0xA0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] ERROR register (bloc 1 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  stream_router__reformater_err_6           : 1;  /* bit[0-0]  : [decoder value: 160] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_7           : 1;  /* bit[1-1]  : [decoder value: 161] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_frame_dropped_0 : 1;  /* bit[2-2]  : [decoder value: 162] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_1 : 1;  /* bit[3-3]  : [decoder value: 163] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_2 : 1;  /* bit[4-4]  : [decoder value: 164] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_0                                : 1;  /* bit[5-5]  : [decoder value: 165] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[6-6]  : [decoder value: 166] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_2                                : 1;  /* bit[7-7]  : [decoder value: 167] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_6 : 1;  /* bit[8-8]  : [decoder value: 168] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_7 : 1;  /* bit[9-9]  : [decoder value: 169] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[10-10]: [decoder value: 170] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  cvdr_rt__axi_wr_resp_err                  : 1;  /* bit[11-11]: [decoder value: 171] source: NA. Description: axi error on write response */
        unsigned int  cvdr_rt__axi_rd_resp_err                  : 1;  /* bit[12-12]: [decoder value: 172] source: NA. Description: axi error on read response */
        unsigned int  reserved_4                                : 1;  /* bit[13-13]: [decoder value: 173] source: NA. Description: axi error on write response */
        unsigned int  reserved_5                                : 1;  /* bit[14-14]: [decoder value: 174] source: NA. Description: axi error on read response */
        unsigned int  stream_router__filter_drop_0              : 1;  /* bit[15-15]: [decoder value: 175] source: NA. Description: filter_drop_0 */
        unsigned int  stream_router__filter_drop_1              : 1;  /* bit[16-16]: [decoder value: 176] source: NA. Description: filter_drop_1 */
        unsigned int  stream_router__filter_drop_2              : 1;  /* bit[17-17]: [decoder value: 177] source: NA. Description: filter_drop_2 */
        unsigned int  stream_router__filter_drop_3              : 1;  /* bit[18-18]: [decoder value: 178] source: NA. Description: filter_drop_3 */
        unsigned int  stream_router__filter_drop_4              : 1;  /* bit[19-19]: [decoder value: 179] source: NA. Description: filter_drop_4 */
        unsigned int  stream_router__filter_drop_5              : 1;  /* bit[20-20]: [decoder value: 180] source: NA. Description: filter_drop_5 */
        unsigned int  stream_router__filter_drop_6              : 1;  /* bit[21-21]: [decoder value: 181] source: NA. Description: filter_drop_6 */
        unsigned int  stream_router__filter_drop_7              : 1;  /* bit[22-22]: [decoder value: 182] source: NA. Description: filter_drop_7 */
        unsigned int  reserved_6                                : 1;  /* bit[23-23]: - */
        unsigned int  reserved_7                                : 1;  /* bit[24-24]: - */
        unsigned int  reserved_8                                : 1;  /* bit[25-25]: - */
        unsigned int  reserved_9                                : 1;  /* bit[26-26]: - */
        unsigned int  reserved_10                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_11                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_12                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_13                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_14                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_err_6_START            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_err_6_END              (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_err_7_START            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_err_7_END              (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_0_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_0_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_1_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_1_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_2_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_2_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_6_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_6_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_7_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__reformater_frame_dropped_7_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_cvdr_rt__axi_wr_resp_err_START                   (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_cvdr_rt__axi_wr_resp_err_END                     (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_cvdr_rt__axi_rd_resp_err_START                   (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_cvdr_rt__axi_rd_resp_err_END                     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_0_START               (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_0_END                 (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_1_START               (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_1_END                 (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_2_START               (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_2_END                 (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_3_START               (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_3_END                 (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_4_START               (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_4_END                 (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_5_START               (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_5_END                 (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_6_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_6_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_7_START               (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_ERROR_1_stream_router__filter_drop_7_END                 (22)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_UNION
 结构说明  : IRQ_MERGER_RIS_ERROR_1 寄存器结构定义。地址偏移量:0xA4，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] ERROR register (bloc 1 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  stream_router__reformater_err_6           : 1;  /* bit[0-0]  : [decoder value: 160] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_7           : 1;  /* bit[1-1]  : [decoder value: 161] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_frame_dropped_0 : 1;  /* bit[2-2]  : [decoder value: 162] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_1 : 1;  /* bit[3-3]  : [decoder value: 163] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_2 : 1;  /* bit[4-4]  : [decoder value: 164] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_0                                : 1;  /* bit[5-5]  : [decoder value: 165] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[6-6]  : [decoder value: 166] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_2                                : 1;  /* bit[7-7]  : [decoder value: 167] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_6 : 1;  /* bit[8-8]  : [decoder value: 168] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_7 : 1;  /* bit[9-9]  : [decoder value: 169] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[10-10]: [decoder value: 170] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  cvdr_rt__axi_wr_resp_err                  : 1;  /* bit[11-11]: [decoder value: 171] source: NA. Description: axi error on write response */
        unsigned int  cvdr_rt__axi_rd_resp_err                  : 1;  /* bit[12-12]: [decoder value: 172] source: NA. Description: axi error on read response */
        unsigned int  reserved_4                                : 1;  /* bit[13-13]: [decoder value: 173] source: NA. Description: axi error on write response */
        unsigned int  reserved_5                                : 1;  /* bit[14-14]: [decoder value: 174] source: NA. Description: axi error on read response */
        unsigned int  stream_router__filter_drop_0              : 1;  /* bit[15-15]: [decoder value: 175] source: NA. Description: filter_drop_0 */
        unsigned int  stream_router__filter_drop_1              : 1;  /* bit[16-16]: [decoder value: 176] source: NA. Description: filter_drop_1 */
        unsigned int  stream_router__filter_drop_2              : 1;  /* bit[17-17]: [decoder value: 177] source: NA. Description: filter_drop_2 */
        unsigned int  stream_router__filter_drop_3              : 1;  /* bit[18-18]: [decoder value: 178] source: NA. Description: filter_drop_3 */
        unsigned int  stream_router__filter_drop_4              : 1;  /* bit[19-19]: [decoder value: 179] source: NA. Description: filter_drop_4 */
        unsigned int  stream_router__filter_drop_5              : 1;  /* bit[20-20]: [decoder value: 180] source: NA. Description: filter_drop_5 */
        unsigned int  stream_router__filter_drop_6              : 1;  /* bit[21-21]: [decoder value: 181] source: NA. Description: filter_drop_6 */
        unsigned int  stream_router__filter_drop_7              : 1;  /* bit[22-22]: [decoder value: 182] source: NA. Description: filter_drop_7 */
        unsigned int  reserved_6                                : 1;  /* bit[23-23]: - */
        unsigned int  reserved_7                                : 1;  /* bit[24-24]: - */
        unsigned int  reserved_8                                : 1;  /* bit[25-25]: - */
        unsigned int  reserved_9                                : 1;  /* bit[26-26]: - */
        unsigned int  reserved_10                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_11                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_12                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_13                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_14                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_err_6_START            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_err_6_END              (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_err_7_START            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_err_7_END              (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_0_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_0_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_1_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_1_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_2_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_2_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_6_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_6_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_7_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__reformater_frame_dropped_7_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_cvdr_rt__axi_wr_resp_err_START                   (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_cvdr_rt__axi_wr_resp_err_END                     (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_cvdr_rt__axi_rd_resp_err_START                   (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_cvdr_rt__axi_rd_resp_err_END                     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_0_START               (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_0_END                 (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_1_START               (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_1_END                 (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_2_START               (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_2_END                 (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_3_START               (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_3_END                 (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_4_START               (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_4_END                 (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_5_START               (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_5_END                 (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_6_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_6_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_7_START               (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_ERROR_1_stream_router__filter_drop_7_END                 (22)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_UNION
 结构说明  : IRQ_MERGER_MIS_ERROR_1 寄存器结构定义。地址偏移量:0xA8，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] ERROR register (bloc 1 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  stream_router__reformater_err_6           : 1;  /* bit[0-0]  : [decoder value: 160] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_7           : 1;  /* bit[1-1]  : [decoder value: 161] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_frame_dropped_0 : 1;  /* bit[2-2]  : [decoder value: 162] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_1 : 1;  /* bit[3-3]  : [decoder value: 163] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_2 : 1;  /* bit[4-4]  : [decoder value: 164] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_0                                : 1;  /* bit[5-5]  : [decoder value: 165] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[6-6]  : [decoder value: 166] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_2                                : 1;  /* bit[7-7]  : [decoder value: 167] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_6 : 1;  /* bit[8-8]  : [decoder value: 168] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_7 : 1;  /* bit[9-9]  : [decoder value: 169] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[10-10]: [decoder value: 170] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  cvdr_rt__axi_wr_resp_err                  : 1;  /* bit[11-11]: [decoder value: 171] source: NA. Description: axi error on write response */
        unsigned int  cvdr_rt__axi_rd_resp_err                  : 1;  /* bit[12-12]: [decoder value: 172] source: NA. Description: axi error on read response */
        unsigned int  reserved_4                                : 1;  /* bit[13-13]: [decoder value: 173] source: NA. Description: axi error on write response */
        unsigned int  reserved_5                                : 1;  /* bit[14-14]: [decoder value: 174] source: NA. Description: axi error on read response */
        unsigned int  stream_router__filter_drop_0              : 1;  /* bit[15-15]: [decoder value: 175] source: NA. Description: filter_drop_0 */
        unsigned int  stream_router__filter_drop_1              : 1;  /* bit[16-16]: [decoder value: 176] source: NA. Description: filter_drop_1 */
        unsigned int  stream_router__filter_drop_2              : 1;  /* bit[17-17]: [decoder value: 177] source: NA. Description: filter_drop_2 */
        unsigned int  stream_router__filter_drop_3              : 1;  /* bit[18-18]: [decoder value: 178] source: NA. Description: filter_drop_3 */
        unsigned int  stream_router__filter_drop_4              : 1;  /* bit[19-19]: [decoder value: 179] source: NA. Description: filter_drop_4 */
        unsigned int  stream_router__filter_drop_5              : 1;  /* bit[20-20]: [decoder value: 180] source: NA. Description: filter_drop_5 */
        unsigned int  stream_router__filter_drop_6              : 1;  /* bit[21-21]: [decoder value: 181] source: NA. Description: filter_drop_6 */
        unsigned int  stream_router__filter_drop_7              : 1;  /* bit[22-22]: [decoder value: 182] source: NA. Description: filter_drop_7 */
        unsigned int  reserved_6                                : 1;  /* bit[23-23]: - */
        unsigned int  reserved_7                                : 1;  /* bit[24-24]: - */
        unsigned int  reserved_8                                : 1;  /* bit[25-25]: - */
        unsigned int  reserved_9                                : 1;  /* bit[26-26]: - */
        unsigned int  reserved_10                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_11                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_12                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_13                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_14                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_err_6_START            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_err_6_END              (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_err_7_START            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_err_7_END              (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_0_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_0_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_1_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_1_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_2_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_2_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_6_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_6_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_7_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__reformater_frame_dropped_7_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_cvdr_rt__axi_wr_resp_err_START                   (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_cvdr_rt__axi_wr_resp_err_END                     (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_cvdr_rt__axi_rd_resp_err_START                   (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_cvdr_rt__axi_rd_resp_err_END                     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_0_START               (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_0_END                 (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_1_START               (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_1_END                 (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_2_START               (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_2_END                 (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_3_START               (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_3_END                 (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_4_START               (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_4_END                 (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_5_START               (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_5_END                 (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_6_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_6_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_7_START               (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_ERROR_1_stream_router__filter_drop_7_END                 (22)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_UNION
 结构说明  : IRQ_MERGER_ICR_ERROR_1 寄存器结构定义。地址偏移量:0xAC，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] ERROR register (bloc 1 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  stream_router__reformater_err_6           : 1;  /* bit[0-0]  : [decoder value: 160] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_7           : 1;  /* bit[1-1]  : [decoder value: 161] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_frame_dropped_0 : 1;  /* bit[2-2]  : [decoder value: 162] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_1 : 1;  /* bit[3-3]  : [decoder value: 163] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_2 : 1;  /* bit[4-4]  : [decoder value: 164] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_0                                : 1;  /* bit[5-5]  : [decoder value: 165] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[6-6]  : [decoder value: 166] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_2                                : 1;  /* bit[7-7]  : [decoder value: 167] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_6 : 1;  /* bit[8-8]  : [decoder value: 168] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_7 : 1;  /* bit[9-9]  : [decoder value: 169] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[10-10]: [decoder value: 170] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  cvdr_rt__axi_wr_resp_err                  : 1;  /* bit[11-11]: [decoder value: 171] source: NA. Description: axi error on write response */
        unsigned int  cvdr_rt__axi_rd_resp_err                  : 1;  /* bit[12-12]: [decoder value: 172] source: NA. Description: axi error on read response */
        unsigned int  reserved_4                                : 1;  /* bit[13-13]: [decoder value: 173] source: NA. Description: axi error on write response */
        unsigned int  reserved_5                                : 1;  /* bit[14-14]: [decoder value: 174] source: NA. Description: axi error on read response */
        unsigned int  stream_router__filter_drop_0              : 1;  /* bit[15-15]: [decoder value: 175] source: NA. Description: filter_drop_0 */
        unsigned int  stream_router__filter_drop_1              : 1;  /* bit[16-16]: [decoder value: 176] source: NA. Description: filter_drop_1 */
        unsigned int  stream_router__filter_drop_2              : 1;  /* bit[17-17]: [decoder value: 177] source: NA. Description: filter_drop_2 */
        unsigned int  stream_router__filter_drop_3              : 1;  /* bit[18-18]: [decoder value: 178] source: NA. Description: filter_drop_3 */
        unsigned int  stream_router__filter_drop_4              : 1;  /* bit[19-19]: [decoder value: 179] source: NA. Description: filter_drop_4 */
        unsigned int  stream_router__filter_drop_5              : 1;  /* bit[20-20]: [decoder value: 180] source: NA. Description: filter_drop_5 */
        unsigned int  stream_router__filter_drop_6              : 1;  /* bit[21-21]: [decoder value: 181] source: NA. Description: filter_drop_6 */
        unsigned int  stream_router__filter_drop_7              : 1;  /* bit[22-22]: [decoder value: 182] source: NA. Description: filter_drop_7 */
        unsigned int  reserved_6                                : 1;  /* bit[23-23]: - */
        unsigned int  reserved_7                                : 1;  /* bit[24-24]: - */
        unsigned int  reserved_8                                : 1;  /* bit[25-25]: - */
        unsigned int  reserved_9                                : 1;  /* bit[26-26]: - */
        unsigned int  reserved_10                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_11                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_12                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_13                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_14                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_err_6_START            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_err_6_END              (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_err_7_START            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_err_7_END              (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_0_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_0_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_1_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_1_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_2_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_2_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_6_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_6_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_7_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__reformater_frame_dropped_7_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_cvdr_rt__axi_wr_resp_err_START                   (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_cvdr_rt__axi_wr_resp_err_END                     (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_cvdr_rt__axi_rd_resp_err_START                   (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_cvdr_rt__axi_rd_resp_err_END                     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_0_START               (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_0_END                 (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_1_START               (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_1_END                 (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_2_START               (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_2_END                 (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_3_START               (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_3_END                 (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_4_START               (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_4_END                 (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_5_START               (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_5_END                 (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_6_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_6_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_7_START               (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_ERROR_1_stream_router__filter_drop_7_END                 (22)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_UNION
 结构说明  : IRQ_MERGER_ISR_ERROR_1 寄存器结构定义。地址偏移量:0xB0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] ERROR register (bloc 1 over 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  stream_router__reformater_err_6           : 1;  /* bit[0-0]  : [decoder value: 160] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_err_7           : 1;  /* bit[1-1]  : [decoder value: 161] source: NA. Description: Reformater error */
        unsigned int  stream_router__reformater_frame_dropped_0 : 1;  /* bit[2-2]  : [decoder value: 162] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_1 : 1;  /* bit[3-3]  : [decoder value: 163] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_2 : 1;  /* bit[4-4]  : [decoder value: 164] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_0                                : 1;  /* bit[5-5]  : [decoder value: 165] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_1                                : 1;  /* bit[6-6]  : [decoder value: 166] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_2                                : 1;  /* bit[7-7]  : [decoder value: 167] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_6 : 1;  /* bit[8-8]  : [decoder value: 168] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_frame_dropped_7 : 1;  /* bit[9-9]  : [decoder value: 169] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_3                                : 1;  /* bit[10-10]: [decoder value: 170] source: NA. Description: End Of Frame (EOF) error : Event generated by the FSM when end of frame is first received through the FE2. issued from frame_merger_prescaler */
        unsigned int  cvdr_rt__axi_wr_resp_err                  : 1;  /* bit[11-11]: [decoder value: 171] source: NA. Description: axi error on write response */
        unsigned int  cvdr_rt__axi_rd_resp_err                  : 1;  /* bit[12-12]: [decoder value: 172] source: NA. Description: axi error on read response */
        unsigned int  reserved_4                                : 1;  /* bit[13-13]: [decoder value: 173] source: NA. Description: axi error on write response */
        unsigned int  reserved_5                                : 1;  /* bit[14-14]: [decoder value: 174] source: NA. Description: axi error on read response */
        unsigned int  stream_router__filter_drop_0              : 1;  /* bit[15-15]: [decoder value: 175] source: NA. Description: filter_drop_0 */
        unsigned int  stream_router__filter_drop_1              : 1;  /* bit[16-16]: [decoder value: 176] source: NA. Description: filter_drop_1 */
        unsigned int  stream_router__filter_drop_2              : 1;  /* bit[17-17]: [decoder value: 177] source: NA. Description: filter_drop_2 */
        unsigned int  stream_router__filter_drop_3              : 1;  /* bit[18-18]: [decoder value: 178] source: NA. Description: filter_drop_3 */
        unsigned int  stream_router__filter_drop_4              : 1;  /* bit[19-19]: [decoder value: 179] source: NA. Description: filter_drop_4 */
        unsigned int  stream_router__filter_drop_5              : 1;  /* bit[20-20]: [decoder value: 180] source: NA. Description: filter_drop_5 */
        unsigned int  stream_router__filter_drop_6              : 1;  /* bit[21-21]: [decoder value: 181] source: NA. Description: filter_drop_6 */
        unsigned int  stream_router__filter_drop_7              : 1;  /* bit[22-22]: [decoder value: 182] source: NA. Description: filter_drop_7 */
        unsigned int  reserved_6                                : 1;  /* bit[23-23]: - */
        unsigned int  reserved_7                                : 1;  /* bit[24-24]: - */
        unsigned int  reserved_8                                : 1;  /* bit[25-25]: - */
        unsigned int  reserved_9                                : 1;  /* bit[26-26]: - */
        unsigned int  reserved_10                               : 1;  /* bit[27-27]: - */
        unsigned int  reserved_11                               : 1;  /* bit[28-28]: - */
        unsigned int  reserved_12                               : 1;  /* bit[29-29]: - */
        unsigned int  reserved_13                               : 1;  /* bit[30-30]: - */
        unsigned int  reserved_14                               : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_err_6_START            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_err_6_END              (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_err_7_START            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_err_7_END              (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_0_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_0_END    (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_1_START  (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_1_END    (3)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_2_START  (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_2_END    (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_6_START  (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_6_END    (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_7_START  (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__reformater_frame_dropped_7_END    (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_cvdr_rt__axi_wr_resp_err_START                   (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_cvdr_rt__axi_wr_resp_err_END                     (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_cvdr_rt__axi_rd_resp_err_START                   (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_cvdr_rt__axi_rd_resp_err_END                     (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_0_START               (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_0_END                 (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_1_START               (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_1_END                 (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_2_START               (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_2_END                 (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_3_START               (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_3_END                 (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_4_START               (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_4_END                 (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_5_START               (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_5_END                 (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_6_START               (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_6_END                 (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_7_START               (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_ERROR_1_stream_router__filter_drop_7_END                 (22)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_UNION
 结构说明  : IRQ_MERGER_IMSC_FRPROC_0 寄存器结构定义。地址偏移量:0xC0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] FRPROC register (bloc 0 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__eof_vpwr_0         : 1;  /* bit[0-0]  : [decoder value: 192] source: OTAP_1_1. Description: Video port [x] end of frame */
        unsigned int  otap_1_2__cvdr_rt__eof_vpwr_1         : 1;  /* bit[1-1]  : [decoder value: 193] source: OTAP_1_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[2-2]  : [decoder value: 194] source: SCALER_3(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_1                            : 1;  /* bit[3-3]  : [decoder value: 195] source: SCALER_3(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__eof_vpwr_4     : 1;  /* bit[4-4]  : [decoder value: 196] source: SCALER_2_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__eof_vpwr_5    : 1;  /* bit[5-5]  : [decoder value: 197] source: SCALER_2_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_2                            : 1;  /* bit[6-6]  : [decoder value: 198] source: SCALER_2_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_3                            : 1;  /* bit[7-7]  : [decoder value: 199] source: SCALER_2_2(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__eof_vpwr_8     : 1;  /* bit[8-8]  : [decoder value: 200] source: SCALER_1_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__eof_vpwr_9    : 1;  /* bit[9-9]  : [decoder value: 201] source: SCALER_1_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_4                            : 1;  /* bit[10-10]: [decoder value: 202] source: SCALER_1_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_5                            : 1;  /* bit[11-11]: [decoder value: 203] source: SCALER_1_2(UV). Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__eof_vpwr_14        : 1;  /* bit[12-12]: [decoder value: 204] source: OTAP_2_1. Description: Video port [x] end of frame */
        unsigned int  otap_2_2__cvdr_rt__eof_vpwr_15        : 1;  /* bit[13-13]: [decoder value: 205] source: OTAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vpwr_16        : 1;  /* bit[14-14]: [decoder value: 206] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__eof_vpwr_18      : 1;  /* bit[15-15]: [decoder value: 207] source: FBCRAW_2_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vpwr_17        : 1;  /* bit[16-16]: [decoder value: 208] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__eof_vpwr_19      : 1;  /* bit[17-17]: [decoder value: 209] source: FBCRAW_2_2. Description: Video port [x] end of frame */
        unsigned int  stat3a_1__cvdr_rt__eof_vpwr_20        : 1;  /* bit[18-18]: [decoder value: 210] source: STAT3A_1. Description: Video port [x] end of frame */
        unsigned int  stat3a_2__cvdr_rt__eof_vpwr_21        : 1;  /* bit[19-19]: [decoder value: 211] source: STAT3A_2. Description: Video port [x] end of frame */
        unsigned int  stream_router_3__cvdr_rt__eof_vpwr_22 : 1;  /* bit[20-20]: [decoder value: 212] source: STREAM_ROUTER(3). Description: Video port [x] end of frame */
        unsigned int  stream_router_4__cvdr_rt__eof_vpwr_23 : 1;  /* bit[21-21]: [decoder value: 213] source: STREAM_ROUTER(4). Description: Video port [x] end of frame */
        unsigned int  stream_router_5__cvdr_rt__eof_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 214] source: STREAM_ROUTER(5). Description: Video port [x] end of frame */
        unsigned int  jpgenc__cvdr_rt__eof_vpwr_25          : 1;  /* bit[23-23]: [decoder value: 215] source: JPGENC. Description: Video port [x] end of frame */
        unsigned int  reserved_6                            : 1;  /* bit[24-24]: [decoder value: 216] source: ISP_FE_1. Description: Software Write request acknowledge */
        unsigned int  reserved_7                            : 1;  /* bit[25-25]: [decoder value: 217] source: ISP_FE_1. Description: Software Read request acknowledge */
        unsigned int  reserved_8                            : 1;  /* bit[26-26]: [decoder value: 218] source: ISP_FE_2. Description: Software Write request acknowledge */
        unsigned int  reserved_9                            : 1;  /* bit[27-27]: [decoder value: 219] source: ISP_FE_2. Description: Software Read request acknowledge */
        unsigned int  reserved_10                           : 1;  /* bit[28-28]: [decoder value: 220] source: SCALER_1_1(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_11                           : 1;  /* bit[29-29]: [decoder value: 221] source: SCALER_1_1(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_12                           : 1;  /* bit[30-30]: [decoder value: 222] source: SCALER_1_1(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_13                           : 1;  /* bit[31-31]: [decoder value: 223] source: SCALER_1_1(UV). Description: Software Read request acknowledge */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_START          (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_END            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_START          (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_END            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_START      (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_END        (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_START     (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_END       (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_START      (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_END        (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_START     (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_END       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_START         (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_END           (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_START         (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_END           (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_START       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_END         (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_START         (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_END           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_START         (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_END           (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_START         (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_END           (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_START  (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_END    (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_START           (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_END             (23)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_UNION
 结构说明  : IRQ_MERGER_RIS_FRPROC_0 寄存器结构定义。地址偏移量:0xC4，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] FRPROC register (bloc 0 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__eof_vpwr_0         : 1;  /* bit[0-0]  : [decoder value: 192] source: OTAP_1_1. Description: Video port [x] end of frame */
        unsigned int  otap_1_2__cvdr_rt__eof_vpwr_1         : 1;  /* bit[1-1]  : [decoder value: 193] source: OTAP_1_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[2-2]  : [decoder value: 194] source: SCALER_3(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_1                            : 1;  /* bit[3-3]  : [decoder value: 195] source: SCALER_3(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__eof_vpwr_4     : 1;  /* bit[4-4]  : [decoder value: 196] source: SCALER_2_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__eof_vpwr_5    : 1;  /* bit[5-5]  : [decoder value: 197] source: SCALER_2_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_2                            : 1;  /* bit[6-6]  : [decoder value: 198] source: SCALER_2_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_3                            : 1;  /* bit[7-7]  : [decoder value: 199] source: SCALER_2_2(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__eof_vpwr_8     : 1;  /* bit[8-8]  : [decoder value: 200] source: SCALER_1_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__eof_vpwr_9    : 1;  /* bit[9-9]  : [decoder value: 201] source: SCALER_1_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_4                            : 1;  /* bit[10-10]: [decoder value: 202] source: SCALER_1_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_5                            : 1;  /* bit[11-11]: [decoder value: 203] source: SCALER_1_2(UV). Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__eof_vpwr_14        : 1;  /* bit[12-12]: [decoder value: 204] source: OTAP_2_1. Description: Video port [x] end of frame */
        unsigned int  otap_2_2__cvdr_rt__eof_vpwr_15        : 1;  /* bit[13-13]: [decoder value: 205] source: OTAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vpwr_16        : 1;  /* bit[14-14]: [decoder value: 206] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__eof_vpwr_18      : 1;  /* bit[15-15]: [decoder value: 207] source: FBCRAW_2_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vpwr_17        : 1;  /* bit[16-16]: [decoder value: 208] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__eof_vpwr_19      : 1;  /* bit[17-17]: [decoder value: 209] source: FBCRAW_2_2. Description: Video port [x] end of frame */
        unsigned int  stat3a_1__cvdr_rt__eof_vpwr_20        : 1;  /* bit[18-18]: [decoder value: 210] source: STAT3A_1. Description: Video port [x] end of frame */
        unsigned int  stat3a_2__cvdr_rt__eof_vpwr_21        : 1;  /* bit[19-19]: [decoder value: 211] source: STAT3A_2. Description: Video port [x] end of frame */
        unsigned int  stream_router_3__cvdr_rt__eof_vpwr_22 : 1;  /* bit[20-20]: [decoder value: 212] source: STREAM_ROUTER(3). Description: Video port [x] end of frame */
        unsigned int  stream_router_4__cvdr_rt__eof_vpwr_23 : 1;  /* bit[21-21]: [decoder value: 213] source: STREAM_ROUTER(4). Description: Video port [x] end of frame */
        unsigned int  stream_router_5__cvdr_rt__eof_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 214] source: STREAM_ROUTER(5). Description: Video port [x] end of frame */
        unsigned int  jpgenc__cvdr_rt__eof_vpwr_25          : 1;  /* bit[23-23]: [decoder value: 215] source: JPGENC. Description: Video port [x] end of frame */
        unsigned int  reserved_6                            : 1;  /* bit[24-24]: [decoder value: 216] source: ISP_FE_1. Description: Software Write request acknowledge */
        unsigned int  reserved_7                            : 1;  /* bit[25-25]: [decoder value: 217] source: ISP_FE_1. Description: Software Read request acknowledge */
        unsigned int  reserved_8                            : 1;  /* bit[26-26]: [decoder value: 218] source: ISP_FE_2. Description: Software Write request acknowledge */
        unsigned int  reserved_9                            : 1;  /* bit[27-27]: [decoder value: 219] source: ISP_FE_2. Description: Software Read request acknowledge */
        unsigned int  reserved_10                           : 1;  /* bit[28-28]: [decoder value: 220] source: SCALER_1_1(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_11                           : 1;  /* bit[29-29]: [decoder value: 221] source: SCALER_1_1(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_12                           : 1;  /* bit[30-30]: [decoder value: 222] source: SCALER_1_1(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_13                           : 1;  /* bit[31-31]: [decoder value: 223] source: SCALER_1_1(UV). Description: Software Read request acknowledge */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_START          (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_END            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_START          (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_END            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_START      (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_END        (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_START     (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_END       (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_START      (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_END        (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_START     (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_END       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_START         (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_END           (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_START         (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_END           (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_START       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_END         (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_START         (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_END           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_START         (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_END           (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_START         (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_END           (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_START  (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_END    (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_START           (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_END             (23)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_UNION
 结构说明  : IRQ_MERGER_MIS_FRPROC_0 寄存器结构定义。地址偏移量:0xC8，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] FRPROC register (bloc 0 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__eof_vpwr_0         : 1;  /* bit[0-0]  : [decoder value: 192] source: OTAP_1_1. Description: Video port [x] end of frame */
        unsigned int  otap_1_2__cvdr_rt__eof_vpwr_1         : 1;  /* bit[1-1]  : [decoder value: 193] source: OTAP_1_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[2-2]  : [decoder value: 194] source: SCALER_3(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_1                            : 1;  /* bit[3-3]  : [decoder value: 195] source: SCALER_3(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__eof_vpwr_4     : 1;  /* bit[4-4]  : [decoder value: 196] source: SCALER_2_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__eof_vpwr_5    : 1;  /* bit[5-5]  : [decoder value: 197] source: SCALER_2_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_2                            : 1;  /* bit[6-6]  : [decoder value: 198] source: SCALER_2_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_3                            : 1;  /* bit[7-7]  : [decoder value: 199] source: SCALER_2_2(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__eof_vpwr_8     : 1;  /* bit[8-8]  : [decoder value: 200] source: SCALER_1_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__eof_vpwr_9    : 1;  /* bit[9-9]  : [decoder value: 201] source: SCALER_1_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_4                            : 1;  /* bit[10-10]: [decoder value: 202] source: SCALER_1_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_5                            : 1;  /* bit[11-11]: [decoder value: 203] source: SCALER_1_2(UV). Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__eof_vpwr_14        : 1;  /* bit[12-12]: [decoder value: 204] source: OTAP_2_1. Description: Video port [x] end of frame */
        unsigned int  otap_2_2__cvdr_rt__eof_vpwr_15        : 1;  /* bit[13-13]: [decoder value: 205] source: OTAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vpwr_16        : 1;  /* bit[14-14]: [decoder value: 206] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__eof_vpwr_18      : 1;  /* bit[15-15]: [decoder value: 207] source: FBCRAW_2_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vpwr_17        : 1;  /* bit[16-16]: [decoder value: 208] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__eof_vpwr_19      : 1;  /* bit[17-17]: [decoder value: 209] source: FBCRAW_2_2. Description: Video port [x] end of frame */
        unsigned int  stat3a_1__cvdr_rt__eof_vpwr_20        : 1;  /* bit[18-18]: [decoder value: 210] source: STAT3A_1. Description: Video port [x] end of frame */
        unsigned int  stat3a_2__cvdr_rt__eof_vpwr_21        : 1;  /* bit[19-19]: [decoder value: 211] source: STAT3A_2. Description: Video port [x] end of frame */
        unsigned int  stream_router_3__cvdr_rt__eof_vpwr_22 : 1;  /* bit[20-20]: [decoder value: 212] source: STREAM_ROUTER(3). Description: Video port [x] end of frame */
        unsigned int  stream_router_4__cvdr_rt__eof_vpwr_23 : 1;  /* bit[21-21]: [decoder value: 213] source: STREAM_ROUTER(4). Description: Video port [x] end of frame */
        unsigned int  stream_router_5__cvdr_rt__eof_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 214] source: STREAM_ROUTER(5). Description: Video port [x] end of frame */
        unsigned int  jpgenc__cvdr_rt__eof_vpwr_25          : 1;  /* bit[23-23]: [decoder value: 215] source: JPGENC. Description: Video port [x] end of frame */
        unsigned int  reserved_6                            : 1;  /* bit[24-24]: [decoder value: 216] source: ISP_FE_1. Description: Software Write request acknowledge */
        unsigned int  reserved_7                            : 1;  /* bit[25-25]: [decoder value: 217] source: ISP_FE_1. Description: Software Read request acknowledge */
        unsigned int  reserved_8                            : 1;  /* bit[26-26]: [decoder value: 218] source: ISP_FE_2. Description: Software Write request acknowledge */
        unsigned int  reserved_9                            : 1;  /* bit[27-27]: [decoder value: 219] source: ISP_FE_2. Description: Software Read request acknowledge */
        unsigned int  reserved_10                           : 1;  /* bit[28-28]: [decoder value: 220] source: SCALER_1_1(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_11                           : 1;  /* bit[29-29]: [decoder value: 221] source: SCALER_1_1(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_12                           : 1;  /* bit[30-30]: [decoder value: 222] source: SCALER_1_1(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_13                           : 1;  /* bit[31-31]: [decoder value: 223] source: SCALER_1_1(UV). Description: Software Read request acknowledge */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_START          (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_END            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_START          (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_END            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_START      (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_END        (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_START     (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_END       (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_START      (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_END        (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_START     (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_END       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_START         (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_END           (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_START         (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_END           (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_START       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_END         (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_START         (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_END           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_START         (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_END           (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_START         (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_END           (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_START  (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_END    (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_START           (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_END             (23)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_UNION
 结构说明  : IRQ_MERGER_ICR_FRPROC_0 寄存器结构定义。地址偏移量:0xCC，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] FRPROC register (bloc 0 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__eof_vpwr_0         : 1;  /* bit[0-0]  : [decoder value: 192] source: OTAP_1_1. Description: Video port [x] end of frame */
        unsigned int  otap_1_2__cvdr_rt__eof_vpwr_1         : 1;  /* bit[1-1]  : [decoder value: 193] source: OTAP_1_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[2-2]  : [decoder value: 194] source: SCALER_3(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_1                            : 1;  /* bit[3-3]  : [decoder value: 195] source: SCALER_3(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__eof_vpwr_4     : 1;  /* bit[4-4]  : [decoder value: 196] source: SCALER_2_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__eof_vpwr_5    : 1;  /* bit[5-5]  : [decoder value: 197] source: SCALER_2_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_2                            : 1;  /* bit[6-6]  : [decoder value: 198] source: SCALER_2_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_3                            : 1;  /* bit[7-7]  : [decoder value: 199] source: SCALER_2_2(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__eof_vpwr_8     : 1;  /* bit[8-8]  : [decoder value: 200] source: SCALER_1_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__eof_vpwr_9    : 1;  /* bit[9-9]  : [decoder value: 201] source: SCALER_1_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_4                            : 1;  /* bit[10-10]: [decoder value: 202] source: SCALER_1_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_5                            : 1;  /* bit[11-11]: [decoder value: 203] source: SCALER_1_2(UV). Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__eof_vpwr_14        : 1;  /* bit[12-12]: [decoder value: 204] source: OTAP_2_1. Description: Video port [x] end of frame */
        unsigned int  otap_2_2__cvdr_rt__eof_vpwr_15        : 1;  /* bit[13-13]: [decoder value: 205] source: OTAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vpwr_16        : 1;  /* bit[14-14]: [decoder value: 206] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__eof_vpwr_18      : 1;  /* bit[15-15]: [decoder value: 207] source: FBCRAW_2_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vpwr_17        : 1;  /* bit[16-16]: [decoder value: 208] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__eof_vpwr_19      : 1;  /* bit[17-17]: [decoder value: 209] source: FBCRAW_2_2. Description: Video port [x] end of frame */
        unsigned int  stat3a_1__cvdr_rt__eof_vpwr_20        : 1;  /* bit[18-18]: [decoder value: 210] source: STAT3A_1. Description: Video port [x] end of frame */
        unsigned int  stat3a_2__cvdr_rt__eof_vpwr_21        : 1;  /* bit[19-19]: [decoder value: 211] source: STAT3A_2. Description: Video port [x] end of frame */
        unsigned int  stream_router_3__cvdr_rt__eof_vpwr_22 : 1;  /* bit[20-20]: [decoder value: 212] source: STREAM_ROUTER(3). Description: Video port [x] end of frame */
        unsigned int  stream_router_4__cvdr_rt__eof_vpwr_23 : 1;  /* bit[21-21]: [decoder value: 213] source: STREAM_ROUTER(4). Description: Video port [x] end of frame */
        unsigned int  stream_router_5__cvdr_rt__eof_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 214] source: STREAM_ROUTER(5). Description: Video port [x] end of frame */
        unsigned int  jpgenc__cvdr_rt__eof_vpwr_25          : 1;  /* bit[23-23]: [decoder value: 215] source: JPGENC. Description: Video port [x] end of frame */
        unsigned int  reserved_6                            : 1;  /* bit[24-24]: [decoder value: 216] source: ISP_FE_1. Description: Software Write request acknowledge */
        unsigned int  reserved_7                            : 1;  /* bit[25-25]: [decoder value: 217] source: ISP_FE_1. Description: Software Read request acknowledge */
        unsigned int  reserved_8                            : 1;  /* bit[26-26]: [decoder value: 218] source: ISP_FE_2. Description: Software Write request acknowledge */
        unsigned int  reserved_9                            : 1;  /* bit[27-27]: [decoder value: 219] source: ISP_FE_2. Description: Software Read request acknowledge */
        unsigned int  reserved_10                           : 1;  /* bit[28-28]: [decoder value: 220] source: SCALER_1_1(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_11                           : 1;  /* bit[29-29]: [decoder value: 221] source: SCALER_1_1(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_12                           : 1;  /* bit[30-30]: [decoder value: 222] source: SCALER_1_1(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_13                           : 1;  /* bit[31-31]: [decoder value: 223] source: SCALER_1_1(UV). Description: Software Read request acknowledge */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_START          (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_END            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_START          (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_END            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_START      (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_END        (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_START     (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_END       (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_START      (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_END        (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_START     (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_END       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_START         (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_END           (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_START         (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_END           (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_START       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_END         (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_START         (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_END           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_START         (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_END           (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_START         (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_END           (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_START  (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_END    (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_START           (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_END             (23)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_UNION
 结构说明  : IRQ_MERGER_ISR_FRPROC_0 寄存器结构定义。地址偏移量:0xD0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] FRPROC register (bloc 0 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  otap_1_1__cvdr_rt__eof_vpwr_0         : 1;  /* bit[0-0]  : [decoder value: 192] source: OTAP_1_1. Description: Video port [x] end of frame */
        unsigned int  otap_1_2__cvdr_rt__eof_vpwr_1         : 1;  /* bit[1-1]  : [decoder value: 193] source: OTAP_1_2. Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[2-2]  : [decoder value: 194] source: SCALER_3(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_1                            : 1;  /* bit[3-3]  : [decoder value: 195] source: SCALER_3(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_y__cvdr_rt__eof_vpwr_4     : 1;  /* bit[4-4]  : [decoder value: 196] source: SCALER_2_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_2_1_uv__cvdr_rt__eof_vpwr_5    : 1;  /* bit[5-5]  : [decoder value: 197] source: SCALER_2_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_2                            : 1;  /* bit[6-6]  : [decoder value: 198] source: SCALER_2_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_3                            : 1;  /* bit[7-7]  : [decoder value: 199] source: SCALER_2_2(UV). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_y__cvdr_rt__eof_vpwr_8     : 1;  /* bit[8-8]  : [decoder value: 200] source: SCALER_1_1(Y). Description: Video port [x] end of frame */
        unsigned int  scaler_1_1_uv__cvdr_rt__eof_vpwr_9    : 1;  /* bit[9-9]  : [decoder value: 201] source: SCALER_1_1(UV). Description: Video port [x] end of frame */
        unsigned int  reserved_4                            : 1;  /* bit[10-10]: [decoder value: 202] source: SCALER_1_2(Y). Description: Video port [x] end of frame */
        unsigned int  reserved_5                            : 1;  /* bit[11-11]: [decoder value: 203] source: SCALER_1_2(UV). Description: Video port [x] end of frame */
        unsigned int  otap_2_1__cvdr_rt__eof_vpwr_14        : 1;  /* bit[12-12]: [decoder value: 204] source: OTAP_2_1. Description: Video port [x] end of frame */
        unsigned int  otap_2_2__cvdr_rt__eof_vpwr_15        : 1;  /* bit[13-13]: [decoder value: 205] source: OTAP_2_2. Description: Video port [x] end of frame */
        unsigned int  isp_fe_1__cvdr_rt__eof_vpwr_16        : 1;  /* bit[14-14]: [decoder value: 206] source: ISP_FE_1. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_1__cvdr_rt__eof_vpwr_18      : 1;  /* bit[15-15]: [decoder value: 207] source: FBCRAW_2_1. Description: Video port [x] end of frame */
        unsigned int  isp_fe_2__cvdr_rt__eof_vpwr_17        : 1;  /* bit[16-16]: [decoder value: 208] source: ISP_FE_2. Description: Video port [x] end of frame */
        unsigned int  fbcraw_2_2__cvdr_rt__eof_vpwr_19      : 1;  /* bit[17-17]: [decoder value: 209] source: FBCRAW_2_2. Description: Video port [x] end of frame */
        unsigned int  stat3a_1__cvdr_rt__eof_vpwr_20        : 1;  /* bit[18-18]: [decoder value: 210] source: STAT3A_1. Description: Video port [x] end of frame */
        unsigned int  stat3a_2__cvdr_rt__eof_vpwr_21        : 1;  /* bit[19-19]: [decoder value: 211] source: STAT3A_2. Description: Video port [x] end of frame */
        unsigned int  stream_router_3__cvdr_rt__eof_vpwr_22 : 1;  /* bit[20-20]: [decoder value: 212] source: STREAM_ROUTER(3). Description: Video port [x] end of frame */
        unsigned int  stream_router_4__cvdr_rt__eof_vpwr_23 : 1;  /* bit[21-21]: [decoder value: 213] source: STREAM_ROUTER(4). Description: Video port [x] end of frame */
        unsigned int  stream_router_5__cvdr_rt__eof_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 214] source: STREAM_ROUTER(5). Description: Video port [x] end of frame */
        unsigned int  jpgenc__cvdr_rt__eof_vpwr_25          : 1;  /* bit[23-23]: [decoder value: 215] source: JPGENC. Description: Video port [x] end of frame */
        unsigned int  reserved_6                            : 1;  /* bit[24-24]: [decoder value: 216] source: ISP_FE_1. Description: Software Write request acknowledge */
        unsigned int  reserved_7                            : 1;  /* bit[25-25]: [decoder value: 217] source: ISP_FE_1. Description: Software Read request acknowledge */
        unsigned int  reserved_8                            : 1;  /* bit[26-26]: [decoder value: 218] source: ISP_FE_2. Description: Software Write request acknowledge */
        unsigned int  reserved_9                            : 1;  /* bit[27-27]: [decoder value: 219] source: ISP_FE_2. Description: Software Read request acknowledge */
        unsigned int  reserved_10                           : 1;  /* bit[28-28]: [decoder value: 220] source: SCALER_1_1(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_11                           : 1;  /* bit[29-29]: [decoder value: 221] source: SCALER_1_1(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_12                           : 1;  /* bit[30-30]: [decoder value: 222] source: SCALER_1_1(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_13                           : 1;  /* bit[31-31]: [decoder value: 223] source: SCALER_1_1(UV). Description: Software Read request acknowledge */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_START          (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_1_1__cvdr_rt__eof_vpwr_0_END            (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_START          (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_1_2__cvdr_rt__eof_vpwr_1_END            (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_START      (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_2_1_y__cvdr_rt__eof_vpwr_4_END        (4)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_START     (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_2_1_uv__cvdr_rt__eof_vpwr_5_END       (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_START      (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_1_1_y__cvdr_rt__eof_vpwr_8_END        (8)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_START     (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_scaler_1_1_uv__cvdr_rt__eof_vpwr_9_END       (9)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_START         (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_2_1__cvdr_rt__eof_vpwr_14_END           (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_START         (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_otap_2_2__cvdr_rt__eof_vpwr_15_END           (13)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_START         (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_isp_fe_1__cvdr_rt__eof_vpwr_16_END           (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_START       (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_fbcraw_2_1__cvdr_rt__eof_vpwr_18_END         (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_START         (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_isp_fe_2__cvdr_rt__eof_vpwr_17_END           (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_START       (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_fbcraw_2_2__cvdr_rt__eof_vpwr_19_END         (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_START         (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stat3a_1__cvdr_rt__eof_vpwr_20_END           (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_START         (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stat3a_2__cvdr_rt__eof_vpwr_21_END           (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_START  (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_3__cvdr_rt__eof_vpwr_22_END    (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_START  (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_4__cvdr_rt__eof_vpwr_23_END    (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_stream_router_5__cvdr_rt__eof_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_START           (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_0_jpgenc__cvdr_rt__eof_vpwr_25_END             (23)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_UNION
 结构说明  : IRQ_MERGER_IMSC_FRPROC_1 寄存器结构定义。地址偏移量:0xE0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] FRPROC register (bloc 1 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                            : 1;  /* bit[0-0]  : [decoder value: 224] source: SCALER_1_2(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_1                            : 1;  /* bit[1-1]  : [decoder value: 225] source: SCALER_1_2(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_2                            : 1;  /* bit[2-2]  : [decoder value: 226] source: SCALER_1_2(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_3                            : 1;  /* bit[3-3]  : [decoder value: 227] source: SCALER_1_2(UV). Description: Software Read request acknowledge */
        unsigned int  reserved_4                            : 1;  /* bit[4-4]  : [decoder value: 228] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  stream_router__reformater_sof_0       : 1;  /* bit[5-5]  : [decoder value: 229] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_1       : 1;  /* bit[6-6]  : [decoder value: 230] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_2       : 1;  /* bit[7-7]  : [decoder value: 231] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : [decoder value: 232] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : [decoder value: 233] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: [decoder value: 234] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_6       : 1;  /* bit[11-11]: [decoder value: 235] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_7       : 1;  /* bit[12-12]: [decoder value: 236] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_8                            : 1;  /* bit[13-13]: [decoder value: 237] source: NA. Description: end of FD processing */
        unsigned int  stat3a_1__3astats_ready               : 1;  /* bit[14-14]: [decoder value: 238] source: NA. Description: "AWB */
        unsigned int  stat3a_2__3astats_ready               : 1;  /* bit[15-15]: [decoder value: 239] source: NA. Description: "AWB */
        unsigned int  bas_1__end_of_filtering               : 1;  /* bit[16-16]: [decoder value: 240] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  bas_2__end_of_filtering               : 1;  /* bit[17-17]: [decoder value: 241] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  statdis_1__dis_ready                  : 1;  /* bit[18-18]: [decoder value: 242] source: NA. Description: statistics ready for firmware processing */
        unsigned int  statdis_2__dis_ready                  : 1;  /* bit[19-19]: [decoder value: 243] source: NA. Description: statistics ready for firmware processing */
        unsigned int  flash__flash_on                       : 1;  /* bit[20-20]: [decoder value: 244] source: NA. Description: Flash light is switched on */
        unsigned int  flash__flash_off                      : 1;  /* bit[21-21]: [decoder value: 245] source: NA. Description: Flash light is switched off */
        unsigned int  stream_router_5__cvdr_rt__eol_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 246] source: STREAM_ROUTER(5). Description: Video port [x] end of line */
        unsigned int  ispss_ctrl__pwm_channel_0             : 1;  /* bit[23-23]: [decoder value: 247] source: NA. Description: indicates end of PWM pulse on GPO4 */
        unsigned int  ispss_ctrl__pwm_channel_1             : 1;  /* bit[24-24]: [decoder value: 248] source: NA. Description: indicates end of PWM pulse on GPO5 */
        unsigned int  reserved_9                            : 1;  /* bit[25-25]: [decoder value: 249] source: NA. Description: indicates when histogram result is available */
        unsigned int  reserved_10                           : 1;  /* bit[26-26]: [decoder value: 250] source: NA. Description: indicates when histogram result is available */
        unsigned int  ispss_ctrl__pwm_channel_2             : 1;  /* bit[27-27]: [decoder value: 251] source: NA. Description: indicates end of PWM pulse on GPO2 */
        unsigned int  ispss_ctrl__pwm_channel_3             : 1;  /* bit[28-28]: [decoder value: 252] source: NA. Description: indicates end of PWM pulse on GPO3 */
        unsigned int  ispss_ctrl__pwm_channel_4             : 1;  /* bit[29-29]: [decoder value: 253] source: NA. Description: indicates end of PWM pulse on GPO6 */
        unsigned int  ispss_ctrl__pwm_channel_5             : 1;  /* bit[30-30]: [decoder value: 254] source: NA. Description: indicates end of PWM pulse on GPO11 */
        unsigned int  ispss_ctrl__pwm_channel_6             : 1;  /* bit[31-31]: [decoder value: 255] source: NA. Description: indicates end of PWM pulse on GPO12 */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_0_START        (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_0_END          (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_1_START        (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_1_END          (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_2_START        (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_2_END          (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_6_START        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_6_END          (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_7_START        (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router__reformater_sof_7_END          (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stat3a_1__3astats_ready_START                (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stat3a_1__3astats_ready_END                  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stat3a_2__3astats_ready_START                (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stat3a_2__3astats_ready_END                  (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_bas_1__end_of_filtering_START                (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_bas_1__end_of_filtering_END                  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_bas_2__end_of_filtering_START                (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_bas_2__end_of_filtering_END                  (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_statdis_1__dis_ready_START                   (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_statdis_1__dis_ready_END                     (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_statdis_2__dis_ready_START                   (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_statdis_2__dis_ready_END                     (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_flash__flash_on_START                        (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_flash__flash_on_END                          (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_flash__flash_off_START                       (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_flash__flash_off_END                         (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_0_START              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_0_END                (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_1_START              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_1_END                (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_2_START              (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_2_END                (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_3_START              (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_3_END                (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_4_START              (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_4_END                (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_5_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_5_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_6_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_1_ispss_ctrl__pwm_channel_6_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_UNION
 结构说明  : IRQ_MERGER_RIS_FRPROC_1 寄存器结构定义。地址偏移量:0xE4，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] FRPROC register (bloc 1 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                            : 1;  /* bit[0-0]  : [decoder value: 224] source: SCALER_1_2(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_1                            : 1;  /* bit[1-1]  : [decoder value: 225] source: SCALER_1_2(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_2                            : 1;  /* bit[2-2]  : [decoder value: 226] source: SCALER_1_2(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_3                            : 1;  /* bit[3-3]  : [decoder value: 227] source: SCALER_1_2(UV). Description: Software Read request acknowledge */
        unsigned int  reserved_4                            : 1;  /* bit[4-4]  : [decoder value: 228] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  stream_router__reformater_sof_0       : 1;  /* bit[5-5]  : [decoder value: 229] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_1       : 1;  /* bit[6-6]  : [decoder value: 230] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_2       : 1;  /* bit[7-7]  : [decoder value: 231] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : [decoder value: 232] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : [decoder value: 233] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: [decoder value: 234] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_6       : 1;  /* bit[11-11]: [decoder value: 235] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_7       : 1;  /* bit[12-12]: [decoder value: 236] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_8                            : 1;  /* bit[13-13]: [decoder value: 237] source: NA. Description: end of FD processing */
        unsigned int  stat3a_1__3astats_ready               : 1;  /* bit[14-14]: [decoder value: 238] source: NA. Description: "AWB */
        unsigned int  stat3a_2__3astats_ready               : 1;  /* bit[15-15]: [decoder value: 239] source: NA. Description: "AWB */
        unsigned int  bas_1__end_of_filtering               : 1;  /* bit[16-16]: [decoder value: 240] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  bas_2__end_of_filtering               : 1;  /* bit[17-17]: [decoder value: 241] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  statdis_1__dis_ready                  : 1;  /* bit[18-18]: [decoder value: 242] source: NA. Description: statistics ready for firmware processing */
        unsigned int  statdis_2__dis_ready                  : 1;  /* bit[19-19]: [decoder value: 243] source: NA. Description: statistics ready for firmware processing */
        unsigned int  flash__flash_on                       : 1;  /* bit[20-20]: [decoder value: 244] source: NA. Description: Flash light is switched on */
        unsigned int  flash__flash_off                      : 1;  /* bit[21-21]: [decoder value: 245] source: NA. Description: Flash light is switched off */
        unsigned int  stream_router_5__cvdr_rt__eol_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 246] source: STREAM_ROUTER(5). Description: Video port [x] end of line */
        unsigned int  ispss_ctrl__pwm_channel_0             : 1;  /* bit[23-23]: [decoder value: 247] source: NA. Description: indicates end of PWM pulse on GPO4 */
        unsigned int  ispss_ctrl__pwm_channel_1             : 1;  /* bit[24-24]: [decoder value: 248] source: NA. Description: indicates end of PWM pulse on GPO5 */
        unsigned int  reserved_9                            : 1;  /* bit[25-25]: [decoder value: 249] source: NA. Description: indicates when histogram result is available */
        unsigned int  reserved_10                           : 1;  /* bit[26-26]: [decoder value: 250] source: NA. Description: indicates when histogram result is available */
        unsigned int  ispss_ctrl__pwm_channel_2             : 1;  /* bit[27-27]: [decoder value: 251] source: NA. Description: indicates end of PWM pulse on GPO2 */
        unsigned int  ispss_ctrl__pwm_channel_3             : 1;  /* bit[28-28]: [decoder value: 252] source: NA. Description: indicates end of PWM pulse on GPO3 */
        unsigned int  ispss_ctrl__pwm_channel_4             : 1;  /* bit[29-29]: [decoder value: 253] source: NA. Description: indicates end of PWM pulse on GPO6 */
        unsigned int  ispss_ctrl__pwm_channel_5             : 1;  /* bit[30-30]: [decoder value: 254] source: NA. Description: indicates end of PWM pulse on GPO11 */
        unsigned int  ispss_ctrl__pwm_channel_6             : 1;  /* bit[31-31]: [decoder value: 255] source: NA. Description: indicates end of PWM pulse on GPO12 */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_0_START        (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_0_END          (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_1_START        (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_1_END          (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_2_START        (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_2_END          (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_6_START        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_6_END          (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_7_START        (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router__reformater_sof_7_END          (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stat3a_1__3astats_ready_START                (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stat3a_1__3astats_ready_END                  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stat3a_2__3astats_ready_START                (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stat3a_2__3astats_ready_END                  (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_bas_1__end_of_filtering_START                (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_bas_1__end_of_filtering_END                  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_bas_2__end_of_filtering_START                (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_bas_2__end_of_filtering_END                  (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_statdis_1__dis_ready_START                   (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_statdis_1__dis_ready_END                     (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_statdis_2__dis_ready_START                   (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_statdis_2__dis_ready_END                     (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_flash__flash_on_START                        (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_flash__flash_on_END                          (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_flash__flash_off_START                       (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_flash__flash_off_END                         (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_0_START              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_0_END                (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_1_START              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_1_END                (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_2_START              (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_2_END                (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_3_START              (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_3_END                (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_4_START              (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_4_END                (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_5_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_5_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_6_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_1_ispss_ctrl__pwm_channel_6_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_UNION
 结构说明  : IRQ_MERGER_MIS_FRPROC_1 寄存器结构定义。地址偏移量:0xE8，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] FRPROC register (bloc 1 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                            : 1;  /* bit[0-0]  : [decoder value: 224] source: SCALER_1_2(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_1                            : 1;  /* bit[1-1]  : [decoder value: 225] source: SCALER_1_2(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_2                            : 1;  /* bit[2-2]  : [decoder value: 226] source: SCALER_1_2(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_3                            : 1;  /* bit[3-3]  : [decoder value: 227] source: SCALER_1_2(UV). Description: Software Read request acknowledge */
        unsigned int  reserved_4                            : 1;  /* bit[4-4]  : [decoder value: 228] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  stream_router__reformater_sof_0       : 1;  /* bit[5-5]  : [decoder value: 229] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_1       : 1;  /* bit[6-6]  : [decoder value: 230] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_2       : 1;  /* bit[7-7]  : [decoder value: 231] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : [decoder value: 232] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : [decoder value: 233] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: [decoder value: 234] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_6       : 1;  /* bit[11-11]: [decoder value: 235] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_7       : 1;  /* bit[12-12]: [decoder value: 236] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_8                            : 1;  /* bit[13-13]: [decoder value: 237] source: NA. Description: end of FD processing */
        unsigned int  stat3a_1__3astats_ready               : 1;  /* bit[14-14]: [decoder value: 238] source: NA. Description: "AWB */
        unsigned int  stat3a_2__3astats_ready               : 1;  /* bit[15-15]: [decoder value: 239] source: NA. Description: "AWB */
        unsigned int  bas_1__end_of_filtering               : 1;  /* bit[16-16]: [decoder value: 240] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  bas_2__end_of_filtering               : 1;  /* bit[17-17]: [decoder value: 241] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  statdis_1__dis_ready                  : 1;  /* bit[18-18]: [decoder value: 242] source: NA. Description: statistics ready for firmware processing */
        unsigned int  statdis_2__dis_ready                  : 1;  /* bit[19-19]: [decoder value: 243] source: NA. Description: statistics ready for firmware processing */
        unsigned int  flash__flash_on                       : 1;  /* bit[20-20]: [decoder value: 244] source: NA. Description: Flash light is switched on */
        unsigned int  flash__flash_off                      : 1;  /* bit[21-21]: [decoder value: 245] source: NA. Description: Flash light is switched off */
        unsigned int  stream_router_5__cvdr_rt__eol_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 246] source: STREAM_ROUTER(5). Description: Video port [x] end of line */
        unsigned int  ispss_ctrl__pwm_channel_0             : 1;  /* bit[23-23]: [decoder value: 247] source: NA. Description: indicates end of PWM pulse on GPO4 */
        unsigned int  ispss_ctrl__pwm_channel_1             : 1;  /* bit[24-24]: [decoder value: 248] source: NA. Description: indicates end of PWM pulse on GPO5 */
        unsigned int  reserved_9                            : 1;  /* bit[25-25]: [decoder value: 249] source: NA. Description: indicates when histogram result is available */
        unsigned int  reserved_10                           : 1;  /* bit[26-26]: [decoder value: 250] source: NA. Description: indicates when histogram result is available */
        unsigned int  ispss_ctrl__pwm_channel_2             : 1;  /* bit[27-27]: [decoder value: 251] source: NA. Description: indicates end of PWM pulse on GPO2 */
        unsigned int  ispss_ctrl__pwm_channel_3             : 1;  /* bit[28-28]: [decoder value: 252] source: NA. Description: indicates end of PWM pulse on GPO3 */
        unsigned int  ispss_ctrl__pwm_channel_4             : 1;  /* bit[29-29]: [decoder value: 253] source: NA. Description: indicates end of PWM pulse on GPO6 */
        unsigned int  ispss_ctrl__pwm_channel_5             : 1;  /* bit[30-30]: [decoder value: 254] source: NA. Description: indicates end of PWM pulse on GPO11 */
        unsigned int  ispss_ctrl__pwm_channel_6             : 1;  /* bit[31-31]: [decoder value: 255] source: NA. Description: indicates end of PWM pulse on GPO12 */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_0_START        (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_0_END          (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_1_START        (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_1_END          (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_2_START        (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_2_END          (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_6_START        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_6_END          (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_7_START        (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router__reformater_sof_7_END          (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stat3a_1__3astats_ready_START                (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stat3a_1__3astats_ready_END                  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stat3a_2__3astats_ready_START                (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stat3a_2__3astats_ready_END                  (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_bas_1__end_of_filtering_START                (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_bas_1__end_of_filtering_END                  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_bas_2__end_of_filtering_START                (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_bas_2__end_of_filtering_END                  (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_statdis_1__dis_ready_START                   (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_statdis_1__dis_ready_END                     (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_statdis_2__dis_ready_START                   (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_statdis_2__dis_ready_END                     (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_flash__flash_on_START                        (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_flash__flash_on_END                          (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_flash__flash_off_START                       (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_flash__flash_off_END                         (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_0_START              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_0_END                (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_1_START              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_1_END                (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_2_START              (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_2_END                (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_3_START              (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_3_END                (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_4_START              (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_4_END                (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_5_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_5_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_6_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_1_ispss_ctrl__pwm_channel_6_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_UNION
 结构说明  : IRQ_MERGER_ICR_FRPROC_1 寄存器结构定义。地址偏移量:0xEC，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] FRPROC register (bloc 1 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                            : 1;  /* bit[0-0]  : [decoder value: 224] source: SCALER_1_2(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_1                            : 1;  /* bit[1-1]  : [decoder value: 225] source: SCALER_1_2(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_2                            : 1;  /* bit[2-2]  : [decoder value: 226] source: SCALER_1_2(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_3                            : 1;  /* bit[3-3]  : [decoder value: 227] source: SCALER_1_2(UV). Description: Software Read request acknowledge */
        unsigned int  reserved_4                            : 1;  /* bit[4-4]  : [decoder value: 228] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  stream_router__reformater_sof_0       : 1;  /* bit[5-5]  : [decoder value: 229] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_1       : 1;  /* bit[6-6]  : [decoder value: 230] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_2       : 1;  /* bit[7-7]  : [decoder value: 231] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : [decoder value: 232] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : [decoder value: 233] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: [decoder value: 234] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_6       : 1;  /* bit[11-11]: [decoder value: 235] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_7       : 1;  /* bit[12-12]: [decoder value: 236] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_8                            : 1;  /* bit[13-13]: [decoder value: 237] source: NA. Description: end of FD processing */
        unsigned int  stat3a_1__3astats_ready               : 1;  /* bit[14-14]: [decoder value: 238] source: NA. Description: "AWB */
        unsigned int  stat3a_2__3astats_ready               : 1;  /* bit[15-15]: [decoder value: 239] source: NA. Description: "AWB */
        unsigned int  bas_1__end_of_filtering               : 1;  /* bit[16-16]: [decoder value: 240] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  bas_2__end_of_filtering               : 1;  /* bit[17-17]: [decoder value: 241] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  statdis_1__dis_ready                  : 1;  /* bit[18-18]: [decoder value: 242] source: NA. Description: statistics ready for firmware processing */
        unsigned int  statdis_2__dis_ready                  : 1;  /* bit[19-19]: [decoder value: 243] source: NA. Description: statistics ready for firmware processing */
        unsigned int  flash__flash_on                       : 1;  /* bit[20-20]: [decoder value: 244] source: NA. Description: Flash light is switched on */
        unsigned int  flash__flash_off                      : 1;  /* bit[21-21]: [decoder value: 245] source: NA. Description: Flash light is switched off */
        unsigned int  stream_router_5__cvdr_rt__eol_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 246] source: STREAM_ROUTER(5). Description: Video port [x] end of line */
        unsigned int  ispss_ctrl__pwm_channel_0             : 1;  /* bit[23-23]: [decoder value: 247] source: NA. Description: indicates end of PWM pulse on GPO4 */
        unsigned int  ispss_ctrl__pwm_channel_1             : 1;  /* bit[24-24]: [decoder value: 248] source: NA. Description: indicates end of PWM pulse on GPO5 */
        unsigned int  reserved_9                            : 1;  /* bit[25-25]: [decoder value: 249] source: NA. Description: indicates when histogram result is available */
        unsigned int  reserved_10                           : 1;  /* bit[26-26]: [decoder value: 250] source: NA. Description: indicates when histogram result is available */
        unsigned int  ispss_ctrl__pwm_channel_2             : 1;  /* bit[27-27]: [decoder value: 251] source: NA. Description: indicates end of PWM pulse on GPO2 */
        unsigned int  ispss_ctrl__pwm_channel_3             : 1;  /* bit[28-28]: [decoder value: 252] source: NA. Description: indicates end of PWM pulse on GPO3 */
        unsigned int  ispss_ctrl__pwm_channel_4             : 1;  /* bit[29-29]: [decoder value: 253] source: NA. Description: indicates end of PWM pulse on GPO6 */
        unsigned int  ispss_ctrl__pwm_channel_5             : 1;  /* bit[30-30]: [decoder value: 254] source: NA. Description: indicates end of PWM pulse on GPO11 */
        unsigned int  ispss_ctrl__pwm_channel_6             : 1;  /* bit[31-31]: [decoder value: 255] source: NA. Description: indicates end of PWM pulse on GPO12 */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_0_START        (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_0_END          (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_1_START        (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_1_END          (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_2_START        (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_2_END          (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_6_START        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_6_END          (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_7_START        (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router__reformater_sof_7_END          (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stat3a_1__3astats_ready_START                (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stat3a_1__3astats_ready_END                  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stat3a_2__3astats_ready_START                (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stat3a_2__3astats_ready_END                  (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_bas_1__end_of_filtering_START                (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_bas_1__end_of_filtering_END                  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_bas_2__end_of_filtering_START                (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_bas_2__end_of_filtering_END                  (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_statdis_1__dis_ready_START                   (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_statdis_1__dis_ready_END                     (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_statdis_2__dis_ready_START                   (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_statdis_2__dis_ready_END                     (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_flash__flash_on_START                        (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_flash__flash_on_END                          (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_flash__flash_off_START                       (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_flash__flash_off_END                         (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_0_START              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_0_END                (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_1_START              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_1_END                (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_2_START              (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_2_END                (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_3_START              (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_3_END                (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_4_START              (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_4_END                (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_5_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_5_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_6_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_1_ispss_ctrl__pwm_channel_6_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_UNION
 结构说明  : IRQ_MERGER_ISR_FRPROC_1 寄存器结构定义。地址偏移量:0xF0，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] FRPROC register (bloc 1 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  reserved_0                            : 1;  /* bit[0-0]  : [decoder value: 224] source: SCALER_1_2(Y). Description: Software Write request acknowledge */
        unsigned int  reserved_1                            : 1;  /* bit[1-1]  : [decoder value: 225] source: SCALER_1_2(Y). Description: Software Read request acknowledge */
        unsigned int  reserved_2                            : 1;  /* bit[2-2]  : [decoder value: 226] source: SCALER_1_2(UV). Description: Software Write request acknowledge */
        unsigned int  reserved_3                            : 1;  /* bit[3-3]  : [decoder value: 227] source: SCALER_1_2(UV). Description: Software Read request acknowledge */
        unsigned int  reserved_4                            : 1;  /* bit[4-4]  : [decoder value: 228] source: NA. Description: It is set when a full frame rescale is finished */
        unsigned int  stream_router__reformater_sof_0       : 1;  /* bit[5-5]  : [decoder value: 229] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_1       : 1;  /* bit[6-6]  : [decoder value: 230] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_2       : 1;  /* bit[7-7]  : [decoder value: 231] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : [decoder value: 232] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : [decoder value: 233] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: [decoder value: 234] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_6       : 1;  /* bit[11-11]: [decoder value: 235] source: NA. Description: Reformater start of frame */
        unsigned int  stream_router__reformater_sof_7       : 1;  /* bit[12-12]: [decoder value: 236] source: NA. Description: Reformater start of frame */
        unsigned int  reserved_8                            : 1;  /* bit[13-13]: [decoder value: 237] source: NA. Description: end of FD processing */
        unsigned int  stat3a_1__3astats_ready               : 1;  /* bit[14-14]: [decoder value: 238] source: NA. Description: "AWB */
        unsigned int  stat3a_2__3astats_ready               : 1;  /* bit[15-15]: [decoder value: 239] source: NA. Description: "AWB */
        unsigned int  bas_1__end_of_filtering               : 1;  /* bit[16-16]: [decoder value: 240] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  bas_2__end_of_filtering               : 1;  /* bit[17-17]: [decoder value: 241] source: NA. Description: Last pixel of a frame output from the Bayer-downscaler module */
        unsigned int  statdis_1__dis_ready                  : 1;  /* bit[18-18]: [decoder value: 242] source: NA. Description: statistics ready for firmware processing */
        unsigned int  statdis_2__dis_ready                  : 1;  /* bit[19-19]: [decoder value: 243] source: NA. Description: statistics ready for firmware processing */
        unsigned int  flash__flash_on                       : 1;  /* bit[20-20]: [decoder value: 244] source: NA. Description: Flash light is switched on */
        unsigned int  flash__flash_off                      : 1;  /* bit[21-21]: [decoder value: 245] source: NA. Description: Flash light is switched off */
        unsigned int  stream_router_5__cvdr_rt__eol_vpwr_24 : 1;  /* bit[22-22]: [decoder value: 246] source: STREAM_ROUTER(5). Description: Video port [x] end of line */
        unsigned int  ispss_ctrl__pwm_channel_0             : 1;  /* bit[23-23]: [decoder value: 247] source: NA. Description: indicates end of PWM pulse on GPO4 */
        unsigned int  ispss_ctrl__pwm_channel_1             : 1;  /* bit[24-24]: [decoder value: 248] source: NA. Description: indicates end of PWM pulse on GPO5 */
        unsigned int  reserved_9                            : 1;  /* bit[25-25]: [decoder value: 249] source: NA. Description: indicates when histogram result is available */
        unsigned int  reserved_10                           : 1;  /* bit[26-26]: [decoder value: 250] source: NA. Description: indicates when histogram result is available */
        unsigned int  ispss_ctrl__pwm_channel_2             : 1;  /* bit[27-27]: [decoder value: 251] source: NA. Description: indicates end of PWM pulse on GPO2 */
        unsigned int  ispss_ctrl__pwm_channel_3             : 1;  /* bit[28-28]: [decoder value: 252] source: NA. Description: indicates end of PWM pulse on GPO3 */
        unsigned int  ispss_ctrl__pwm_channel_4             : 1;  /* bit[29-29]: [decoder value: 253] source: NA. Description: indicates end of PWM pulse on GPO6 */
        unsigned int  ispss_ctrl__pwm_channel_5             : 1;  /* bit[30-30]: [decoder value: 254] source: NA. Description: indicates end of PWM pulse on GPO11 */
        unsigned int  ispss_ctrl__pwm_channel_6             : 1;  /* bit[31-31]: [decoder value: 255] source: NA. Description: indicates end of PWM pulse on GPO12 */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_0_START        (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_0_END          (5)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_1_START        (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_1_END          (6)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_2_START        (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_2_END          (7)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_6_START        (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_6_END          (11)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_7_START        (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router__reformater_sof_7_END          (12)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stat3a_1__3astats_ready_START                (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stat3a_1__3astats_ready_END                  (14)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stat3a_2__3astats_ready_START                (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stat3a_2__3astats_ready_END                  (15)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_bas_1__end_of_filtering_START                (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_bas_1__end_of_filtering_END                  (16)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_bas_2__end_of_filtering_START                (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_bas_2__end_of_filtering_END                  (17)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_statdis_1__dis_ready_START                   (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_statdis_1__dis_ready_END                     (18)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_statdis_2__dis_ready_START                   (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_statdis_2__dis_ready_END                     (19)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_flash__flash_on_START                        (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_flash__flash_on_END                          (20)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_flash__flash_off_START                       (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_flash__flash_off_END                         (21)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_START  (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_stream_router_5__cvdr_rt__eol_vpwr_24_END    (22)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_0_START              (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_0_END                (23)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_1_START              (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_1_END                (24)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_2_START              (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_2_END                (27)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_3_START              (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_3_END                (28)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_4_START              (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_4_END                (29)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_5_START              (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_5_END                (30)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_6_START              (31)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_1_ispss_ctrl__pwm_channel_6_END                (31)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_UNION
 结构说明  : IRQ_MERGER_IMSC_FRPROC_2 寄存器结构定义。地址偏移量:0x100，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] FRPROC register (bloc 2 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cmdlst__cvdr_rt__eof_vpwr_26          : 1;  /* bit[0-0]  : [decoder value: 256] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  cmdlst__cvdr_rt__eof_vprd_10          : 1;  /* bit[1-1]  : [decoder value: 257] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  stream_router_2__cvdr_rt__eof_vpwr_27 : 1;  /* bit[2-2]  : [decoder value: 258] source: STREAM_ROUTER(2). Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1                            : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2                            : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3                            : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4                            : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8                            : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9                            : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10                           : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11                           : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12                           : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13                           : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14                           : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15                           : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16                           : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17                           : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18                           : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19                           : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20                           : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21                           : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22                           : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23                           : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24                           : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25                           : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26                           : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27                           : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28                           : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_START           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_END             (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_UNION
 结构说明  : IRQ_MERGER_RIS_FRPROC_2 寄存器结构定义。地址偏移量:0x104，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] FRPROC register (bloc 2 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cmdlst__cvdr_rt__eof_vpwr_26          : 1;  /* bit[0-0]  : [decoder value: 256] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  cmdlst__cvdr_rt__eof_vprd_10          : 1;  /* bit[1-1]  : [decoder value: 257] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  stream_router_2__cvdr_rt__eof_vpwr_27 : 1;  /* bit[2-2]  : [decoder value: 258] source: STREAM_ROUTER(2). Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1                            : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2                            : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3                            : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4                            : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8                            : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9                            : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10                           : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11                           : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12                           : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13                           : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14                           : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15                           : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16                           : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17                           : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18                           : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19                           : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20                           : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21                           : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22                           : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23                           : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24                           : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25                           : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26                           : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27                           : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28                           : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_START           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_END             (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_UNION
 结构说明  : IRQ_MERGER_MIS_FRPROC_2 寄存器结构定义。地址偏移量:0x108，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] FRPROC register (bloc 2 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cmdlst__cvdr_rt__eof_vpwr_26          : 1;  /* bit[0-0]  : [decoder value: 256] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  cmdlst__cvdr_rt__eof_vprd_10          : 1;  /* bit[1-1]  : [decoder value: 257] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  stream_router_2__cvdr_rt__eof_vpwr_27 : 1;  /* bit[2-2]  : [decoder value: 258] source: STREAM_ROUTER(2). Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1                            : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2                            : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3                            : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4                            : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8                            : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9                            : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10                           : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11                           : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12                           : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13                           : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14                           : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15                           : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16                           : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17                           : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18                           : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19                           : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20                           : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21                           : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22                           : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23                           : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24                           : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25                           : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26                           : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27                           : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28                           : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_START           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_END             (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_UNION
 结构说明  : IRQ_MERGER_ICR_FRPROC_2 寄存器结构定义。地址偏移量:0x10C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] FRPROC register (bloc 2 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cmdlst__cvdr_rt__eof_vpwr_26          : 1;  /* bit[0-0]  : [decoder value: 256] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  cmdlst__cvdr_rt__eof_vprd_10          : 1;  /* bit[1-1]  : [decoder value: 257] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  stream_router_2__cvdr_rt__eof_vpwr_27 : 1;  /* bit[2-2]  : [decoder value: 258] source: STREAM_ROUTER(2). Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1                            : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2                            : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3                            : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4                            : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8                            : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9                            : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10                           : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11                           : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12                           : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13                           : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14                           : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15                           : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16                           : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17                           : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18                           : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19                           : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20                           : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21                           : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22                           : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23                           : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24                           : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25                           : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26                           : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27                           : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28                           : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_START           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_END             (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_UNION
 结构说明  : IRQ_MERGER_ISR_FRPROC_2 寄存器结构定义。地址偏移量:0x110，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] FRPROC register (bloc 2 over 2)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  cmdlst__cvdr_rt__eof_vpwr_26          : 1;  /* bit[0-0]  : [decoder value: 256] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  cmdlst__cvdr_rt__eof_vprd_10          : 1;  /* bit[1-1]  : [decoder value: 257] source: CMDLST. Description: Video port [x] end of frame */
        unsigned int  stream_router_2__cvdr_rt__eof_vpwr_27 : 1;  /* bit[2-2]  : [decoder value: 258] source: STREAM_ROUTER(2). Description: Video port [x] end of frame */
        unsigned int  reserved_0                            : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1                            : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2                            : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3                            : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4                            : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5                            : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6                            : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7                            : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8                            : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9                            : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10                           : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11                           : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12                           : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13                           : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14                           : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15                           : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16                           : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17                           : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18                           : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19                           : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20                           : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21                           : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22                           : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23                           : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24                           : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25                           : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26                           : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27                           : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28                           : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_START           (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_cmdlst__cvdr_rt__eof_vpwr_26_END             (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_START           (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_cmdlst__cvdr_rt__eof_vprd_10_END             (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_FRPROC_2_stream_router_2__cvdr_rt__eof_vpwr_27_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_UNION
 结构说明  : IRQ_MERGER_IMSC_RCOMBINED_0 寄存器结构定义。地址偏移量:0x120，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Mask Register] RCOMBINED register (bloc 0 over 0)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  irq_merger__merged_raw_0 : 1;  /* bit[0-0]  : [decoder value: 288] source: NA. Description: cmdlst channel_0 event */
        unsigned int  irq_merger__merged_raw_1 : 1;  /* bit[1-1]  : [decoder value: 289] source: NA. Description: cmdlst channel_1 event */
        unsigned int  irq_merger__merged_raw_2 : 1;  /* bit[2-2]  : [decoder value: 290] source: NA. Description: cmdlst channel_2 event */
        unsigned int  reserved_0               : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1               : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2               : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3               : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4               : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5               : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6               : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7               : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8               : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9               : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10              : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11              : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12              : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13              : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14              : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15              : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16              : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17              : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18              : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19              : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20              : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21              : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22              : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23              : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24              : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25              : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26              : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27              : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28              : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_0_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_1_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_1_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_2_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_IMSC_RCOMBINED_0_irq_merger__merged_raw_2_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_UNION
 结构说明  : IRQ_MERGER_RIS_RCOMBINED_0 寄存器结构定义。地址偏移量:0x124，初值:0x00000000，宽度:32
 寄存器说明: [Raw Interrupt Status Register] RCOMBINED register (bloc 0 over 0)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  irq_merger__merged_raw_0 : 1;  /* bit[0-0]  : [decoder value: 288] source: NA. Description: cmdlst channel_0 event */
        unsigned int  irq_merger__merged_raw_1 : 1;  /* bit[1-1]  : [decoder value: 289] source: NA. Description: cmdlst channel_1 event */
        unsigned int  irq_merger__merged_raw_2 : 1;  /* bit[2-2]  : [decoder value: 290] source: NA. Description: cmdlst channel_2 event */
        unsigned int  reserved_0               : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1               : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2               : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3               : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4               : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5               : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6               : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7               : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8               : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9               : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10              : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11              : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12              : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13              : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14              : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15              : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16              : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17              : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18              : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19              : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20              : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21              : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22              : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23              : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24              : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25              : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26              : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27              : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28              : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_0_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_1_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_1_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_2_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_RIS_RCOMBINED_0_irq_merger__merged_raw_2_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_UNION
 结构说明  : IRQ_MERGER_MIS_RCOMBINED_0 寄存器结构定义。地址偏移量:0x128，初值:0x00000000，宽度:32
 寄存器说明: [Masked Interrupt Status Register] RCOMBINED register (bloc 0 over 0)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  irq_merger__merged_raw_0 : 1;  /* bit[0-0]  : [decoder value: 288] source: NA. Description: cmdlst channel_0 event */
        unsigned int  irq_merger__merged_raw_1 : 1;  /* bit[1-1]  : [decoder value: 289] source: NA. Description: cmdlst channel_1 event */
        unsigned int  irq_merger__merged_raw_2 : 1;  /* bit[2-2]  : [decoder value: 290] source: NA. Description: cmdlst channel_2 event */
        unsigned int  reserved_0               : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1               : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2               : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3               : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4               : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5               : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6               : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7               : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8               : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9               : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10              : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11              : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12              : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13              : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14              : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15              : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16              : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17              : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18              : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19              : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20              : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21              : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22              : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23              : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24              : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25              : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26              : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27              : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28              : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_0_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_1_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_1_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_2_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MIS_RCOMBINED_0_irq_merger__merged_raw_2_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_UNION
 结构说明  : IRQ_MERGER_ICR_RCOMBINED_0 寄存器结构定义。地址偏移量:0x12C，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Clear Register] RCOMBINED register (bloc 0 over 0)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  irq_merger__merged_raw_0 : 1;  /* bit[0-0]  : [decoder value: 288] source: NA. Description: cmdlst channel_0 event */
        unsigned int  irq_merger__merged_raw_1 : 1;  /* bit[1-1]  : [decoder value: 289] source: NA. Description: cmdlst channel_1 event */
        unsigned int  irq_merger__merged_raw_2 : 1;  /* bit[2-2]  : [decoder value: 290] source: NA. Description: cmdlst channel_2 event */
        unsigned int  reserved_0               : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1               : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2               : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3               : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4               : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5               : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6               : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7               : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8               : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9               : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10              : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11              : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12              : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13              : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14              : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15              : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16              : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17              : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18              : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19              : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20              : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21              : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22              : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23              : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24              : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25              : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26              : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27              : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28              : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_0_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_1_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_1_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_2_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ICR_RCOMBINED_0_irq_merger__merged_raw_2_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_UNION
 结构说明  : IRQ_MERGER_ISR_RCOMBINED_0 寄存器结构定义。地址偏移量:0x130，初值:0x00000000，宽度:32
 寄存器说明: [Interrupt Set Register] RCOMBINED register (bloc 0 over 0)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  irq_merger__merged_raw_0 : 1;  /* bit[0-0]  : [decoder value: 288] source: NA. Description: cmdlst channel_0 event */
        unsigned int  irq_merger__merged_raw_1 : 1;  /* bit[1-1]  : [decoder value: 289] source: NA. Description: cmdlst channel_1 event */
        unsigned int  irq_merger__merged_raw_2 : 1;  /* bit[2-2]  : [decoder value: 290] source: NA. Description: cmdlst channel_2 event */
        unsigned int  reserved_0               : 1;  /* bit[3-3]  : - */
        unsigned int  reserved_1               : 1;  /* bit[4-4]  : - */
        unsigned int  reserved_2               : 1;  /* bit[5-5]  : - */
        unsigned int  reserved_3               : 1;  /* bit[6-6]  : - */
        unsigned int  reserved_4               : 1;  /* bit[7-7]  : - */
        unsigned int  reserved_5               : 1;  /* bit[8-8]  : - */
        unsigned int  reserved_6               : 1;  /* bit[9-9]  : - */
        unsigned int  reserved_7               : 1;  /* bit[10-10]: - */
        unsigned int  reserved_8               : 1;  /* bit[11-11]: - */
        unsigned int  reserved_9               : 1;  /* bit[12-12]: - */
        unsigned int  reserved_10              : 1;  /* bit[13-13]: - */
        unsigned int  reserved_11              : 1;  /* bit[14-14]: - */
        unsigned int  reserved_12              : 1;  /* bit[15-15]: - */
        unsigned int  reserved_13              : 1;  /* bit[16-16]: - */
        unsigned int  reserved_14              : 1;  /* bit[17-17]: - */
        unsigned int  reserved_15              : 1;  /* bit[18-18]: - */
        unsigned int  reserved_16              : 1;  /* bit[19-19]: - */
        unsigned int  reserved_17              : 1;  /* bit[20-20]: - */
        unsigned int  reserved_18              : 1;  /* bit[21-21]: - */
        unsigned int  reserved_19              : 1;  /* bit[22-22]: - */
        unsigned int  reserved_20              : 1;  /* bit[23-23]: - */
        unsigned int  reserved_21              : 1;  /* bit[24-24]: - */
        unsigned int  reserved_22              : 1;  /* bit[25-25]: - */
        unsigned int  reserved_23              : 1;  /* bit[26-26]: - */
        unsigned int  reserved_24              : 1;  /* bit[27-27]: - */
        unsigned int  reserved_25              : 1;  /* bit[28-28]: - */
        unsigned int  reserved_26              : 1;  /* bit[29-29]: - */
        unsigned int  reserved_27              : 1;  /* bit[30-30]: - */
        unsigned int  reserved_28              : 1;  /* bit[31-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_0_END    (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_1_START  (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_1_END    (1)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_2_START  (2)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_ISR_RCOMBINED_0_irq_merger__merged_raw_2_END    (2)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_0_MMSC 寄存器结构定义。地址偏移量:0x200，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_0] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_0 : 2;  /* bit[0-1] : [merged_raw_0] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1) */
        unsigned int  reserved     : 30; /* bit[2-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_merged_raw_0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_MMSC_merged_raw_0_END    (1)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_0_DEC0 寄存器结构定义。地址偏移量:0x204，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_0] decoder 0: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_0_dec0 : 9;  /* bit[0-8] : input RAW source number for decoder 0 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_0 (decoder 0: configure which RAW status to wait). Clearing one status RAW will clear the combined IRQ but the SW shall clear all configured RAW status sources. In case only one event is expected, the 4 decoders shall be configured to the same value. All decoder input RAW status are ANDed together to generate the combined IRQ (masked if goes to cmdlst or not masked if it is used as input source of the IRQ_MERGER module) */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_merged_raw_0_dec0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC0_merged_raw_0_dec0_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_0_DEC1 寄存器结构定义。地址偏移量:0x208，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_0] decoder 1: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_0_dec1 : 9;  /* bit[0-8] : input RAW source number for decoder 1 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_0 (decoder 1: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_merged_raw_0_dec1_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC1_merged_raw_0_dec1_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_0_DEC2 寄存器结构定义。地址偏移量:0x20C，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_0] decoder 2: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_0_dec2 : 9;  /* bit[0-8] : input RAW source number for decoder 2 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_0 (decoder 2: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_merged_raw_0_dec2_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC2_merged_raw_0_dec2_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_0_DEC3 寄存器结构定义。地址偏移量:0x210，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_0] decoder 3: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_0_dec3 : 9;  /* bit[0-8] : input RAW source number for decoder 3 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_0 (decoder 3: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_merged_raw_0_dec3_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_0_DEC3_merged_raw_0_dec3_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_1_MMSC 寄存器结构定义。地址偏移量:0x220，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_1] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_1 : 2;  /* bit[0-1] : [merged_raw_1] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1) */
        unsigned int  reserved     : 30; /* bit[2-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_merged_raw_1_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_MMSC_merged_raw_1_END    (1)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_1_DEC0 寄存器结构定义。地址偏移量:0x224，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_1] decoder 0: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_1_dec0 : 9;  /* bit[0-8] : input RAW source number for decoder 0 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_1 (decoder 0: configure which RAW status to wait). Clearing one status RAW will clear the combined IRQ but the SW shall clear all configured RAW status sources. In case only one event is expected, the 4 decoders shall be configured to the same value. All decoder input RAW status are ANDed together to generate the combined IRQ (masked if goes to cmdlst or not masked if it is used as input source of the IRQ_MERGER module) */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_merged_raw_1_dec0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC0_merged_raw_1_dec0_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_1_DEC1 寄存器结构定义。地址偏移量:0x228，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_1] decoder 1: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_1_dec1 : 9;  /* bit[0-8] : input RAW source number for decoder 1 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_1 (decoder 1: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_merged_raw_1_dec1_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC1_merged_raw_1_dec1_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_1_DEC2 寄存器结构定义。地址偏移量:0x22C，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_1] decoder 2: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_1_dec2 : 9;  /* bit[0-8] : input RAW source number for decoder 2 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_1 (decoder 2: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_merged_raw_1_dec2_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC2_merged_raw_1_dec2_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_1_DEC3 寄存器结构定义。地址偏移量:0x230，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_1] decoder 3: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_1_dec3 : 9;  /* bit[0-8] : input RAW source number for decoder 3 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_1 (decoder 3: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_merged_raw_1_dec3_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_1_DEC3_merged_raw_1_dec3_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_2_MMSC 寄存器结构定义。地址偏移量:0x240，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_2] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1)
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_2 : 2;  /* bit[0-1] : [merged_raw_2] R/W Enable bit to allow EOP event generation for CMDLST (bit 0) or CPU IRQ (bit 1) */
        unsigned int  reserved     : 30; /* bit[2-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_merged_raw_2_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_MMSC_merged_raw_2_END    (1)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_2_DEC0 寄存器结构定义。地址偏移量:0x244，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_2] decoder 0: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_2_dec0 : 9;  /* bit[0-8] : input RAW source number for decoder 0 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_2 (decoder 0: configure which RAW status to wait). Clearing one status RAW will clear the combined IRQ but the SW shall clear all configured RAW status sources. In case only one event is expected, the 4 decoders shall be configured to the same value. All decoder input RAW status are ANDed together to generate the combined IRQ (masked if goes to cmdlst or not masked if it is used as input source of the IRQ_MERGER module) */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_merged_raw_2_dec0_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC0_merged_raw_2_dec0_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_2_DEC1 寄存器结构定义。地址偏移量:0x248，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_2] decoder 1: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_2_dec1 : 9;  /* bit[0-8] : input RAW source number for decoder 1 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_2 (decoder 1: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_merged_raw_2_dec1_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC1_merged_raw_2_dec1_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_2_DEC2 寄存器结构定义。地址偏移量:0x24C，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_2] decoder 2: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_2_dec2 : 9;  /* bit[0-8] : input RAW source number for decoder 2 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_2 (decoder 2: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_merged_raw_2_dec2_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC2_merged_raw_2_dec2_END    (8)


/*****************************************************************************
 结构名    : SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_UNION
 结构说明  : IRQ_MERGER_MERGED_RAW_2_DEC3 寄存器结构定义。地址偏移量:0x250，初值:0x00000000，宽度:32
 寄存器说明: [merged_raw_2] decoder 3: configure which RAW status to wait
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int      value;
    struct
    {
        unsigned int  merged_raw_2_dec3 : 9;  /* bit[0-8] : input RAW source number for decoder 3 (refer to Interrupt RAW status register for correct value) used to generate the IRQ: IRQ_MERGER__merged_raw_2 (decoder 3: configure which RAW status to wait). */
        unsigned int  reserved          : 23; /* bit[9-31]: - */
    } reg;
} SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_UNION;
#endif
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_merged_raw_2_dec3_START  (0)
#define SOC_ISP_IRQ_MERGER_IRQ_MERGER_MERGED_RAW_2_DEC3_merged_raw_2_dec3_END    (8)






/*****************************************************************************
  8 OTHERS定义
*****************************************************************************/



/*****************************************************************************
  9 全局变量声明
*****************************************************************************/


/*****************************************************************************
  10 函数声明
*****************************************************************************/


#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif

#endif /* end of soc_isp_irq_merger_interface.h */
