autoidx 33
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:7.1-36.10"
module \pri_encoder_using_assign
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20.6-20.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$2_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21.6-21.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$3_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22.6-22.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$4_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23.6-23.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$5_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24.6-24.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$6_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25.6-25.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$7_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26.6-26.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$8_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27.6-27.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$9_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28.6-28.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29.6-29.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$11_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30.6-30.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31.6-31.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$13_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32.6-32.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$14_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33.6-33.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34.6-34.43"
  wire $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19.24-19.31"
  wire $logic_not$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$1_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19.23-34.55"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$32_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$31_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$30_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$29_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$28_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$27_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$26_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$25_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$24_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$23_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$22_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$21_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$20_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$19_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$18_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34.5-34.54"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$17_Y
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:13.14-13.24"
  wire width 4 output 1 \binary_out
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:14.8-14.14"
  wire input 3 \enable
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:15.14-15.24"
  wire width 16 input 2 \encoder_in
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20.6-20.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxxxxxxx1
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$2_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21.6-21.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxxxxxx10
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$3_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22.6-22.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxxxxx100
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$4_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23.6-23.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxxxx1000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$5_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24.6-24.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxxx10000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$6_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25.6-25.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxxx100000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$7_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26.6-26.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxxx1000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$8_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27.6-27.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxxx10000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$9_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28.6-28.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxxx100000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29.6-29.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxxx1000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$11_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30.6-30.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxxx10000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31.6-31.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxxx100000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$13_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32.6-32.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xxx1000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$14_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33.6-33.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'xx10000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34.6-34.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'x100000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19.24-19.31"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$1_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19.23-34.55"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$32
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$31_Y
    connect \B 0
    connect \S $logic_not$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$1_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$32_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$31
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$30_Y
    connect \B 0
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$2_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:20$31_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$30
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$29_Y
    connect \B 1
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$3_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:21$30_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$29
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$28_Y
    connect \B 2
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$4_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:22$29_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$28
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$27_Y
    connect \B 3
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$5_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:23$28_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$27
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$26_Y
    connect \B 4
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$6_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:24$27_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$26
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$25_Y
    connect \B 5
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$7_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:25$26_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$25
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$24_Y
    connect \B 6
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$8_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:26$25_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$24
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$23_Y
    connect \B 7
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$9_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:27$24_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$23
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$22_Y
    connect \B 8
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$10_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:28$23_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$22
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$21_Y
    connect \B 9
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$11_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:29$22_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$21
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$20_Y
    connect \B 10
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$12_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:30$21_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$20
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$19_Y
    connect \B 11
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$13_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:31$20_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$19
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$18_Y
    connect \B 12
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$14_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:32$19_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$18
    parameter \WIDTH 32
    connect \A $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$17_Y
    connect \B 13
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$15_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:33$18_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34.5-34.54"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$17
    parameter \WIDTH 32
    connect \A 15
    connect \B 14
    connect \S $eq$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$16_Y
    connect \Y $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:34$17_Y
  end
  connect \binary_out $ternary$asicworld/verilog/code_hdl_models_pri_encoder_using_assign.v:19$32_Y [3:0]
end
