// Seed: 1603073108
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_4;
  assign id_2.id_1 = id_3;
  assign id_4 = 1'd0;
  assign id_2 = id_1;
  wire id_5 = 1'h0;
  tri  id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  always @("" or negedge id_2) begin : LABEL_0
    id_1 <= 1 + 1;
    id_5 <= id_5;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
