??????????????? 
???????? 
I? ?????? 
? ? ? ? ?????????????????????????? 
? ? ? ? NSC- ????????????????? 
? ? ? ? ??  96  ?  8 ?  1 ? ~ ??  99 ?  7  ?  30  ? 
?????? ???   ?????????? 
????? ??? ???????? 
????? ???   ?????????? 
????? ??? ?????????? 
????? ??? ?????????? 
????? ???   ?????????? 
????? ??? ?????????? 
????  
?? ??(?)
 
?? ??? 
?? 
??? ??? ??? 
??? 
96 5,588,000 7 0 9 16 0 
97 5,588,000 7 0 9 16 0 
98 5,505,000 7 0 9 16 0 
 
II? ???? 
????(?) ????(?) ACI (?)  
?? ?? ?? ?? ?? 
 
SCI (?) EI (?) 
96  3  5    3  3 
97  6  4    6  6 
98  6  12    6  6 
??  15  21    15  15 
 5??????? 
 Ta-Chuan Liao, Shih-Wei Tu, Ming H. Yu, Wei-Kai Lin, Cheng-Chin Liu, 
Kuo-Jui Chang, Ya-Hsiang Tai, and Huang-Chung Cheng, “Novel 
Gate-All-Around Poly-Si TFTs With Multiple Nanowire Channels,” IEEE 
Electron Device Lett., vol. 29, no. 8, pp. 889-891, Aug. 2008. 
???????????????????????????????????
???????????????????????????????????
?????????????? 
    ?????????????????????????????????
????????(IGZO)????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????? 
 
??????? 
 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????? 
    ?????????????????????????????????
???????????????????????????????????
????????????????????????????? 150oC???
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????????????????(Substrate transfer technology)??????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
??????????????????????????????????? 
     ????????????????????????????????
???????????????????????????????????
???????????????????????????????????
??????????????? 
 
???????????????????????????????????
????????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????? 
 
 
 
 
 
 
 
 
 
 
 
 
?? ?????????????? 
 
(c)???????????: 
?????????????????????????????????
????????????????????????????? Si ????
?????(8000A???????????????????????????
???????????????????????????????????
????????????????? ????? ???????????????
???????????????????????? 23°C ? pure BOE?? 4
???????????????????????????????????
??????????????????????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
?? ????????????? 
 
(C)
??????? 
 
????????????: 
 
(a)???????? 
 
1.???????????????? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????? GaN ????
???(???????????)??????????GaN????????
??????????? GaN ?????????????????????
??????????????? GaN????? 
2
)1000~900(
2
1 NGaGaN
Co
+→
∆
 
????????????? 248 nm ? KrF??????????? 25 
ns???? 248 nm??????? 5 eV?????????????????
??????????????? 6 eV???????????(??)????
?????????? 3.4 eV????????? 248 nm?????????
?????????????????????????????????/?
?????????? ????????????? ???????? 600  
mJ/cm2?????????????? ????? 600mJ/cm2???????
??????????????????? 900°C~1000°C???? Ga ? N?
???????????? 30°C????????????????????
?????? GaN ?????????????????? 2 ???????
? 600mJ/cm2?????????????????????????????
???????????????????????????????????
?????????????????????? 
200 300 400 500 600 700 800 900
0
10
20
30
40
50
 
 
Tr
a
n
sm
itt
a
n
c
e 
(%
)
W avelength  (nm )
G aN/Sapphire
 
????????????????????????????????? 
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????
????????????????????????????????
??????????????????????????????????
???????????????????????????????????
???????????????????? ?? ?????????????
???????????????????????????????????
???????????????????????????????????
???????????? 
 
???(a)????????(b)????????????????? 
 
 
 
??? ????????????????????????? 
 
  
 
 
 
 
 
 
 
 
 
 
 
??? ??????????? 
(c)??????????: 
 
?????????????????????? sapphire?????????
???????????????????????????????????
???????????????????????????????????
???????? 23°C ? pure BOE?? 4???????????????
??????????????? pattern??? PI? PET?????????
???????????????? N-channel??????????????
??????? 19.2 cm2/V*s? 
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
??????????????????? 
 
 
??? ????? 23°C ? BOE???  ??? Pattern??? PI?????? 
 
 
 
 
 
 
 
 
 
 
     
??? Pattern??? PET?????? 
-6 -4 -2 0 2 4 6
1E-11
1E-10
1E-9
1E-8
1E-7
1E-6
 IDSW /L = 10 µm/10 µm
 
 
I DS
 
(A
)
VDS (V)
0
20
40
60
80
100
120
140
M
o
bi
lit
y 
(cm
2 /V
-
se
c)
G
 Mobility
  
???????????????????????????????
0 .0 0 .5 1 .0 1 .5
0
1 0
2 0
3 0
4 0
5 0
 0 .8  V
 1 .0  V
 0 .4  V
 0 .6  V
 0  V
 0 .2  V
 
 
D
ra
in
 
Cu
rr
en
t ?? ??
µµ µµA
?? ??
 D r a in  V o lta g e  (V )
W /L =  5 0 0  µ m / 5 0  µ m
V G =
 
??????????????????????????????????
-1.0 -0 .5 0.0 0.5 1.0 1.510
-10
10 -9
10 -8
10 -7
10 -6
10 -5
10 -4
 
Gate Voltage (V)
D
ra
in
 
Cu
rr
en
t ?? ??
µµ µµA
?? ??
0.000
0.002
0.004
0.006
0.008
0.010
Sq
rt ?? ??ID ?? ??
 ?? ??A
1/2?? ??
SS = 0.18 V/dec 
VT = 0.1V
IOn/IOff = 2x10
5
VD = 1 V
Sw eep direction
hysteresis of 20 mV
 
??????????????????????????????????
(b)????????????????????: 
?????????????????????????????????
???????????????????????????????????
????????????????????? 2 um???????????
????????????????? 300 cm2/V-s????????????
???????????????????????????????????
????????????? 505 cm2/V-s (n- channel), 212 cm2/V-s (p-channel)? 
(c)?????????????????: 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?????? 
?????  
??????????????????????????????????????
??????????????????????????????????????????????? ???? ? ?????? ???
????????????????????????????????????????????
(b)????????? 
??????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?? 0~31320 lx????????????????????????????
???????????????????????????????????
???????????????????????????????????
4700 lx?? 1200 lx??????????????????????????
??????????????????????? 75%??? 
 
?
?????????????????
?????????? ?
????????????????????????????????????????????
 
????????????
   ?????????????????????????????????
?????? CLK??????????????????????????
???????????????????????????????????
  
 
 
 
 
 
 
 
 
 
 
??????????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
???? ???????????????????????? 
               ???????? 
 
 
?????? 
 
[1] Asano, A. and Kinoshita, T?2002?Low-temperature polycrystalline-silscon TFT 
color LCD panel made of plastic substrates.SID Digest 2002,1196-1199 
[2] Asano, A. and Kinoshita, T? 2003? A plastic 3.8-in. low-temperature 
polycrystalline-silscon TFT color LCD panel.SID Digest 2003,988-991 
[3] Shimoda, T. and Inoue, S., “Surface free technology by laser annealing 
(SUFTLA),” IEDM  Technical Digest, 289, 1999 
[4] Tatsuya Shimoda, Satoshi Inoue, and Sumio Utsunomiya, “Polysilicon TFT on 
plastics,” Proc. SPIE, 4295, 52, 2001 
[5] Inoue, S et al., “Transfer mechanism in surface free technology by laser 
annealing/ablation (SUFTLA),” SID International Symposium Digest of 
?? (?? )??? PET?????
??????? PET
??????? PET
 IV? ???? 
??????????????????????????????? ?
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????? ???????????????????? ?????????? ?
??????????????????????????? IGZO ??????????
????????????? IGZO ??????????????????
????????????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
70mV? 9.49V????????????????????? 
    ?????????????????????????????????
???????????????????????????????????
???????????????????????????36???IEDM?
IEEE?JECS?????????15?????????3?? 
出席國際會議報告 
 
IEEE 第17屆積體電路物理和失效分析國際研討會 
新加坡 
新加坡興達城國際會議和展覽中心 
2010年7月5日 至 2010年7月9日 
 
劉漢文 助理教授 
國立中興大學 電機工程系暨光電工程所 
1. 參加會議經過 
國際積體電路物理及失效分析研討會(International Symposium on the 
Physical and Failure Analysis of Integrated Circuits; IPFA) 是每年固
定舉辦的國際學術會議，每年皆吸引國際上許多的專家學者共同參與，本次會
議於今年七月五日至七月九日，假新加坡的興達城國際會議和展覽中心舉辦。
大會對所有投稿的論文經過審查，遴選出其中的八十二篇論文在本次會議中進
行發表。本次會議之與會專家學者出席踴躍，大會中所發表的論文皆具有學術
與實務的應用價值，因此會議的內容精彩可期。 
此次大會在第一天安排兩場專題介紹(Tutorial Sessions)，上午由來自法
國CNES研究機構的資深專家Philippe Perdu，針對積體電路的失效分析，從概
篇論文主要是探討低溫複晶矽薄膜電晶體元件，應用於驅動電路時，有些時間
會讓電晶體工作在關閉區域，並且在汲極加入偏壓狀況下，探討元件的不穩定
性，我們也嘗試提出此應力測試下的衰退機制及驗證。大會對此次的壁報論文
發表極為重視，除了不與其他口頭論文發表重疊外，整個展示及評審評分的時
間約有5個小時。而在論文發表期間，數位學者除了在現場不吝提出問題給予
指教之外，更提出問題與我討論。其中包括中國蘇州大學微電子系的系主任王
明湘教授，他是薄膜電晶體元件可靠度研究的資深學者，在這次會議中也有三
篇論文發表，會議期間和王教授及其研究生有非常深入的討論。而除了本身的
論文發表之外，本人也參與相關領域的sessions，瞭解別人的研究進度與方
向，並向參加會議之資深教授與專家請教，更進一步瞭解目前學術界與工業界
的研究與需求方向，以期自己所作的研究能與業界所需結合。 
 
2. 與會心得 
本人參加此次在新加坡興達城所舉辦的第17屆國際積體電路物理及失效分
析學術會議，除了聆聽許多學有專精的專家學者們，發表一系列有關於積體電
路可靠度與失效分析的發展現況與未來趨勢、材料分析技術及設備、靜電防護
與靜電破壞、奈米探針分析、先進連接線技術與後段製程可靠度、晶粒與封裝
的失效分析技術、樣本準備與特性分析、先進失效分析技術、光伏元件與特殊
原件的可靠度與失效機制、新穎堆疊閘極介電層與前段製程可靠度分析和失效
4. 參與此次會議的照片集及攜回資料和內容 
 
 
 
 
 
           會場入口指示                           壁報論文張貼 
 
 
 
 
 
 
     與專家學者合影(一)                         與專家學者合影(二) 
參加本次研討會帶回 2010 International Symposium on the Physical and 
Failure Analysis of Integrated Circuits 光碟片一片和Proceedings一本，
內容包括了本次會議的所有會議議程與論文。(Conference program and 
proceedings of 2010 International Symposium on the Physical and Failure 
Analysis of Integrated Circuits)。 
978-1-4244-5598-0/10/$26.00 ©2010 IEEE                                                                                                                        IPFA 2010 
10 100 1000
-0.8
-0.7
-0.6
-0.5
-0.4
-0.3
-0.2
-0.1
0.0
0.1
AC Vg=-18~0V, DC Vd=-5V, Vs=0V
 f = 1M Hz
 f = 100k Hz
 f = 10k Hz
 
 
ΔI
on
/Io
n,
0
Stress time (s)
The Instability of n-type LTPS TFTs Alternately 
Operated in OFF Region with Drain Biased  
 
Han-Wen Liu*, Si-Ming Chiou and Fang-Hsing Wang  
Dept. of Electrical Engineering and Institute of Electrical Engineering, and Graduate Institute of Optoelectric Engineering, 
 National Chung Hsing University, No. 250, Kuo Kuang Rd., Taichung 402, Taiwan R.O.C. 
*Phone: + 886-4-22851549 #703, FAX: +886-4-22851410, E-mail: hwliu@dragon.nchu.edu.tw  
 
Abstract- The instability characteristics of n-type low-temperature 
polycrystalline silicon thin-film transistors (LTPS TFTs) which are 
dynamically stressed in the OFF region with drain biased is 
investigated. Through the gate dynamically stressed in the OFF 
state with negative drain dc bias, the degradation mechanism of 
TFTs could be clarified and the defects are mainly generated in the 
source region. The higher the gate pulse frequency is, the more the 
TFTs devices degrade. A degradation model is proposed to explain 
the degradation mechanism of LTPS TFTs, according to three 
electrical measuring items, including the sampling currents, 
saturation forward & reverse I-V (FR-IV) transfer curves and C-V 
curves. 
 
I. INTRODUCTION 
 
Low-temperature polycrystalline silicon thin-film transistors 
(LTPS TFTs) have attracted considerable attention in active 
matrix liquid crystal displays (AMLCDs). Due to the mobility 
of LTPS TFTs is 100 times larger than that of amorphous silicon 
(a-Si) TFTs, not only the pixel switching element in the panel 
but also the peripheral driving circuits, all of them are integrated 
in the same substrate. As long as the driving capability of LTPS 
TFTs further increases, the system on panel (SOP) technology, 
which integrates the memory, CPU, and display, can be realized. 
 However, in the driving circuits mentioned above, the gate 
terminals of TFTs are applied with the high frequency ac signals. 
Previous researches focus on the degradation characteristics of 
LTPS TFTs under ac stress with the gate voltage ranged from 
OFF region to ON region [1] or ON region only [2-4]. But as 
TFTs devices are normally operated in the circuits, they would 
be toggled into the OFF state. Therefore, the instability 
characteristics of LTPS TFTs, which are alternately stressed in 
the OFF region, need to study in details. The gated p-i-n TFTs 
have been reported to investigate the degradation mechanism of 
TFTs dynamically operated in the OFF region [5]. However, the 
gated p-i-n TFTs are not the practical TFTs’ structure in the 
driving circuits. We directly adopt the conventional n-type 
LTPS TFTs to study the reliability issue, which are stressed in 
the OFF region with negative drain dc bias.  
 
II. EXPERIMENTAL PROCEDURES 
 
The conventional top-gate LTPS TFTs adopted in this study 
are n-channel devices with channel width 20 μm and the channel 
length 5 μm. The process procedures are described as follows. 
First, the buffer oxide and a-Si:H thin films with thickness of 50 
nm are deposited by PECVD system on the glass substrate. 
After dehydrogenation, the XeCl excimer laser with 400 mJ/cm2 
energy density is used to recrystallize the a-Si films to poly-Si. 
After the active region definition, the 100-nm-thick gate oxide 
layer is deposited by PECVD. Next, the top gate metal is formed 
by sputtering and then pattern defined. The LDD structure is 
done by 31P+ self-aligned implantation with the dosage of 2×1013 
cm-2, and the n+ source and drain doping is done by 31P+ 
implantation with the dosage of 5×1015 cm-2. The length of LDD 
is 1.5 μm. Then SiO2 is deposited by PECVD as passivation 
layer. Subsequently, the samples are put into the furnace at 600 
°C for 24 h to activate the dopants. Hydrogenation is performed 
to improve the electrical property of LTPS TFTs.  
The ac stress pulse signals are imposed to the gate electrode 
and dc stress bias to the drain electrode simultaneously. The gate 
bias is -18V~0V and the drain bias is -5V, respectively, and the 
source is grounded. The definition of on-current (Ion) is the drain 
current (Id) corresponding to the Vg= 10 V and Vd= 0.1 V. The 
degradation characteristic of Ion is defined as ΔIon / Ion,0, where 
Ion,0 is the initial on-current and ΔIon is the difference between 
Ion,stress (on-current after stress) and Ion,0. Furthermore, the 
transconductance (Gm) is mathematically derived by 
differentiating drain current with respect to gate voltage in the 
linear region operation i.e. Vd= 0.1 V. We investigate the 
degradation of maximum transconductance (Gm_max) using 
ΔGm_max / Gm_max,0, where Gm_max,0 is the initial Gm_max and 
ΔGm_max is the difference between Gm_max,stress (Gm_max after 
stress) and Gm_max,0. Moreover, the definition of threshold 
voltage (Vth) is the Vg corresponding to the Id = (W/L) ×10nA.  
 
III. RESULTS AND DISCUSSION 
 
 Figs. 1&2 illustrate the time-dependent degradation trends of 
Ion and Gm_max under the stress conditions of Vg= -18V~0V and 
Vd= -5V at various frequency.  
 
 
 
 
 
 
Fig. 1 Dependence of Ion degradation on the stress time. 
 0.0 0.5 1.0 1.5 2.0 2.5 3.0
0.0
0.2
0.4
0.6
0.8
1.0
Solid mark: Cgd 
Open mark: Cgs
C-V measured @ 1MHz
Stress conditions
AC 500k Hz, Vg=-18~0V,
DC Vd=-5V, Vs=0V
 
 
N
or
m
al
iz
ed
 C
gd
 o
r C
gs
Vg (V)
 initial
 stress 1000s
 stress 6000s
 initial
 stress 1000s
 stress 6000s
 
 
 
 
 
 
 
 
Fig. 7 The normalized Cgd and Cgs before & after ac stress. 
 
On the other hand, as the device is measured in the forward 
mode, these main defects cannot be recovered by the pinch-off 
region near the drain and impede the carriers’ movement, so Ion 
is degraded heavily [4]. Therefore, the main degradation region 
caused by the ac stress with the Vg= -18V~0V and Vd= -5V is 
located close to the source/channel junction region. Fig. 7 is the 
capacitance vs voltage (C-V) curves after the same stress 
conditions in Fig. 5 for the stress time of 1000 and 6000 s, which 
are measured at a frequency of 1 MHz. The curves of the 
capacitances Cgd (between the gate and the drain with source 
floating) and Cgs (between the gate and the source with drain 
floating) are adopted to examine the trap defects location after 
the ac stress [7,8]. It is observed that the Cgs curves shift and 
stretch out more obviously than Cgd ones, which consists with 
the results illustrated in the Fig. 6. The different amount of shift 
between the Cgd and Cgs reveals that the dominant location of 
defect generation in the TFTs is close to the source region.  
According to the results of the time-dependent sampling 
current, saturation FR-IV transfer curves and C-V curves, a 
degradation model is proposed, as shown in Fig. 8, to explain 
the degradation mechanisms of TFTs operated in the OFF 
region with negative drain dc bias.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 8 The proposed degradation model of TFTs under ac stress in the 
  OFF region with negative drain bias and source grounded. 
Under the stress condition of Vg= -18V, a lot of holes are 
induced in the channel region, and thenceforth it becomes 
p-type semiconductor in that region. Therefore, there are two 
back-to-back pn junctions in the source/channel and 
channel/drain regions [5]. As the Vg exchanges to 0V, these 
holes must be liberated from the channel region. The negative 
sampling current Id, owing to the negative drain dc bias 
condition, indicates that the electrons move from the drain to the 
source through the channel region and the current is in the 
opposite direction. Therefore, the source/channel junction is 
reversely biased due to the direction of electrons movement and 
the channel/drain junction is forward biased. We can predict the 
source/channel junction of TFTs generates much larger trap 
defects than the channel/drain junction. 
 
IV. CONCLUSIONS 
 
In this research, we study the instability characteristics of 
n-type LTPS TFTs alternately operated in the OFF region with 
negative drain dc bias. The higher the operating frequency is, 
the more the TFTs devices degrade. Therefore, the degradation 
mainly occurs in the transient time of the applied ac signal. A 
degradation model is proposed to explain the degradation 
mechanism of the TFTs operated in the OFF region with 
negative drain dc bias.  
Through the dynamic stress with the negative drain dc bias, 
the dominant defects are generated in the source/channel 
junction region, induced by the reverse biased pn junction. The 
proposed degradation model is constructed by three electrical 
measuring items, including the sampling currents Id, the 
saturation FR-IV transfer curves and the C-V curves. The 
sampling currents indicate the electrons flowing from drain to 
source. Saturation FR-IV transfer curves and C-V curves clarify 
the dominant degradation region of the TFTs operated in the 
OFF region with negative drain dc bias. 
 
ACKNOWLEDGMENT 
 
The authors would like to thank the National Science Council. 
This research was supported in part by the Republic of China 
National Science Council under Contract No. NSC 
98-2218-E-009-004. Technical support from the Semiconductor 
Research Center of National Chiao Tung University is also 
acknowledged 
 
 
REFERENCES 
 
[1] Y. Uraoka, N. Hirai, H. Tano, T. Hatayama, and T. Fuyuki, “Hot carrier 
analysis in low-temperature poly-Si TFTs using picosecond emission 
microscope,” IEEE Trans. Electron Devices, vol. 51, no. 1, pp. 28-34, 
2004. 
[2] Y. Toyota, T. Shiba, and M. Ohkura, “Effects of the timing of AC stress 
on device degradation produced by trap states in low-temperature 
polycrystalline-silicon TFTs, ” IEEE Trans. Electron Devices, vol. 52, no. 
8, pp. 1766-1771, 2005. 
 
無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
