// Seed: 279267546
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule : SymbolIdentifier
module module_1 (
    input logic id_0
);
  localparam id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  reg id_3, id_4, id_5;
  wire id_6;
  always begin : LABEL_0
    id_3 <= id_0;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      -1
  );
  integer id_8 (id_4 == id_2), id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
