// Seed: 2901726302
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7,
    output wand id_8,
    input tri id_9,
    input wand id_10,
    input tri id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14
);
  logic id_16;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    input supply1 id_0,
    output tri1 id_1,
    input tri _id_2,
    input uwire id_3
);
  logic [-1 : id_2] id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0
  );
  wire id_6;
endmodule
