
set_property PACKAGE_PIN AH7 [get_ports {GPIO_0_tri_io[31]}]
set_property PACKAGE_PIN AH8 [get_ports {GPIO_0_tri_io[30]}]
set_property PACKAGE_PIN AG5 [get_ports {GPIO_0_tri_io[29]}]
set_property PACKAGE_PIN AG6 [get_ports {GPIO_0_tri_io[28]}]
set_property PACKAGE_PIN AF6 [get_ports {GPIO_0_tri_io[27]}]
set_property PACKAGE_PIN AF7 [get_ports {GPIO_0_tri_io[26]}]
set_property PACKAGE_PIN AF5 [get_ports {GPIO_0_tri_io[25]}]
set_property PACKAGE_PIN AE5 [get_ports {GPIO_0_tri_io[24]}]
set_property PACKAGE_PIN AD4 [get_ports {GPIO_0_tri_io[23]}]
set_property PACKAGE_PIN AD5 [get_ports {GPIO_0_tri_io[22]}]
set_property PACKAGE_PIN AC3 [get_ports {GPIO_0_tri_io[21]}]
set_property PACKAGE_PIN AC4 [get_ports {GPIO_0_tri_io[20]}]
set_property PACKAGE_PIN AB3 [get_ports {GPIO_0_tri_io[19]}]
set_property PACKAGE_PIN AB4 [get_ports {GPIO_0_tri_io[18]}]
set_property PACKAGE_PIN AD1 [get_ports {GPIO_0_tri_io[17]}]
set_property PACKAGE_PIN AD2 [get_ports {GPIO_0_tri_io[16]}]
set_property PACKAGE_PIN AC2 [get_ports {GPIO_0_tri_io[15]}]
set_property PACKAGE_PIN AB2 [get_ports {GPIO_0_tri_io[14]}]
set_property PACKAGE_PIN AC1 [get_ports {GPIO_0_tri_io[13]}]
set_property PACKAGE_PIN AB1 [get_ports {GPIO_0_tri_io[12]}]
set_property PACKAGE_PIN AH4 [get_ports {GPIO_0_tri_io[11]}]
set_property PACKAGE_PIN AG4 [get_ports {GPIO_0_tri_io[10]}]
set_property PACKAGE_PIN AH3 [get_ports {GPIO_0_tri_io[9]}]
set_property PACKAGE_PIN AG3 [get_ports {GPIO_0_tri_io[8]}]
set_property PACKAGE_PIN AF3 [get_ports {GPIO_0_tri_io[7]}]
set_property PACKAGE_PIN AE3 [get_ports {GPIO_0_tri_io[6]}]
set_property PACKAGE_PIN AF2 [get_ports {GPIO_0_tri_io[5]}]
set_property PACKAGE_PIN AE2 [get_ports {GPIO_0_tri_io[4]}]
set_property PACKAGE_PIN AH1 [get_ports {GPIO_0_tri_io[3]}]
set_property PACKAGE_PIN AH2 [get_ports {GPIO_0_tri_io[2]}]
set_property PACKAGE_PIN AG1 [get_ports {GPIO_0_tri_io[1]}]
set_property PACKAGE_PIN AF1 [get_ports {GPIO_0_tri_io[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_0_tri_io[0]}]

set_property PACKAGE_PIN A9 [get_ports SPI_0_0_io0_io]
set_property PACKAGE_PIN A8 [get_ports SPI_0_0_io1_io]
set_property PACKAGE_PIN A7 [get_ports SPI_0_0_sck_io]
set_property PACKAGE_PIN A6 [get_ports SPI_0_0_ss_io]
set_property PACKAGE_PIN C6 [get_ports SPI_1_0_io0_io]
set_property PACKAGE_PIN B6 [get_ports SPI_1_0_io1_io]
set_property PACKAGE_PIN E9 [get_ports SPI_1_0_sck_io]
set_property PACKAGE_PIN D9 [get_ports SPI_1_0_ss_io]
set_property PACKAGE_PIN G8 [get_ports UART_1_0_rxd]
set_property PACKAGE_PIN F7 [get_ports UART_1_0_txd]

set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_sck_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_ss_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_sck_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_ss_io]
set_property IOSTANDARD LVCMOS18 [get_ports UART_1_0_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports UART_1_0_txd]


set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
