INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/verify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/tb_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_or_gate
