/*
 * Copyright (c) 2013 NVIDIA Corporation.  All rights reserved.
 *
 * NVIDIA Corporation and its licensors retain all intellectual property
 * and proprietary rights in and to this software and related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA Corporation is strictly prohibited.
 */

#ifndef ARDEV_T_FPCI_SATA0_H_
#define ARDEV_T_FPCI_SATA0_H_

// generated by manual_ref_to_h.py from dev_t_fpci_sata0.ref - do not edit

//
// =~= copyright begin =~=
// Copyright 2010 NVIDIA Corp.
// =~= copyright end =~=
//

#define BASE_ADDRESS_SATA0                                 0x00000000
#define SATA0_CFG_0_0                                      0x00000000
#define SATA0_CFG_0_0_SECURE                               0
#define SATA0_CFG_0_0_WORD_COUNT                           1
#define SATA0_CFG_0_0_RESET_VAL                            0x0
#define SATA0_CFG_0_0_RESET_MASK                           0x0
#define SATA0_CFG_0_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_0_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_0_0_READ_MASK                            0xffffffff
#define SATA0_CFG_0_0_WRITE_MASK                           0x0
#define SATA0_CFG_0_0_VENDOR_ID_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_0_0_VENDOR_ID_FIELD                      (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_0_0_VENDOR_ID_SHIFT)
#define SATA0_CFG_0_0_VENDOR_ID_RANGE                      15:0
#define SATA0_CFG_0_0_VENDOR_ID_WOFFSET                    0
#define SATA0_CFG_0_0_VENDOR_ID_NVIDIA                     _MK_ENUM_CONST(0x000010DE)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_FIELD                 (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_0_0_DEVICE_ID_UNIT_SHIFT)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_RANGE                 31:16
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_WOFFSET               0
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP50                 _MK_ENUM_CONST(0x000003F6)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP61                 _MK_ENUM_CONST(0x000003F6)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP61_NBP             _MK_ENUM_CONST(0x000003E7)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP65                 _MK_ENUM_CONST(0x0000044C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP65_NBP             _MK_ENUM_CONST(0x0000044E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP67                 _MK_ENUM_CONST(0x00000550)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP67_NBP             _MK_ENUM_CONST(0x00000550)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP6B                 _MK_ENUM_CONST(0x00000680)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP6B_NBP             _MK_ENUM_CONST(0x00000682)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP72                 _MK_ENUM_CONST(0x000007B0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP72_NBP             _MK_ENUM_CONST(0x000007B4)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP72_EMU             _MK_ENUM_CONST(0x000007B0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP72_EMU_NBP         _MK_ENUM_CONST(0x000007B4)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77                 _MK_ENUM_CONST(0x00000AD0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_NBP             _MK_ENUM_CONST(0x00000AD0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_PATA            _MK_ENUM_CONST(0x00000AD1)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_AHCI            _MK_ENUM_CONST(0x00000AD5)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_RAID            _MK_ENUM_CONST(0x00000AD9)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP78_PATA            _MK_ENUM_CONST(0x00000AD0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP78_AHCI            _MK_ENUM_CONST(0x00000AD4)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP78_RAID            _MK_ENUM_CONST(0x00000AD8)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_EMU             _MK_ENUM_CONST(0x00000AD0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP77_EMU_NBP         _MK_ENUM_CONST(0x00000AD0)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T65                   _MK_ENUM_CONST(0x0000047C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87                 _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_NBP             _MK_ENUM_CONST(0x00000B65)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_EMU             _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_EMU_NBP         _MK_ENUM_CONST(0x00000B65)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_PATA            _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_AHCI            _MK_ENUM_CONST(0x00000B68)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP87_RAID            _MK_ENUM_CONST(0x00000B6C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP87_PATA          _MK_ENUM_CONST(0x00000B60)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP87_NBP           _MK_ENUM_CONST(0x00000B61)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP87_EMU_PATA      _MK_ENUM_CONST(0x00000B60)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP87_EMU_NBP       _MK_ENUM_CONST(0x00000B61)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88                 _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_NBP             _MK_ENUM_CONST(0x00000B65)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_EMU             _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_EMU_NBP         _MK_ENUM_CONST(0x00000B65)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_PATA            _MK_ENUM_CONST(0x00000B64)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_AHCI            _MK_ENUM_CONST(0x00000B68)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP88_RAID            _MK_ENUM_CONST(0x00000B6C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP88_PATA          _MK_ENUM_CONST(0x00000B60)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP88_NBP           _MK_ENUM_CONST(0x00000B61)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP88_EMU_PATA      _MK_ENUM_CONST(0x00000B60)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_1_MCP88_EMU_NBP       _MK_ENUM_CONST(0x00000B61)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89                 _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU             _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_PATA_DT         _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_PATA_NB         _MK_ENUM_CONST(0x00000D85)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_AHCI_DT         _MK_ENUM_CONST(0x00000D88)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_AHCI_NB         _MK_ENUM_CONST(0x00000D89)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_AHCI_LINUX      _MK_ENUM_CONST(0x00000580)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_RAID_DT         _MK_ENUM_CONST(0x00000D8C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_RAID_NB         _MK_ENUM_CONST(0x00000D8D)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_PATA_DT     _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_PATA_NB     _MK_ENUM_CONST(0x00000D85)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_AHCI_DT     _MK_ENUM_CONST(0x00000D88)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_AHCI_NB     _MK_ENUM_CONST(0x00000D89)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_RAID_DT     _MK_ENUM_CONST(0x00000D8C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP89_EMU_RAID_NB     _MK_ENUM_CONST(0x00000D8D)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_MCP8D                 _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30                   _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU               _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_PATA_DT           _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_PATA_NB           _MK_ENUM_CONST(0x00000E1F)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_AHCI_DT           _MK_ENUM_CONST(0x00000E22)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_AHCI_NB           _MK_ENUM_CONST(0x00000E23)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_RAID_DT           _MK_ENUM_CONST(0x00000E26)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_RAID_NB           _MK_ENUM_CONST(0x00000E27)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_PATA_DT       _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_PATA_NB       _MK_ENUM_CONST(0x00000E1F)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_AHCI_DT       _MK_ENUM_CONST(0x00000E22)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_AHCI_NB       _MK_ENUM_CONST(0x00000E23)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_RAID_DT       _MK_ENUM_CONST(0x00000E26)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T30_EMU_RAID_NB       _MK_ENUM_CONST(0x00000E27)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32                   _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU               _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_PATA_DT           _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_PATA_NB           _MK_ENUM_CONST(0x00000E1F)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_AHCI_DT           _MK_ENUM_CONST(0x00000E22)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_AHCI_NB           _MK_ENUM_CONST(0x00000E23)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_RAID_DT           _MK_ENUM_CONST(0x00000E26)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_RAID_NB           _MK_ENUM_CONST(0x00000E27)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_PATA_DT       _MK_ENUM_CONST(0x00000E1E)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_PATA_NB       _MK_ENUM_CONST(0x00000E1F)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_AHCI_DT       _MK_ENUM_CONST(0x00000E22)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_AHCI_NB       _MK_ENUM_CONST(0x00000E23)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_RAID_DT       _MK_ENUM_CONST(0x00000E26)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T32_EMU_RAID_NB       _MK_ENUM_CONST(0x00000E27)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40                   _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU               _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_PATA_DT           _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_PATA_NB           _MK_ENUM_CONST(0x00000D85)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_AHCI_DT           _MK_ENUM_CONST(0x00000D88)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_AHCI_NB           _MK_ENUM_CONST(0x00000D89)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_RAID_DT           _MK_ENUM_CONST(0x00000D8C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_RAID_NB           _MK_ENUM_CONST(0x00000D8D)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_PATA_DT       _MK_ENUM_CONST(0x00000D84)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_PATA_NB       _MK_ENUM_CONST(0x00000D85)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_AHCI_DT       _MK_ENUM_CONST(0x00000D88)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_AHCI_NB       _MK_ENUM_CONST(0x00000D89)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_RAID_DT       _MK_ENUM_CONST(0x00000D8C)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T40_EMU_RAID_NB       _MK_ENUM_CONST(0x00000D8D)
#define SATA0_CFG_0_0_DEVICE_ID_UNIT_T65_NBP               _MK_ENUM_CONST(0x0000047E)
#define SATA0_CFG_1_0                                      0x00000004
#define SATA0_CFG_1_0_SECURE                               0
#define SATA0_CFG_1_0_WORD_COUNT                           1
#define SATA0_CFG_1_0_RESET_VAL                            0x0
#define SATA0_CFG_1_0_RESET_MASK                           0x0
#define SATA0_CFG_1_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_1_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_1_0_READ_MASK                            0xffb807ff
#define SATA0_CFG_1_0_WRITE_MASK                           0x70000507
#define SATA0_CFG_1_0_IO_SPACE_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_CFG_1_0_IO_SPACE_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_IO_SPACE_SHIFT)
#define SATA0_CFG_1_0_IO_SPACE_RANGE                       0:0
#define SATA0_CFG_1_0_IO_SPACE_WOFFSET                     0
#define SATA0_CFG_1_0_IO_SPACE__WRNPRDCHK                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_IO_SPACE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_IO_SPACE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_MEMORY_SPACE_SHIFT                    _MK_SHIFT_CONST(1)
#define SATA0_CFG_1_0_MEMORY_SPACE_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_MEMORY_SPACE_SHIFT)
#define SATA0_CFG_1_0_MEMORY_SPACE_RANGE                   1:1
#define SATA0_CFG_1_0_MEMORY_SPACE_WOFFSET                 0
#define SATA0_CFG_1_0_MEMORY_SPACE__WRNPRDCHK              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_MEMORY_SPACE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_MEMORY_SPACE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_BUS_MASTER_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA0_CFG_1_0_BUS_MASTER_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_BUS_MASTER_SHIFT)
#define SATA0_CFG_1_0_BUS_MASTER_RANGE                     2:2
#define SATA0_CFG_1_0_BUS_MASTER_WOFFSET                   0
#define SATA0_CFG_1_0_BUS_MASTER__WRNPRDCHK                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_BUS_MASTER_DISABLED                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_BUS_MASTER_ENABLED                   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_SPECIAL_CYCLE_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA0_CFG_1_0_SPECIAL_CYCLE_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_SPECIAL_CYCLE_SHIFT)
#define SATA0_CFG_1_0_SPECIAL_CYCLE_RANGE                  3:3
#define SATA0_CFG_1_0_SPECIAL_CYCLE_WOFFSET                0
#define SATA0_CFG_1_0_SPECIAL_CYCLE_DISABLED               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_SPECIAL_CYCLE_ENABLED                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_WRITE_AND_INVAL_SHIFT                 _MK_SHIFT_CONST(4)
#define SATA0_CFG_1_0_WRITE_AND_INVAL_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_WRITE_AND_INVAL_SHIFT)
#define SATA0_CFG_1_0_WRITE_AND_INVAL_RANGE                4:4
#define SATA0_CFG_1_0_WRITE_AND_INVAL_WOFFSET              0
#define SATA0_CFG_1_0_WRITE_AND_INVAL_DISABLED             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_WRITE_AND_INVAL_ENABLED              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_PALETTE_SNOOP_SHIFT                   _MK_SHIFT_CONST(5)
#define SATA0_CFG_1_0_PALETTE_SNOOP_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_PALETTE_SNOOP_SHIFT)
#define SATA0_CFG_1_0_PALETTE_SNOOP_RANGE                  5:5
#define SATA0_CFG_1_0_PALETTE_SNOOP_WOFFSET                0
#define SATA0_CFG_1_0_PALETTE_SNOOP_DISABLED               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_PALETTE_SNOOP_ENABLED                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_PERR_SHIFT                            _MK_SHIFT_CONST(6)
#define SATA0_CFG_1_0_PERR_FIELD                           (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_PERR_SHIFT)
#define SATA0_CFG_1_0_PERR_RANGE                           6:6
#define SATA0_CFG_1_0_PERR_WOFFSET                         0
#define SATA0_CFG_1_0_PERR_DISABLED                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_PERR_ENABLED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_STEP_SHIFT                            _MK_SHIFT_CONST(7)
#define SATA0_CFG_1_0_STEP_FIELD                           (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_STEP_SHIFT)
#define SATA0_CFG_1_0_STEP_RANGE                           7:7
#define SATA0_CFG_1_0_STEP_WOFFSET                         0
#define SATA0_CFG_1_0_STEP_DISABLED                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_STEP_ENABLED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_SERR_SHIFT                            _MK_SHIFT_CONST(8)
#define SATA0_CFG_1_0_SERR_FIELD                           (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_SERR_SHIFT)
#define SATA0_CFG_1_0_SERR_RANGE                           8:8
#define SATA0_CFG_1_0_SERR_WOFFSET                         0
#define SATA0_CFG_1_0_SERR__WRNPRDCHK                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_SERR_DISABLED                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_SERR_ENABLED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_BACK2BACK_SHIFT                       _MK_SHIFT_CONST(9)
#define SATA0_CFG_1_0_BACK2BACK_FIELD                      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_BACK2BACK_SHIFT)
#define SATA0_CFG_1_0_BACK2BACK_RANGE                      9:9
#define SATA0_CFG_1_0_BACK2BACK_WOFFSET                    0
#define SATA0_CFG_1_0_BACK2BACK_DISABLED                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_BACK2BACK_ENABLED                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_INTR_DISABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define SATA0_CFG_1_0_INTR_DISABLE_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_INTR_DISABLE_SHIFT)
#define SATA0_CFG_1_0_INTR_DISABLE_RANGE                   10:10
#define SATA0_CFG_1_0_INTR_DISABLE_WOFFSET                 0
#define SATA0_CFG_1_0_INTR_DISABLE_ON                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_INTR_DISABLE_OFF                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_INTR_STATUS_SHIFT                     _MK_SHIFT_CONST(19)
#define SATA0_CFG_1_0_INTR_STATUS_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_INTR_STATUS_SHIFT)
#define SATA0_CFG_1_0_INTR_STATUS_RANGE                    19:19
#define SATA0_CFG_1_0_INTR_STATUS_WOFFSET                  0
#define SATA0_CFG_1_0_INTR_STATUS_0                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_INTR_STATUS_1                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_CAPLIST_SHIFT                         _MK_SHIFT_CONST(20)
#define SATA0_CFG_1_0_CAPLIST_FIELD                        (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_CAPLIST_SHIFT)
#define SATA0_CFG_1_0_CAPLIST_RANGE                        20:20
#define SATA0_CFG_1_0_CAPLIST_WOFFSET                      0
#define SATA0_CFG_1_0_CAPLIST_PRESENT                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_CAPLIST_NOT_PRESENT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_66MHZ_SHIFT                           _MK_SHIFT_CONST(21)
#define SATA0_CFG_1_0_66MHZ_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_66MHZ_SHIFT)
#define SATA0_CFG_1_0_66MHZ_RANGE                          21:21
#define SATA0_CFG_1_0_66MHZ_WOFFSET                        0
#define SATA0_CFG_1_0_66MHZ_CAPABLE                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_66MHZ_INCAPABLE                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_FAST_BACK2BACK_SHIFT                  _MK_SHIFT_CONST(23)
#define SATA0_CFG_1_0_FAST_BACK2BACK_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_FAST_BACK2BACK_SHIFT)
#define SATA0_CFG_1_0_FAST_BACK2BACK_RANGE                 23:23
#define SATA0_CFG_1_0_FAST_BACK2BACK_WOFFSET               0
#define SATA0_CFG_1_0_FAST_BACK2BACK_CAPABLE               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_FAST_BACK2BACK_INCAPABLE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_MASTER_DATA_PERR_SHIFT                _MK_SHIFT_CONST(24)
#define SATA0_CFG_1_0_MASTER_DATA_PERR_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_MASTER_DATA_PERR_SHIFT)
#define SATA0_CFG_1_0_MASTER_DATA_PERR_RANGE               24:24
#define SATA0_CFG_1_0_MASTER_DATA_PERR_WOFFSET             0
#define SATA0_CFG_1_0_MASTER_DATA_PERR_NOT_ACTIVE          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_DEVSEL_TIMING_SHIFT                   _MK_SHIFT_CONST(25)
#define SATA0_CFG_1_0_DEVSEL_TIMING_FIELD                  (_MK_SHIFT_CONST(0x3) << SATA0_CFG_1_0_DEVSEL_TIMING_SHIFT)
#define SATA0_CFG_1_0_DEVSEL_TIMING_RANGE                  26:25
#define SATA0_CFG_1_0_DEVSEL_TIMING_WOFFSET                0
#define SATA0_CFG_1_0_DEVSEL_TIMING_FAST                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_DEVSEL_TIMING_MEDIUM                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_DEVSEL_TIMING_SLOW                   _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_1_0_SIGNALED_TARGET_SHIFT                 _MK_SHIFT_CONST(27)
#define SATA0_CFG_1_0_SIGNALED_TARGET_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_SIGNALED_TARGET_SHIFT)
#define SATA0_CFG_1_0_SIGNALED_TARGET_RANGE                27:27
#define SATA0_CFG_1_0_SIGNALED_TARGET_WOFFSET              0
#define SATA0_CFG_1_0_SIGNALED_TARGET_NO_ABORT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_RECEIVED_TARGET_SHIFT                 _MK_SHIFT_CONST(28)
#define SATA0_CFG_1_0_RECEIVED_TARGET_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_RECEIVED_TARGET_SHIFT)
#define SATA0_CFG_1_0_RECEIVED_TARGET_RANGE                28:28
#define SATA0_CFG_1_0_RECEIVED_TARGET_WOFFSET              0
#define SATA0_CFG_1_0_RECEIVED_TARGET_NO_ABORT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_RECEIVED_TARGET_ABORT                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_RECEIVED_TARGET_CLEAR                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_RECEIVED_MASTER_SHIFT                 _MK_SHIFT_CONST(29)
#define SATA0_CFG_1_0_RECEIVED_MASTER_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_RECEIVED_MASTER_SHIFT)
#define SATA0_CFG_1_0_RECEIVED_MASTER_RANGE                29:29
#define SATA0_CFG_1_0_RECEIVED_MASTER_WOFFSET              0
#define SATA0_CFG_1_0_RECEIVED_MASTER_NO_ABORT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_RECEIVED_MASTER_ABORT                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_RECEIVED_MASTER_CLEAR                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_SIGNALED_SERR_SHIFT                   _MK_SHIFT_CONST(30)
#define SATA0_CFG_1_0_SIGNALED_SERR_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_SIGNALED_SERR_SHIFT)
#define SATA0_CFG_1_0_SIGNALED_SERR_RANGE                  30:30
#define SATA0_CFG_1_0_SIGNALED_SERR_WOFFSET                0
#define SATA0_CFG_1_0_SIGNALED_SERR_NOT_ACTIVE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_1_0_SIGNALED_SERR_ACTIVE                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_SIGNALED_SERR_CLEAR                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_1_0_DETECTED_PERR_SHIFT                   _MK_SHIFT_CONST(31)
#define SATA0_CFG_1_0_DETECTED_PERR_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_1_0_DETECTED_PERR_SHIFT)
#define SATA0_CFG_1_0_DETECTED_PERR_RANGE                  31:31
#define SATA0_CFG_1_0_DETECTED_PERR_WOFFSET                0
#define SATA0_CFG_1_0_DETECTED_PERR_NOT_ACTIVE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_2_0                                      0x00000008
#define SATA0_CFG_2_0_SECURE                               0
#define SATA0_CFG_2_0_WORD_COUNT                           1
#define SATA0_CFG_2_0_RESET_VAL                            0x0
#define SATA0_CFG_2_0_RESET_MASK                           0x0
#define SATA0_CFG_2_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_2_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_2_0_READ_MASK                            0xffff8fff
#define SATA0_CFG_2_0_WRITE_MASK                           0x0
#define SATA0_CFG_2_0_REVISION_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_CFG_2_0_REVISION_ID_FIELD                    (_MK_SHIFT_CONST(0xff) << SATA0_CFG_2_0_REVISION_ID_SHIFT)
#define SATA0_CFG_2_0_REVISION_ID_RANGE                    7:0
#define SATA0_CFG_2_0_REVISION_ID_WOFFSET                  0
#define SATA0_CFG_2_0_REVISION_ID_VAL                      _MK_ENUM_CONST(0x000000A1)
#define SATA0_CFG_2_0_REVISION_ID_A1                       _MK_ENUM_CONST(0x000000A1)
#define SATA0_CFG_2_0_REVISION_ID_A2                       _MK_ENUM_CONST(0x000000A2)
#define SATA0_CFG_2_0_PRI_OP_MODE_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA0_CFG_2_0_PRI_OP_MODE_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_2_0_PRI_OP_MODE_SHIFT)
#define SATA0_CFG_2_0_PRI_OP_MODE_RANGE                    8:8
#define SATA0_CFG_2_0_PRI_OP_MODE_WOFFSET                  0
#define SATA0_CFG_2_0_PRI_OP_MODE_INIT                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_2_0_PRI_OP_MODE_COMP                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_2_0_PRI_OP_MODE_NTV                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_2_0_PRI_PROG_IND_SHIFT                    _MK_SHIFT_CONST(9)
#define SATA0_CFG_2_0_PRI_PROG_IND_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_2_0_PRI_PROG_IND_SHIFT)
#define SATA0_CFG_2_0_PRI_PROG_IND_RANGE                   9:9
#define SATA0_CFG_2_0_PRI_PROG_IND_WOFFSET                 0
#define SATA0_CFG_2_0_PRI_PROG_IND_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_2_0_SEC_OP_MODE_SHIFT                     _MK_SHIFT_CONST(10)
#define SATA0_CFG_2_0_SEC_OP_MODE_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_2_0_SEC_OP_MODE_SHIFT)
#define SATA0_CFG_2_0_SEC_OP_MODE_RANGE                    10:10
#define SATA0_CFG_2_0_SEC_OP_MODE_WOFFSET                  0
#define SATA0_CFG_2_0_SEC_OP_MODE_INIT                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_2_0_SEC_OP_MODE_COMP                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_2_0_SEC_OP_MODE_NTV                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_2_0_SEC_PROG_IND_SHIFT                    _MK_SHIFT_CONST(11)
#define SATA0_CFG_2_0_SEC_PROG_IND_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_2_0_SEC_PROG_IND_SHIFT)
#define SATA0_CFG_2_0_SEC_PROG_IND_RANGE                   11:11
#define SATA0_CFG_2_0_SEC_PROG_IND_WOFFSET                 0
#define SATA0_CFG_2_0_SEC_PROG_IND_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_2_0_SATA_BUS_MASTER_SHIFT                 _MK_SHIFT_CONST(15)
#define SATA0_CFG_2_0_SATA_BUS_MASTER_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_2_0_SATA_BUS_MASTER_SHIFT)
#define SATA0_CFG_2_0_SATA_BUS_MASTER_RANGE                15:15
#define SATA0_CFG_2_0_SATA_BUS_MASTER_WOFFSET              0
#define SATA0_CFG_2_0_SATA_BUS_MASTER_YES                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_2_0_CLASS_CODE_SHIFT                      _MK_SHIFT_CONST(16)
#define SATA0_CFG_2_0_CLASS_CODE_FIELD                     (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_2_0_CLASS_CODE_SHIFT)
#define SATA0_CFG_2_0_CLASS_CODE_RANGE                     31:16
#define SATA0_CFG_2_0_CLASS_CODE_WOFFSET                   0
#define SATA0_CFG_2_0_CLASS_CODE_0101                      _MK_ENUM_CONST(0x00000101)
#define SATA0_CFG_3_0                                      0x0000000C
#define SATA0_CFG_3_0_SECURE                               0
#define SATA0_CFG_3_0_WORD_COUNT                           1
#define SATA0_CFG_3_0_RESET_VAL                            0x0
#define SATA0_CFG_3_0_RESET_MASK                           0x0
#define SATA0_CFG_3_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_3_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_3_0_READ_MASK                            0xfff8ff
#define SATA0_CFG_3_0_WRITE_MASK                           0x0
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_FIELD                (_MK_SHIFT_CONST(0xff) << SATA0_CFG_3_0_CACHE_LINE_SIZE_SHIFT)
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_RANGE                7:0
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_WOFFSET              0
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_0                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_32                   _MK_ENUM_CONST(0x00000020)
#define SATA0_CFG_3_0_CACHE_LINE_SIZE_64                   _MK_ENUM_CONST(0x00000040)
#define SATA0_CFG_3_0_LATENCY_TIMER_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA0_CFG_3_0_LATENCY_TIMER_FIELD                  (_MK_SHIFT_CONST(0x1f) << SATA0_CFG_3_0_LATENCY_TIMER_SHIFT)
#define SATA0_CFG_3_0_LATENCY_TIMER_RANGE                  15:11
#define SATA0_CFG_3_0_LATENCY_TIMER_WOFFSET                0
#define SATA0_CFG_3_0_LATENCY_TIMER_0_CLOCKS               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_3_0_LATENCY_TIMER_8_CLOCKS               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_3_0_LATENCY_TIMER_240_CLOCKS             _MK_ENUM_CONST(0x0000001E)
#define SATA0_CFG_3_0_LATENCY_TIMER_248_CLOCKS             _MK_ENUM_CONST(0x0000001F)
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_SHIFT              _MK_SHIFT_CONST(16)
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_FIELD             (_MK_SHIFT_CONST(0x7f) << SATA0_CFG_3_0_HEADER_TYPE_DEVICE_SHIFT)
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_RANGE             22:16
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_WOFFSET           0
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_NON_BRIDGE        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_3_0_HEADER_TYPE_DEVICE_P2P_BRIDGE        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_SHIFT                _MK_SHIFT_CONST(23)
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_3_0_HEADER_TYPE_FUNC_SHIFT)
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_RANGE               23:23
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_WOFFSET             0
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_SINGLE              _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_3_0_HEADER_TYPE_FUNC_MULTI               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_4_0                                      0x00000010
#define SATA0_CFG_4_0_SECURE                               0
#define SATA0_CFG_4_0_WORD_COUNT                           1
#define SATA0_CFG_4_0_RESET_VAL                            0x0
#define SATA0_CFG_4_0_RESET_MASK                           0x0
#define SATA0_CFG_4_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_4_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_4_0_READ_MASK                            0xfffffff9
#define SATA0_CFG_4_0_WRITE_MASK                           0xfffffff8
#define SATA0_CFG_4_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_4_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_4_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_4_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_4_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_4_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_4_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_4_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(3)
#define SATA0_CFG_4_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0x1fffffff) << SATA0_CFG_4_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_4_0_BASE_ADDRESS_RANGE                   31:3
#define SATA0_CFG_4_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_4_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_4_0_BASE_ADDRESS_00                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_4_0_BASE_ADDRESS_NTV_PCA                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_5_0                                      0x00000014
#define SATA0_CFG_5_0_SECURE                               0
#define SATA0_CFG_5_0_WORD_COUNT                           1
#define SATA0_CFG_5_0_RESET_VAL                            0x0
#define SATA0_CFG_5_0_RESET_MASK                           0x0
#define SATA0_CFG_5_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_5_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_5_0_READ_MASK                            0xfffffffd
#define SATA0_CFG_5_0_WRITE_MASK                           0xfffffffc
#define SATA0_CFG_5_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_5_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_5_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_5_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_5_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_5_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_5_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_5_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(2)
#define SATA0_CFG_5_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0x3fffffff) << SATA0_CFG_5_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_5_0_BASE_ADDRESS_RANGE                   31:2
#define SATA0_CFG_5_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_5_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_5_0_BASE_ADDRESS_00                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_5_0_BASE_ADDRESS_NTV_PSA                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_6_0                                      0x00000018
#define SATA0_CFG_6_0_SECURE                               0
#define SATA0_CFG_6_0_WORD_COUNT                           1
#define SATA0_CFG_6_0_RESET_VAL                            0x0
#define SATA0_CFG_6_0_RESET_MASK                           0x0
#define SATA0_CFG_6_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_6_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_6_0_READ_MASK                            0xfffffff9
#define SATA0_CFG_6_0_WRITE_MASK                           0xfffffff8
#define SATA0_CFG_6_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_6_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_6_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_6_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_6_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_6_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_6_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_6_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(3)
#define SATA0_CFG_6_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0x1fffffff) << SATA0_CFG_6_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_6_0_BASE_ADDRESS_RANGE                   31:3
#define SATA0_CFG_6_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_6_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_6_0_BASE_ADDRESS_00                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_6_0_BASE_ADDRESS_NTV_SCA                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_7_0                                      0x0000001C
#define SATA0_CFG_7_0_SECURE                               0
#define SATA0_CFG_7_0_WORD_COUNT                           1
#define SATA0_CFG_7_0_RESET_VAL                            0x0
#define SATA0_CFG_7_0_RESET_MASK                           0x0
#define SATA0_CFG_7_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_7_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_7_0_READ_MASK                            0xfffffffd
#define SATA0_CFG_7_0_WRITE_MASK                           0xfffffffc
#define SATA0_CFG_7_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_7_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_7_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_7_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_7_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_7_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_7_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_7_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(2)
#define SATA0_CFG_7_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0x3fffffff) << SATA0_CFG_7_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_7_0_BASE_ADDRESS_RANGE                   31:2
#define SATA0_CFG_7_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_7_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_7_0_BASE_ADDRESS_00                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_7_0_BASE_ADDRESS_NTV_SSA                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_8_0                                      0x00000020
#define SATA0_CFG_8_0_SECURE                               0
#define SATA0_CFG_8_0_WORD_COUNT                           1
#define SATA0_CFG_8_0_RESET_VAL                            0x0
#define SATA0_CFG_8_0_RESET_MASK                           0x0
#define SATA0_CFG_8_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_8_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_8_0_READ_MASK                            0xfffffff1
#define SATA0_CFG_8_0_WRITE_MASK                           0xfffffff0
#define SATA0_CFG_8_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_8_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_8_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_8_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_8_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_8_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_8_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_8_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(4)
#define SATA0_CFG_8_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0xfffffff) << SATA0_CFG_8_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_8_0_BASE_ADDRESS_RANGE                   31:4
#define SATA0_CFG_8_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_8_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_8_0_BASE_ADDRESS_BMA                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_9_0                                      0x00000024
#define SATA0_CFG_9_0_SECURE                               0
#define SATA0_CFG_9_0_WORD_COUNT                           1
#define SATA0_CFG_9_0_RESET_VAL                            0x0
#define SATA0_CFG_9_0_RESET_MASK                           0x0
#define SATA0_CFG_9_0_SW_DEFAULT_VAL                       0x0
#define SATA0_CFG_9_0_SW_DEFAULT_MASK                      0x0
#define SATA0_CFG_9_0_READ_MASK                            0xffffe001
#define SATA0_CFG_9_0_WRITE_MASK                           0xffffe000
#define SATA0_CFG_9_0_SPACE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_9_0_SPACE_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_9_0_SPACE_TYPE_SHIFT)
#define SATA0_CFG_9_0_SPACE_TYPE_RANGE                     0:0
#define SATA0_CFG_9_0_SPACE_TYPE_WOFFSET                   0
#define SATA0_CFG_9_0_SPACE_TYPE_IO                        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_9_0_SPACE_TYPE_MEMORY                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_9_0_BASE_ADDRESS_SHIFT                    _MK_SHIFT_CONST(13)
#define SATA0_CFG_9_0_BASE_ADDRESS_FIELD                   (_MK_SHIFT_CONST(0x7ffff) << SATA0_CFG_9_0_BASE_ADDRESS_SHIFT)
#define SATA0_CFG_9_0_BASE_ADDRESS_RANGE                   31:13
#define SATA0_CFG_9_0_BASE_ADDRESS_WOFFSET                 0
#define SATA0_CFG_9_0_BASE_ADDRESS__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_9_0_BASE_ADDRESS_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_10_0                                     0x00000028
#define SATA0_CFG_10_0_SECURE                              0
#define SATA0_CFG_10_0_WORD_COUNT                          1
#define SATA0_CFG_10_0_RESET_VAL                           0x0
#define SATA0_CFG_10_0_RESET_MASK                          0x0
#define SATA0_CFG_10_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_10_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_10_0_READ_MASK                           0xffffffff
#define SATA0_CFG_10_0_WRITE_MASK                          0x0
#define SATA0_CFG_10_0_RESERVED_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_10_0_RESERVED_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_CFG_10_0_RESERVED_SHIFT)
#define SATA0_CFG_10_0_RESERVED_RANGE                      31:0
#define SATA0_CFG_10_0_RESERVED_WOFFSET                    0
#define SATA0_CFG_10_0_RESERVED_0                          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_11_0                                     0x0000002C
#define SATA0_CFG_11_0_SECURE                              0
#define SATA0_CFG_11_0_WORD_COUNT                          1
#define SATA0_CFG_11_0_RESET_VAL                           0x0
#define SATA0_CFG_11_0_RESET_MASK                          0x0
#define SATA0_CFG_11_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_11_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_11_0_READ_MASK                           0xffffffff
#define SATA0_CFG_11_0_WRITE_MASK                          0x0
#define SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_SHIFT            _MK_SHIFT_CONST(0)
#define SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_FIELD           (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_SHIFT)
#define SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_RANGE           15:0
#define SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_WOFFSET         0
#define SATA0_CFG_11_0_SUBSYSTEM_VENDOR_ID_NONE            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_11_0_SUBSYSTEM_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_CFG_11_0_SUBSYSTEM_ID_FIELD                  (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_11_0_SUBSYSTEM_ID_SHIFT)
#define SATA0_CFG_11_0_SUBSYSTEM_ID_RANGE                  31:16
#define SATA0_CFG_11_0_SUBSYSTEM_ID_WOFFSET                0
#define SATA0_CFG_11_0_SUBSYSTEM_ID_NONE                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_12_0                                     0x00000030
#define SATA0_CFG_12_0_SECURE                              0
#define SATA0_CFG_12_0_WORD_COUNT                          1
#define SATA0_CFG_12_0_RESET_VAL                           0x0
#define SATA0_CFG_12_0_RESET_MASK                          0x0
#define SATA0_CFG_12_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_12_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_12_0_READ_MASK                           0xffffffff
#define SATA0_CFG_12_0_WRITE_MASK                          0x0
#define SATA0_CFG_12_0_RESERVED_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_12_0_RESERVED_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_CFG_12_0_RESERVED_SHIFT)
#define SATA0_CFG_12_0_RESERVED_RANGE                      31:0
#define SATA0_CFG_12_0_RESERVED_WOFFSET                    0
#define SATA0_CFG_12_0_RESERVED_0                          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_13_0                                     0x00000034
#define SATA0_CFG_13_0_SECURE                              0
#define SATA0_CFG_13_0_WORD_COUNT                          1
#define SATA0_CFG_13_0_RESET_VAL                           0x0
#define SATA0_CFG_13_0_RESET_MASK                          0x0
#define SATA0_CFG_13_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_13_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_13_0_READ_MASK                           0xff
#define SATA0_CFG_13_0_WRITE_MASK                          0x0
#define SATA0_CFG_13_0_CAP_PTR_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_CFG_13_0_CAP_PTR_FIELD                       (_MK_SHIFT_CONST(0xff) << SATA0_CFG_13_0_CAP_PTR_SHIFT)
#define SATA0_CFG_13_0_CAP_PTR_RANGE                       7:0
#define SATA0_CFG_13_0_CAP_PTR_WOFFSET                     0
#define SATA0_CFG_13_0_CAP_PTR_PCIPM                       _MK_ENUM_CONST(0x00000044)
#define SATA0_CFG_14_0                                     0x00000038
#define SATA0_CFG_14_0_SECURE                              0
#define SATA0_CFG_14_0_WORD_COUNT                          1
#define SATA0_CFG_14_0_RESET_VAL                           0x0
#define SATA0_CFG_14_0_RESET_MASK                          0x0
#define SATA0_CFG_14_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_14_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_14_0_READ_MASK                           0xffffffff
#define SATA0_CFG_14_0_WRITE_MASK                          0x0
#define SATA0_CFG_14_0_RESERVED_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_14_0_RESERVED_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_CFG_14_0_RESERVED_SHIFT)
#define SATA0_CFG_14_0_RESERVED_RANGE                      31:0
#define SATA0_CFG_14_0_RESERVED_WOFFSET                    0
#define SATA0_CFG_14_0_RESERVED_0                          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_15_0                                     0x0000003C
#define SATA0_CFG_15_0_SECURE                              0
#define SATA0_CFG_15_0_WORD_COUNT                          1
#define SATA0_CFG_15_0_RESET_VAL                           0x0
#define SATA0_CFG_15_0_RESET_MASK                          0x0
#define SATA0_CFG_15_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_15_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_15_0_READ_MASK                           0xffffffff
#define SATA0_CFG_15_0_WRITE_MASK                          0xff
#define SATA0_CFG_15_0_INTR_LINE_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_15_0_INTR_LINE_FIELD                     (_MK_SHIFT_CONST(0xff) << SATA0_CFG_15_0_INTR_LINE_SHIFT)
#define SATA0_CFG_15_0_INTR_LINE_RANGE                     7:0
#define SATA0_CFG_15_0_INTR_LINE_WOFFSET                   0
#define SATA0_CFG_15_0_INTR_LINE__NOPRDCHK                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_15_0_INTR_LINE_IRQ0                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_15_0_INTR_LINE_IRQ1                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_15_0_INTR_LINE_IRQ15                     _MK_ENUM_CONST(0x0000000F)
#define SATA0_CFG_15_0_INTR_LINE_UNKNOWN                   _MK_ENUM_CONST(0x000000FF)
#define SATA0_CFG_15_0_INTR_PIN_SHIFT                       _MK_SHIFT_CONST(8)
#define SATA0_CFG_15_0_INTR_PIN_FIELD                      (_MK_SHIFT_CONST(0xff) << SATA0_CFG_15_0_INTR_PIN_SHIFT)
#define SATA0_CFG_15_0_INTR_PIN_RANGE                      15:8
#define SATA0_CFG_15_0_INTR_PIN_WOFFSET                    0
#define SATA0_CFG_15_0_INTR_PIN_NONE                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_15_0_INTR_PIN_INTA                       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_15_0_INTR_PIN_INTB                       _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_15_0_INTR_PIN_INTC                       _MK_ENUM_CONST(0x00000003)
#define SATA0_CFG_15_0_INTR_PIN_INTD                       _MK_ENUM_CONST(0x00000004)
#define SATA0_CFG_15_0_MIN_GNT_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA0_CFG_15_0_MIN_GNT_FIELD                       (_MK_SHIFT_CONST(0xff) << SATA0_CFG_15_0_MIN_GNT_SHIFT)
#define SATA0_CFG_15_0_MIN_GNT_RANGE                       23:16
#define SATA0_CFG_15_0_MIN_GNT_WOFFSET                     0
#define SATA0_CFG_15_0_MIN_GNT_NO_REQUIREMENTS             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_15_0_MIN_GNT_750NS                       _MK_ENUM_CONST(0x00000003)
#define SATA0_CFG_15_0_MAX_LAT_SHIFT                        _MK_SHIFT_CONST(24)
#define SATA0_CFG_15_0_MAX_LAT_FIELD                       (_MK_SHIFT_CONST(0xff) << SATA0_CFG_15_0_MAX_LAT_SHIFT)
#define SATA0_CFG_15_0_MAX_LAT_RANGE                       31:24
#define SATA0_CFG_15_0_MAX_LAT_WOFFSET                     0
#define SATA0_CFG_15_0_MAX_LAT_NO_REQUIREMENTS             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_15_0_MAX_LAT_250NS                       _MK_ENUM_CONST(0x00000001)
// Warning: unsupported define: #define T_SATA0_CFG_15_INTR_PIN__NO_CHECK                       0x0 /*       */
#define SATA0_CFG_16_0                                     0x00000040
#define SATA0_CFG_16_0_SECURE                              0
#define SATA0_CFG_16_0_WORD_COUNT                          1
#define SATA0_CFG_16_0_RESET_VAL                           0x0
#define SATA0_CFG_16_0_RESET_MASK                          0x0
#define SATA0_CFG_16_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_16_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_16_0_READ_MASK                           0xffffffff
#define SATA0_CFG_16_0_WRITE_MASK                          0xffffffff
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_SHIFT            _MK_SHIFT_CONST(0)
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_FIELD           (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_SHIFT)
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_RANGE           15:0
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_WOFFSET         0
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID__NOPRDCHK       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_16_0_SUBSYSTEM_VENDOR_ID_NONE            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_16_0_SUBSYSTEM_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_CFG_16_0_SUBSYSTEM_ID_FIELD                  (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_16_0_SUBSYSTEM_ID_SHIFT)
#define SATA0_CFG_16_0_SUBSYSTEM_ID_RANGE                  31:16
#define SATA0_CFG_16_0_SUBSYSTEM_ID_WOFFSET                0
#define SATA0_CFG_16_0_SUBSYSTEM_ID__NOPRDCHK              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_16_0_SUBSYSTEM_ID_NONE                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0                                     0x00000044
#define SATA0_CFG_17_0_SECURE                              0
#define SATA0_CFG_17_0_WORD_COUNT                          1
#define SATA0_CFG_17_0_RESET_VAL                           0x0
#define SATA0_CFG_17_0_RESET_MASK                          0x0
#define SATA0_CFG_17_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_17_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_17_0_READ_MASK                           0xffefffff
#define SATA0_CFG_17_0_WRITE_MASK                          0x0
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_SHIFT                _MK_SHIFT_CONST(31)
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_SUPPORT_D3C_SHIFT)
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_RANGE               31:31
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_WOFFSET             0
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_SUPPORT_D3C_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_SHIFT                _MK_SHIFT_CONST(30)
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_SUPPORT_D3H_SHIFT)
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_RANGE               30:30
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_WOFFSET             0
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_SUPPORT_D3H_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_PME_SUPPORT_D2_SHIFT                 _MK_SHIFT_CONST(29)
#define SATA0_CFG_17_0_PME_SUPPORT_D2_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_SUPPORT_D2_SHIFT)
#define SATA0_CFG_17_0_PME_SUPPORT_D2_RANGE                29:29
#define SATA0_CFG_17_0_PME_SUPPORT_D2_WOFFSET              0
#define SATA0_CFG_17_0_PME_SUPPORT_D2_YES                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_SUPPORT_D2_NO                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_PME_SUPPORT_D1_SHIFT                 _MK_SHIFT_CONST(28)
#define SATA0_CFG_17_0_PME_SUPPORT_D1_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_SUPPORT_D1_SHIFT)
#define SATA0_CFG_17_0_PME_SUPPORT_D1_RANGE                28:28
#define SATA0_CFG_17_0_PME_SUPPORT_D1_WOFFSET              0
#define SATA0_CFG_17_0_PME_SUPPORT_D1_YES                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_SUPPORT_D1_NO                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_PME_SUPPORT_D0_SHIFT                 _MK_SHIFT_CONST(27)
#define SATA0_CFG_17_0_PME_SUPPORT_D0_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_SUPPORT_D0_SHIFT)
#define SATA0_CFG_17_0_PME_SUPPORT_D0_RANGE                27:27
#define SATA0_CFG_17_0_PME_SUPPORT_D0_WOFFSET              0
#define SATA0_CFG_17_0_PME_SUPPORT_D0_YES                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_SUPPORT_D0_NO                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_D2_SUPPORT_SHIFT                     _MK_SHIFT_CONST(26)
#define SATA0_CFG_17_0_D2_SUPPORT_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_D2_SUPPORT_SHIFT)
#define SATA0_CFG_17_0_D2_SUPPORT_RANGE                    26:26
#define SATA0_CFG_17_0_D2_SUPPORT_WOFFSET                  0
#define SATA0_CFG_17_0_D2_SUPPORT_YES                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_D2_SUPPORT_NO                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_D1_SUPPORT_SHIFT                     _MK_SHIFT_CONST(25)
#define SATA0_CFG_17_0_D1_SUPPORT_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_D1_SUPPORT_SHIFT)
#define SATA0_CFG_17_0_D1_SUPPORT_RANGE                    25:25
#define SATA0_CFG_17_0_D1_SUPPORT_WOFFSET                  0
#define SATA0_CFG_17_0_D1_SUPPORT_YES                      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_D1_SUPPORT_NO                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_AUX_CURRENT_SHIFT                    _MK_SHIFT_CONST(22)
#define SATA0_CFG_17_0_AUX_CURRENT_FIELD                   (_MK_SHIFT_CONST(0x7) << SATA0_CFG_17_0_AUX_CURRENT_SHIFT)
#define SATA0_CFG_17_0_AUX_CURRENT_RANGE                   24:22
#define SATA0_CFG_17_0_AUX_CURRENT_WOFFSET                 0
#define SATA0_CFG_17_0_AUX_CURRENT_0                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_AUX_CURRENT_55MA                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_AUX_CURRENT_100MA                   _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_17_0_AUX_CURRENT_160MA                   _MK_ENUM_CONST(0x00000003)
#define SATA0_CFG_17_0_AUX_CURRENT_220MA                   _MK_ENUM_CONST(0x00000004)
#define SATA0_CFG_17_0_AUX_CURRENT_270MA                   _MK_ENUM_CONST(0x00000005)
#define SATA0_CFG_17_0_AUX_CURRENT_320MA                   _MK_ENUM_CONST(0x00000006)
#define SATA0_CFG_17_0_AUX_CURRENT_375MA                   _MK_ENUM_CONST(0x00000007)
#define SATA0_CFG_17_0_DEV_SPEC_INIT_SHIFT                  _MK_SHIFT_CONST(21)
#define SATA0_CFG_17_0_DEV_SPEC_INIT_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_DEV_SPEC_INIT_SHIFT)
#define SATA0_CFG_17_0_DEV_SPEC_INIT_RANGE                 21:21
#define SATA0_CFG_17_0_DEV_SPEC_INIT_WOFFSET               0
#define SATA0_CFG_17_0_DEV_SPEC_INIT_NOT_NEEDED            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_DEV_SPEC_INIT_NEEDED                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PME_CLOCK_SHIFT                      _MK_SHIFT_CONST(19)
#define SATA0_CFG_17_0_PME_CLOCK_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_17_0_PME_CLOCK_SHIFT)
#define SATA0_CFG_17_0_PME_CLOCK_RANGE                     19:19
#define SATA0_CFG_17_0_PME_CLOCK_WOFFSET                   0
#define SATA0_CFG_17_0_PME_CLOCK_NOT_NEEDED                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_PME_CLOCK_NEEDED                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_17_0_PCIPM_REV_SHIFT                      _MK_SHIFT_CONST(16)
#define SATA0_CFG_17_0_PCIPM_REV_FIELD                     (_MK_SHIFT_CONST(0x7) << SATA0_CFG_17_0_PCIPM_REV_SHIFT)
#define SATA0_CFG_17_0_PCIPM_REV_RANGE                     18:16
#define SATA0_CFG_17_0_PCIPM_REV_WOFFSET                   0
#define SATA0_CFG_17_0_PCIPM_REV_11                        _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_17_0_NEXT_PTR_SHIFT                       _MK_SHIFT_CONST(8)
#define SATA0_CFG_17_0_NEXT_PTR_FIELD                      (_MK_SHIFT_CONST(0xff) << SATA0_CFG_17_0_NEXT_PTR_SHIFT)
#define SATA0_CFG_17_0_NEXT_PTR_RANGE                      15:8
#define SATA0_CFG_17_0_NEXT_PTR_WOFFSET                    0
#define SATA0_CFG_17_0_NEXT_PTR_MSI                        _MK_ENUM_CONST(0x000000B0)
#define SATA0_CFG_17_0_NEXT_PTR_MSIX                       _MK_ENUM_CONST(0x000000C4)
#define SATA0_CFG_17_0_NEXT_PTR_SATA                       _MK_ENUM_CONST(0x0000008C)
#define SATA0_CFG_17_0_NEXT_PTR_NULL                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_17_0_CAP_ID_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_CFG_17_0_CAP_ID_FIELD                        (_MK_SHIFT_CONST(0xff) << SATA0_CFG_17_0_CAP_ID_SHIFT)
#define SATA0_CFG_17_0_CAP_ID_RANGE                        7:0
#define SATA0_CFG_17_0_CAP_ID_WOFFSET                      0
#define SATA0_CFG_17_0_CAP_ID_PM                           _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_18_0                                     0x00000048
#define SATA0_CFG_18_0_SECURE                              0
#define SATA0_CFG_18_0_WORD_COUNT                          1
#define SATA0_CFG_18_0_RESET_VAL                           0x0
#define SATA0_CFG_18_0_RESET_MASK                          0x0
#define SATA0_CFG_18_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_18_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_18_0_READ_MASK                           0x8103
#define SATA0_CFG_18_0_WRITE_MASK                          0x3
#define SATA0_CFG_18_0_PME_STATUS_SHIFT                     _MK_SHIFT_CONST(15)
#define SATA0_CFG_18_0_PME_STATUS_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_18_0_PME_STATUS_SHIFT)
#define SATA0_CFG_18_0_PME_STATUS_RANGE                    15:15
#define SATA0_CFG_18_0_PME_STATUS_WOFFSET                  0
#define SATA0_CFG_18_0_PME_STATUS_NOT_ACTIVE               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_18_0_PME_SHIFT                            _MK_SHIFT_CONST(8)
#define SATA0_CFG_18_0_PME_FIELD                           (_MK_SHIFT_CONST(0x1) << SATA0_CFG_18_0_PME_SHIFT)
#define SATA0_CFG_18_0_PME_RANGE                           8:8
#define SATA0_CFG_18_0_PME_WOFFSET                         0
#define SATA0_CFG_18_0_PME_DISABLE                         _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_18_0_PM_STATE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_18_0_PM_STATE_FIELD                      (_MK_SHIFT_CONST(0x3) << SATA0_CFG_18_0_PM_STATE_SHIFT)
#define SATA0_CFG_18_0_PM_STATE_RANGE                      1:0
#define SATA0_CFG_18_0_PM_STATE_WOFFSET                    0
#define SATA0_CFG_18_0_PM_STATE_D0                         _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_18_0_PM_STATE_D3                         _MK_ENUM_CONST(0x00000003)
#define SATA0_FPCI_DBG_0_0                                 0x0000004C
#define SATA0_FPCI_DBG_0_0_SECURE                          0
#define SATA0_FPCI_DBG_0_0_WORD_COUNT                      1
#define SATA0_FPCI_DBG_0_0_RESET_VAL                       0x0
#define SATA0_FPCI_DBG_0_0_RESET_MASK                      0x0
#define SATA0_FPCI_DBG_0_0_SW_DEFAULT_VAL                  0x0
#define SATA0_FPCI_DBG_0_0_SW_DEFAULT_MASK                 0x0
#define SATA0_FPCI_DBG_0_0_READ_MASK                       0xffffffff
#define SATA0_FPCI_DBG_0_0_WRITE_MASK                      0xffffffff
#define SATA0_FPCI_DBG_0_0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_FPCI_DBG_0_0_SEL_FIELD                       (_MK_SHIFT_CONST(0xffffffff) << SATA0_FPCI_DBG_0_0_SEL_SHIFT)
#define SATA0_FPCI_DBG_0_0_SEL_RANGE                       31:0
#define SATA0_FPCI_DBG_0_0_SEL_WOFFSET                     0
#define SATA0_FPCI_DBG_0_0_SEL_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCI_DBG_1_0                                 0x00000050
#define SATA0_FPCI_DBG_1_0_SECURE                          0
#define SATA0_FPCI_DBG_1_0_WORD_COUNT                      1
#define SATA0_FPCI_DBG_1_0_RESET_VAL                       0x0
#define SATA0_FPCI_DBG_1_0_RESET_MASK                      0x0
#define SATA0_FPCI_DBG_1_0_SW_DEFAULT_VAL                  0x0
#define SATA0_FPCI_DBG_1_0_SW_DEFAULT_MASK                 0x0
#define SATA0_FPCI_DBG_1_0_READ_MASK                       0xffffffff
#define SATA0_FPCI_DBG_1_0_WRITE_MASK                      0xffffffff
#define SATA0_FPCI_DBG_1_0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_FPCI_DBG_1_0_SEL_FIELD                       (_MK_SHIFT_CONST(0xffffffff) << SATA0_FPCI_DBG_1_0_SEL_SHIFT)
#define SATA0_FPCI_DBG_1_0_SEL_RANGE                       31:0
#define SATA0_FPCI_DBG_1_0_SEL_WOFFSET                     0
#define SATA0_FPCI_DBG_1_0_SEL_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCI_SW_0                                    0x00000054
#define SATA0_FPCI_SW_0_SECURE                             0
#define SATA0_FPCI_SW_0_WORD_COUNT                         1
#define SATA0_FPCI_SW_0_RESET_VAL                          0x0
#define SATA0_FPCI_SW_0_RESET_MASK                         0x0
#define SATA0_FPCI_SW_0_SW_DEFAULT_VAL                     0x0
#define SATA0_FPCI_SW_0_SW_DEFAULT_MASK                    0x0
#define SATA0_FPCI_SW_0_READ_MASK                          0xffffffff
#define SATA0_FPCI_SW_0_WRITE_MASK                         0x101
#define SATA0_FPCI_SW_0_IDDQ_PG_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_FPCI_SW_0_IDDQ_PG_FIELD                      (_MK_SHIFT_CONST(0x1) << SATA0_FPCI_SW_0_IDDQ_PG_SHIFT)
#define SATA0_FPCI_SW_0_IDDQ_PG_RANGE                      0:0
#define SATA0_FPCI_SW_0_IDDQ_PG_WOFFSET                    0
#define SATA0_FPCI_SW_0_IDDQ_PG_INIT                       _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCI_SW_0_RSVD_1_7_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA0_FPCI_SW_0_RSVD_1_7_FIELD                     (_MK_SHIFT_CONST(0x7f) << SATA0_FPCI_SW_0_RSVD_1_7_SHIFT)
#define SATA0_FPCI_SW_0_RSVD_1_7_RANGE                     7:1
#define SATA0_FPCI_SW_0_RSVD_1_7_WOFFSET                   0
#define SATA0_FPCI_SW_0_RSVD_1_7_VAL                       _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCI_SW_0_WAKEUP_PLL_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA0_FPCI_SW_0_WAKEUP_PLL_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_FPCI_SW_0_WAKEUP_PLL_SHIFT)
#define SATA0_FPCI_SW_0_WAKEUP_PLL_RANGE                   8:8
#define SATA0_FPCI_SW_0_WAKEUP_PLL_WOFFSET                 0
#define SATA0_FPCI_SW_0_WAKEUP_PLL_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCI_SW_0_RSVD_9_31_SHIFT                     _MK_SHIFT_CONST(9)
#define SATA0_FPCI_SW_0_RSVD_9_31_FIELD                    (_MK_SHIFT_CONST(0x7fffff) << SATA0_FPCI_SW_0_RSVD_9_31_SHIFT)
#define SATA0_FPCI_SW_0_RSVD_9_31_RANGE                    31:9
#define SATA0_FPCI_SW_0_RSVD_9_31_WOFFSET                  0
#define SATA0_FPCI_SW_0_RSVD_9_31_VAL                      _MK_ENUM_CONST(0x00000000)
#define SATA0_ATACAP0_0                                    0x0000008C
#define SATA0_ATACAP0_0_SECURE                             0
#define SATA0_ATACAP0_0_WORD_COUNT                         1
#define SATA0_ATACAP0_0_RESET_VAL                          0x0
#define SATA0_ATACAP0_0_RESET_MASK                         0x0
#define SATA0_ATACAP0_0_SW_DEFAULT_VAL                     0x0
#define SATA0_ATACAP0_0_SW_DEFAULT_MASK                    0x0
#define SATA0_ATACAP0_0_READ_MASK                          0xffffffff
#define SATA0_ATACAP0_0_WRITE_MASK                         0x0
#define SATA0_ATACAP0_0_RESERVED_SHIFT                      _MK_SHIFT_CONST(24)
#define SATA0_ATACAP0_0_RESERVED_FIELD                     (_MK_SHIFT_CONST(0xff) << SATA0_ATACAP0_0_RESERVED_SHIFT)
#define SATA0_ATACAP0_0_RESERVED_RANGE                     31:24
#define SATA0_ATACAP0_0_RESERVED_WOFFSET                   0
#define SATA0_ATACAP0_0_RESERVED_0                         _MK_ENUM_CONST(0x00000000)
#define SATA0_ATACAP0_0_MAJREV_SHIFT                        _MK_SHIFT_CONST(20)
#define SATA0_ATACAP0_0_MAJREV_FIELD                       (_MK_SHIFT_CONST(0xf) << SATA0_ATACAP0_0_MAJREV_SHIFT)
#define SATA0_ATACAP0_0_MAJREV_RANGE                       23:20
#define SATA0_ATACAP0_0_MAJREV_WOFFSET                     0
#define SATA0_ATACAP0_0_MAJREV_INIT                        _MK_ENUM_CONST(0x00000001)
#define SATA0_ATACAP0_0_MINREV_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA0_ATACAP0_0_MINREV_FIELD                       (_MK_SHIFT_CONST(0xf) << SATA0_ATACAP0_0_MINREV_SHIFT)
#define SATA0_ATACAP0_0_MINREV_RANGE                       19:16
#define SATA0_ATACAP0_0_MINREV_WOFFSET                     0
#define SATA0_ATACAP0_0_MINREV_INIT                        _MK_ENUM_CONST(0x00000000)
#define SATA0_ATACAP0_0_NEXT_SHIFT                          _MK_SHIFT_CONST(8)
#define SATA0_ATACAP0_0_NEXT_FIELD                         (_MK_SHIFT_CONST(0xff) << SATA0_ATACAP0_0_NEXT_SHIFT)
#define SATA0_ATACAP0_0_NEXT_RANGE                         15:8
#define SATA0_ATACAP0_0_NEXT_WOFFSET                       0
#define SATA0_ATACAP0_0_NEXT_MSI                           _MK_ENUM_CONST(0x000000B0)
#define SATA0_ATACAP0_0_NEXT_MSIX                          _MK_ENUM_CONST(0x000000C4)
#define SATA0_ATACAP0_0_NEXT_NULL                          _MK_ENUM_CONST(0x00000000)
#define SATA0_ATACAP0_0_CID_SHIFT                           _MK_SHIFT_CONST(0)
#define SATA0_ATACAP0_0_CID_FIELD                          (_MK_SHIFT_CONST(0xff) << SATA0_ATACAP0_0_CID_SHIFT)
#define SATA0_ATACAP0_0_CID_RANGE                          7:0
#define SATA0_ATACAP0_0_CID_WOFFSET                        0
#define SATA0_ATACAP0_0_CID_SATA                           _MK_ENUM_CONST(0x00000012)
#define SATA0_ATACAP1_0                                    0x00000090
#define SATA0_ATACAP1_0_SECURE                             0
#define SATA0_ATACAP1_0_WORD_COUNT                         1
#define SATA0_ATACAP1_0_RESET_VAL                          0x0
#define SATA0_ATACAP1_0_RESET_MASK                         0x0
#define SATA0_ATACAP1_0_SW_DEFAULT_VAL                     0x0
#define SATA0_ATACAP1_0_SW_DEFAULT_MASK                    0x0
#define SATA0_ATACAP1_0_READ_MASK                          0xffffffff
#define SATA0_ATACAP1_0_WRITE_MASK                         0x0
#define SATA0_ATACAP1_0_RESERVED_SHIFT                      _MK_SHIFT_CONST(16)
#define SATA0_ATACAP1_0_RESERVED_FIELD                     (_MK_SHIFT_CONST(0xffff) << SATA0_ATACAP1_0_RESERVED_SHIFT)
#define SATA0_ATACAP1_0_RESERVED_RANGE                     31:16
#define SATA0_ATACAP1_0_RESERVED_WOFFSET                   0
#define SATA0_ATACAP1_0_RESERVED_0                         _MK_ENUM_CONST(0x00000000)
#define SATA0_ATACAP1_0_BAROFST_SHIFT                       _MK_SHIFT_CONST(4)
#define SATA0_ATACAP1_0_BAROFST_FIELD                      (_MK_SHIFT_CONST(0xfff) << SATA0_ATACAP1_0_BAROFST_SHIFT)
#define SATA0_ATACAP1_0_BAROFST_RANGE                      15:4
#define SATA0_ATACAP1_0_BAROFST_WOFFSET                    0
#define SATA0_ATACAP1_0_BAROFST_94H                        _MK_ENUM_CONST(0x00000025)
#define SATA0_ATACAP1_0_BARLOC_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_ATACAP1_0_BARLOC_FIELD                       (_MK_SHIFT_CONST(0xf) << SATA0_ATACAP1_0_BARLOC_SHIFT)
#define SATA0_ATACAP1_0_BARLOC_RANGE                       3:0
#define SATA0_ATACAP1_0_BARLOC_WOFFSET                     0
#define SATA0_ATACAP1_0_BARLOC_CFG                         _MK_ENUM_CONST(0x0000000F)
#define SATA0_CFG_35_0                                     0x00000094
#define SATA0_CFG_35_0_SECURE                              0
#define SATA0_CFG_35_0_WORD_COUNT                          1
#define SATA0_CFG_35_0_RESET_VAL                           0x0
#define SATA0_CFG_35_0_RESET_MASK                          0x0
#define SATA0_CFG_35_0_SW_DEFAULT_VAL                      0x0
#define SATA0_CFG_35_0_SW_DEFAULT_MASK                     0x0
#define SATA0_CFG_35_0_READ_MASK                           0xffffffff
#define SATA0_CFG_35_0_WRITE_MASK                          0xffffffff
#define SATA0_CFG_35_0_RESERVED_SHIFT                       _MK_SHIFT_CONST(13)
#define SATA0_CFG_35_0_RESERVED_FIELD                      (_MK_SHIFT_CONST(0x7ffff) << SATA0_CFG_35_0_RESERVED_SHIFT)
#define SATA0_CFG_35_0_RESERVED_RANGE                      31:13
#define SATA0_CFG_35_0_RESERVED_WOFFSET                    0
#define SATA0_CFG_35_0_RESERVED_0                          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_35_0_IDP_INDEX_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA0_CFG_35_0_IDP_INDEX_FIELD                     (_MK_SHIFT_CONST(0x7ff) << SATA0_CFG_35_0_IDP_INDEX_SHIFT)
#define SATA0_CFG_35_0_IDP_INDEX_RANGE                     12:2
#define SATA0_CFG_35_0_IDP_INDEX_WOFFSET                   0
#define SATA0_CFG_35_0_IDP_INDEX__NOPRDCHK                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_35_0_IDP_INDEX_0                         _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_35_0_RESERVED1_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_CFG_35_0_RESERVED1_FIELD                     (_MK_SHIFT_CONST(0x3) << SATA0_CFG_35_0_RESERVED1_SHIFT)
#define SATA0_CFG_35_0_RESERVED1_RANGE                     1:0
#define SATA0_CFG_35_0_RESERVED1_WOFFSET                   0
#define SATA0_CFG_35_0_RESERVED1_0                         _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_IDP1_0                                  0x00000098
#define SATA0_AHCI_IDP1_0_SECURE                           0
#define SATA0_AHCI_IDP1_0_WORD_COUNT                       1
#define SATA0_AHCI_IDP1_0_RESET_VAL                        0x0
#define SATA0_AHCI_IDP1_0_RESET_MASK                       0x0
#define SATA0_AHCI_IDP1_0_SW_DEFAULT_VAL                   0x0
#define SATA0_AHCI_IDP1_0_SW_DEFAULT_MASK                  0x0
#define SATA0_AHCI_IDP1_0_READ_MASK                        0xffffffff
#define SATA0_AHCI_IDP1_0_WRITE_MASK                       0xffffffff
#define SATA0_AHCI_IDP1_0_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_AHCI_IDP1_0_DATA_FIELD                       (_MK_SHIFT_CONST(0xffffffff) << SATA0_AHCI_IDP1_0_DATA_SHIFT)
#define SATA0_AHCI_IDP1_0_DATA_RANGE                       31:0
#define SATA0_AHCI_IDP1_0_DATA_WOFFSET                     0
#define SATA0_MSI_CTRL_0                                   0x000000B0
#define SATA0_MSI_CTRL_0_SECURE                            0
#define SATA0_MSI_CTRL_0_WORD_COUNT                        1
#define SATA0_MSI_CTRL_0_RESET_VAL                         0x0
#define SATA0_MSI_CTRL_0_RESET_MASK                        0x0
#define SATA0_MSI_CTRL_0_SW_DEFAULT_VAL                    0x0
#define SATA0_MSI_CTRL_0_SW_DEFAULT_MASK                   0x0
#define SATA0_MSI_CTRL_0_READ_MASK                         0x1ffffff
#define SATA0_MSI_CTRL_0_WRITE_MASK                        0x710000
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_SHIFT)
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_RANGE             24:24
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_WOFFSET           0
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_DIS               _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_EN                _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_VECTOR_MASK_CAP_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_SHIFT                  _MK_SHIFT_CONST(23)
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_MSI_CTRL_0_64_ADDR_CAP_SHIFT)
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_RANGE                 23:23
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_WOFFSET               0
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_DIS                   _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_EN                    _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_64_ADDR_CAP_DEFAULT               _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_SHIFT              _MK_SHIFT_CONST(20)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_FIELD             (_MK_SHIFT_CONST(0x7) << SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_SHIFT)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_RANGE             22:20
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_WOFFSET           0
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_1                 _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_2                 _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_4                 _MK_ENUM_CONST(0x00000002)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_8                 _MK_ENUM_CONST(0x00000003)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_16                _MK_ENUM_CONST(0x00000004)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_32                _MK_ENUM_CONST(0x00000005)
#define SATA0_MSI_CTRL_0_MULT_MSG_ENABLE_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_SHIFT                 _MK_SHIFT_CONST(17)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_FIELD                (_MK_SHIFT_CONST(0x7) << SATA0_MSI_CTRL_0_MULT_MSG_CAP_SHIFT)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_RANGE                19:17
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_WOFFSET              0
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_1                    _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_2                    _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_4                    _MK_ENUM_CONST(0x00000002)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_8                    _MK_ENUM_CONST(0x00000003)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_16                   _MK_ENUM_CONST(0x00000004)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_32                   _MK_ENUM_CONST(0x00000005)
#define SATA0_MSI_CTRL_0_MULT_MSG_CAP_DEFAULT              _MK_ENUM_CONST(0x00000003)
#define SATA0_MSI_CTRL_0_MSI_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_MSI_CTRL_0_MSI_ENABLE_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_MSI_CTRL_0_MSI_ENABLE_SHIFT)
#define SATA0_MSI_CTRL_0_MSI_ENABLE_RANGE                  16:16
#define SATA0_MSI_CTRL_0_MSI_ENABLE_WOFFSET                0
#define SATA0_MSI_CTRL_0_MSI_ENABLE_OFF                    _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_MSI_ENABLE_ON                     _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_CTRL_0_MSI_ENABLE_DEFAULT                _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_NEXT_PTR_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA0_MSI_CTRL_0_NEXT_PTR_FIELD                    (_MK_SHIFT_CONST(0xff) << SATA0_MSI_CTRL_0_NEXT_PTR_SHIFT)
#define SATA0_MSI_CTRL_0_NEXT_PTR_RANGE                    15:8
#define SATA0_MSI_CTRL_0_NEXT_PTR_WOFFSET                  0
#define SATA0_MSI_CTRL_0_NEXT_PTR_NULL                     _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_NEXT_PTR_MMAP                     _MK_ENUM_CONST(0x000000EC)
#define SATA0_MSI_CTRL_0_NEXT_PTR_DEFAULT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_CTRL_0_CAP_ID_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_MSI_CTRL_0_CAP_ID_FIELD                      (_MK_SHIFT_CONST(0xff) << SATA0_MSI_CTRL_0_CAP_ID_SHIFT)
#define SATA0_MSI_CTRL_0_CAP_ID_RANGE                      7:0
#define SATA0_MSI_CTRL_0_CAP_ID_WOFFSET                    0
#define SATA0_MSI_CTRL_0_CAP_ID_MSI                        _MK_ENUM_CONST(0x00000005)
#define SATA0_MSI_ADDR1_0                                  0x000000B4
#define SATA0_MSI_ADDR1_0_SECURE                           0
#define SATA0_MSI_ADDR1_0_WORD_COUNT                       1
#define SATA0_MSI_ADDR1_0_RESET_VAL                        0x0
#define SATA0_MSI_ADDR1_0_RESET_MASK                       0x0
#define SATA0_MSI_ADDR1_0_SW_DEFAULT_VAL                   0x0
#define SATA0_MSI_ADDR1_0_SW_DEFAULT_MASK                  0x0
#define SATA0_MSI_ADDR1_0_READ_MASK                        0xfffffffc
#define SATA0_MSI_ADDR1_0_WRITE_MASK                       0xfffffffc
#define SATA0_MSI_ADDR1_0_MSG_ADDR_SHIFT                    _MK_SHIFT_CONST(2)
#define SATA0_MSI_ADDR1_0_MSG_ADDR_FIELD                   (_MK_SHIFT_CONST(0x3fffffff) << SATA0_MSI_ADDR1_0_MSG_ADDR_SHIFT)
#define SATA0_MSI_ADDR1_0_MSG_ADDR_RANGE                   31:2
#define SATA0_MSI_ADDR1_0_MSG_ADDR_WOFFSET                 0
#define SATA0_MSI_ADDR1_0_MSG_ADDR_DEFAULT                 _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_ADDR2_0                                  0x000000B8
#define SATA0_MSI_ADDR2_0_SECURE                           0
#define SATA0_MSI_ADDR2_0_WORD_COUNT                       1
#define SATA0_MSI_ADDR2_0_RESET_VAL                        0x0
#define SATA0_MSI_ADDR2_0_RESET_MASK                       0x0
#define SATA0_MSI_ADDR2_0_SW_DEFAULT_VAL                   0x0
#define SATA0_MSI_ADDR2_0_SW_DEFAULT_MASK                  0x0
#define SATA0_MSI_ADDR2_0_READ_MASK                        0xffffffff
#define SATA0_MSI_ADDR2_0_WRITE_MASK                       0xffffffff
#define SATA0_MSI_ADDR2_0_MSG_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_MSI_ADDR2_0_MSG_ADDR_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << SATA0_MSI_ADDR2_0_MSG_ADDR_SHIFT)
#define SATA0_MSI_ADDR2_0_MSG_ADDR_RANGE                   31:0
#define SATA0_MSI_ADDR2_0_MSG_ADDR_WOFFSET                 0
#define SATA0_MSI_ADDR2_0_MSG_ADDR_DEFAULT                 _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_DATA_0                                   0x000000BC
#define SATA0_MSI_DATA_0_SECURE                            0
#define SATA0_MSI_DATA_0_WORD_COUNT                        1
#define SATA0_MSI_DATA_0_RESET_VAL                         0x0
#define SATA0_MSI_DATA_0_RESET_MASK                        0x0
#define SATA0_MSI_DATA_0_SW_DEFAULT_VAL                    0x0
#define SATA0_MSI_DATA_0_SW_DEFAULT_MASK                   0x0
#define SATA0_MSI_DATA_0_READ_MASK                         0xffff
#define SATA0_MSI_DATA_0_WRITE_MASK                        0xffff
#define SATA0_MSI_DATA_0_MSG_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_MSI_DATA_0_MSG_DATA_FIELD                    (_MK_SHIFT_CONST(0xffff) << SATA0_MSI_DATA_0_MSG_DATA_SHIFT)
#define SATA0_MSI_DATA_0_MSG_DATA_RANGE                    15:0
#define SATA0_MSI_DATA_0_MSG_DATA_WOFFSET                  0
#define SATA0_MSI_DATA_0_MSG_DATA_DEFAULT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_QUEUE_0                                  0x000000C0
#define SATA0_MSI_QUEUE_0_SECURE                           0
#define SATA0_MSI_QUEUE_0_WORD_COUNT                       1
#define SATA0_MSI_QUEUE_0_RESET_VAL                        0x0
#define SATA0_MSI_QUEUE_0_RESET_MASK                       0x0
#define SATA0_MSI_QUEUE_0_SW_DEFAULT_VAL                   0x0
#define SATA0_MSI_QUEUE_0_SW_DEFAULT_MASK                  0x0
#define SATA0_MSI_QUEUE_0_READ_MASK                        0xf
#define SATA0_MSI_QUEUE_0_WRITE_MASK                       0xf
#define SATA0_MSI_QUEUE_0_BITS_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_MSI_QUEUE_0_BITS_FIELD                       (_MK_SHIFT_CONST(0xf) << SATA0_MSI_QUEUE_0_BITS_SHIFT)
#define SATA0_MSI_QUEUE_0_BITS_RANGE                       3:0
#define SATA0_MSI_QUEUE_0_BITS_WOFFSET                     0
#define SATA0_MSI_QUEUE_0_BITS_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_MAP_0                                    0x000000EC
#define SATA0_MSI_MAP_0_SECURE                             0
#define SATA0_MSI_MAP_0_WORD_COUNT                         1
#define SATA0_MSI_MAP_0_RESET_VAL                          0x0
#define SATA0_MSI_MAP_0_RESET_MASK                         0x0
#define SATA0_MSI_MAP_0_SW_DEFAULT_VAL                     0x0
#define SATA0_MSI_MAP_0_SW_DEFAULT_MASK                    0x0
#define SATA0_MSI_MAP_0_READ_MASK                          0xf803ffff
#define SATA0_MSI_MAP_0_WRITE_MASK                         0x10000
#define SATA0_MSI_MAP_0_CAP_TYPE_SHIFT                      _MK_SHIFT_CONST(27)
#define SATA0_MSI_MAP_0_CAP_TYPE_FIELD                     (_MK_SHIFT_CONST(0x1f) << SATA0_MSI_MAP_0_CAP_TYPE_SHIFT)
#define SATA0_MSI_MAP_0_CAP_TYPE_RANGE                     31:27
#define SATA0_MSI_MAP_0_CAP_TYPE_WOFFSET                   0
#define SATA0_MSI_MAP_0_CAP_TYPE_DEFAULT                   _MK_ENUM_CONST(0x00000015)
#define SATA0_MSI_MAP_0_FIXD_SHIFT                          _MK_SHIFT_CONST(17)
#define SATA0_MSI_MAP_0_FIXD_FIELD                         (_MK_SHIFT_CONST(0x1) << SATA0_MSI_MAP_0_FIXD_SHIFT)
#define SATA0_MSI_MAP_0_FIXD_RANGE                         17:17
#define SATA0_MSI_MAP_0_FIXD_WOFFSET                       0
#define SATA0_MSI_MAP_0_FIXD_ON                            _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_MAP_0_EN_SHIFT                            _MK_SHIFT_CONST(16)
#define SATA0_MSI_MAP_0_EN_FIELD                           (_MK_SHIFT_CONST(0x1) << SATA0_MSI_MAP_0_EN_SHIFT)
#define SATA0_MSI_MAP_0_EN_RANGE                           16:16
#define SATA0_MSI_MAP_0_EN_WOFFSET                         0
#define SATA0_MSI_MAP_0_EN_OFF                             _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_MAP_0_EN_ON                              _MK_ENUM_CONST(0x00000001)
#define SATA0_MSI_MAP_0_EN_DEFAULT                         _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_MAP_0_NEXT_PTR_SHIFT                      _MK_SHIFT_CONST(8)
#define SATA0_MSI_MAP_0_NEXT_PTR_FIELD                     (_MK_SHIFT_CONST(0xff) << SATA0_MSI_MAP_0_NEXT_PTR_SHIFT)
#define SATA0_MSI_MAP_0_NEXT_PTR_RANGE                     15:8
#define SATA0_MSI_MAP_0_NEXT_PTR_WOFFSET                   0
#define SATA0_MSI_MAP_0_NEXT_PTR_NULL                      _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_MAP_0_NEXT_PTR_DEFAULT                   _MK_ENUM_CONST(0x00000000)
#define SATA0_MSI_MAP_0_CAP_ID_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_MSI_MAP_0_CAP_ID_FIELD                       (_MK_SHIFT_CONST(0xff) << SATA0_MSI_MAP_0_CAP_ID_SHIFT)
#define SATA0_MSI_MAP_0_CAP_ID_RANGE                       7:0
#define SATA0_MSI_MAP_0_CAP_ID_WOFFSET                     0
#define SATA0_MSI_MAP_0_CAP_ID_MSI                         _MK_ENUM_CONST(0x00000008)
#define SATA0_INDIRECT_IDP0_0                              0x000000F0
#define SATA0_INDIRECT_IDP0_0_SECURE                       0
#define SATA0_INDIRECT_IDP0_0_WORD_COUNT                   1
#define SATA0_INDIRECT_IDP0_0_RESET_VAL                    0x0
#define SATA0_INDIRECT_IDP0_0_RESET_MASK                   0x0
#define SATA0_INDIRECT_IDP0_0_SW_DEFAULT_VAL               0x0
#define SATA0_INDIRECT_IDP0_0_SW_DEFAULT_MASK              0x0
#define SATA0_INDIRECT_IDP0_0_READ_MASK                    0xffffffff
#define SATA0_INDIRECT_IDP0_0_WRITE_MASK                   0xffc
#define SATA0_INDIRECT_IDP0_0_RESERVED_SHIFT                _MK_SHIFT_CONST(12)
#define SATA0_INDIRECT_IDP0_0_RESERVED_FIELD               (_MK_SHIFT_CONST(0xfffff) << SATA0_INDIRECT_IDP0_0_RESERVED_SHIFT)
#define SATA0_INDIRECT_IDP0_0_RESERVED_RANGE               31:12
#define SATA0_INDIRECT_IDP0_0_RESERVED_WOFFSET             0
#define SATA0_INDIRECT_IDP0_0_RESERVED_0                   _MK_ENUM_CONST(0x00000000)
#define SATA0_INDIRECT_IDP0_0_IDP_INDEX_SHIFT               _MK_SHIFT_CONST(2)
#define SATA0_INDIRECT_IDP0_0_IDP_INDEX_FIELD              (_MK_SHIFT_CONST(0x3ff) << SATA0_INDIRECT_IDP0_0_IDP_INDEX_SHIFT)
#define SATA0_INDIRECT_IDP0_0_IDP_INDEX_RANGE              11:2
#define SATA0_INDIRECT_IDP0_0_IDP_INDEX_WOFFSET            0
#define SATA0_INDIRECT_IDP0_0_IDP_INDEX_0                  _MK_ENUM_CONST(0x00000000)
#define SATA0_INDIRECT_IDP0_0_RESERVED1_SHIFT               _MK_SHIFT_CONST(0)
#define SATA0_INDIRECT_IDP0_0_RESERVED1_FIELD              (_MK_SHIFT_CONST(0x3) << SATA0_INDIRECT_IDP0_0_RESERVED1_SHIFT)
#define SATA0_INDIRECT_IDP0_0_RESERVED1_RANGE              1:0
#define SATA0_INDIRECT_IDP0_0_RESERVED1_WOFFSET            0
#define SATA0_INDIRECT_IDP0_0_RESERVED1_0                  _MK_ENUM_CONST(0x00000000)
#define SATA0_INDIRECT_IDP1_0                              0x000000F4
#define SATA0_INDIRECT_IDP1_0_SECURE                       0
#define SATA0_INDIRECT_IDP1_0_WORD_COUNT                   1
#define SATA0_INDIRECT_IDP1_0_RESET_VAL                    0x0
#define SATA0_INDIRECT_IDP1_0_RESET_MASK                   0x0
#define SATA0_INDIRECT_IDP1_0_SW_DEFAULT_VAL               0x0
#define SATA0_INDIRECT_IDP1_0_SW_DEFAULT_MASK              0x0
#define SATA0_INDIRECT_IDP1_0_READ_MASK                    0xffffffff
#define SATA0_INDIRECT_IDP1_0_WRITE_MASK                   0xffffffff
#define SATA0_INDIRECT_IDP1_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_INDIRECT_IDP1_0_DATA_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << SATA0_INDIRECT_IDP1_0_DATA_SHIFT)
#define SATA0_INDIRECT_IDP1_0_DATA_RANGE                   31:0
#define SATA0_INDIRECT_IDP1_0_DATA_WOFFSET                 0
#define SATA0_FPCICFG_0                                    0x000000F8
#define SATA0_FPCICFG_0_SECURE                             0
#define SATA0_FPCICFG_0_WORD_COUNT                         1
#define SATA0_FPCICFG_0_RESET_VAL                          0x0
#define SATA0_FPCICFG_0_RESET_MASK                         0x0
#define SATA0_FPCICFG_0_SW_DEFAULT_VAL                     0x0
#define SATA0_FPCICFG_0_SW_DEFAULT_MASK                    0x0
#define SATA0_FPCICFG_0_READ_MASK                          0xffffc1ff
#define SATA0_FPCICFG_0_WRITE_MASK                         0xffdfc1ff
#define SATA0_FPCICFG_0_ISOCMD_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_FPCICFG_0_ISOCMD_FIELD                       (_MK_SHIFT_CONST(0x3) << SATA0_FPCICFG_0_ISOCMD_SHIFT)
#define SATA0_FPCICFG_0_ISOCMD_RANGE                       1:0
#define SATA0_FPCICFG_0_ISOCMD_WOFFSET                     0
#define SATA0_FPCICFG_0_ISOCMD__NOPRDCHK                   _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_ISOCMD_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_ISOCMD_TOY                         _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_ISOCMD_ISO                         _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_ISOCMD_NONISO                      _MK_ENUM_CONST(0x00000002)
#define SATA0_FPCICFG_0_PASSPW_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA0_FPCICFG_0_PASSPW_FIELD                       (_MK_SHIFT_CONST(0x3) << SATA0_FPCICFG_0_PASSPW_SHIFT)
#define SATA0_FPCICFG_0_PASSPW_RANGE                       3:2
#define SATA0_FPCICFG_0_PASSPW_WOFFSET                     0
#define SATA0_FPCICFG_0_PASSPW_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_PASSPW_TOY                         _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_PASSPW_PASS                        _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_PASSPW_NOPASS                      _MK_ENUM_CONST(0x00000002)
#define SATA0_FPCICFG_0_RSPPASSPW_SHIFT                     _MK_SHIFT_CONST(4)
#define SATA0_FPCICFG_0_RSPPASSPW_FIELD                    (_MK_SHIFT_CONST(0x3) << SATA0_FPCICFG_0_RSPPASSPW_SHIFT)
#define SATA0_FPCICFG_0_RSPPASSPW_RANGE                    5:4
#define SATA0_FPCICFG_0_RSPPASSPW_WOFFSET                  0
#define SATA0_FPCICFG_0_RSPPASSPW_DEFAULT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_RSPPASSPW_TOY                      _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_RSPPASSPW_PASS                     _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_RSPPASSPW_NOPASS                   _MK_ENUM_CONST(0x00000002)
#define SATA0_FPCICFG_0_COHCMD_SHIFT                        _MK_SHIFT_CONST(6)
#define SATA0_FPCICFG_0_COHCMD_FIELD                       (_MK_SHIFT_CONST(0x3) << SATA0_FPCICFG_0_COHCMD_SHIFT)
#define SATA0_FPCICFG_0_COHCMD_RANGE                       7:6
#define SATA0_FPCICFG_0_COHCMD_WOFFSET                     0
#define SATA0_FPCICFG_0_COHCMD_DEFAULT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_COHCMD_TOY                         _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_COHCMD_COH                         _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_COHCMD_NONCOH                      _MK_ENUM_CONST(0x00000002)
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_SHIFT             _MK_SHIFT_CONST(8)
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_RANGE            8:8
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_WOFFSET          0
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_DEFAULT          _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_OFF              _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_CREDIT_SYS_ENABLE_ON               _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_SHIFT                _MK_SHIFT_CONST(14)
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_TGTDONE_PASSPW_SHIFT)
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_RANGE               14:14
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_WOFFSET             0
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_DEFAULT             _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_SET                 _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_TGTDONE_PASSPW_CLR                 _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_ERR_SEVERITY_SHIFT                  _MK_SHIFT_CONST(15)
#define SATA0_FPCICFG_0_ERR_SEVERITY_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_ERR_SEVERITY_SHIFT)
#define SATA0_FPCICFG_0_ERR_SEVERITY_RANGE                 15:15
#define SATA0_FPCICFG_0_ERR_SEVERITY_WOFFSET               0
#define SATA0_FPCICFG_0_ERR_SEVERITY_DEFAULT               _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_ERR_SEVERITY_NONFATAL              _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_ERR_SEVERITY_FATAL                 _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_SHIFT           _MK_SHIFT_CONST(16)
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_FIELD          (_MK_SHIFT_CONST(0x1f) << SATA0_FPCICFG_0_NONISO_READ_CREDITS_SHIFT)
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_RANGE          20:16
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_WOFFSET        0
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_DEFAULT        _MK_ENUM_CONST(0x0000000C)
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_MIN            _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_NONISO_READ_CREDITS_MAX            _MK_ENUM_CONST(0x0000001F)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_SHIFT              _MK_SHIFT_CONST(21)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_PASSIVE_UID_CLMP_SHIFT)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_RANGE             21:21
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_WOFFSET           0
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_SUPP              _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_NOT_SUPP          _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_SHIFT       _MK_SHIFT_CONST(22)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_RANGE      22:22
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_WOFFSET    0
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_SET        _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_PASSIVE_UID_CLMP_ENABLE_CLR        _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_SHIFT           _MK_SHIFT_CONST(23)
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_RANGE          23:23
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_WOFFSET        0
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_OFF            _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_FIX_DEADLOCK_ENABLE_ON             _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_SHIFT            _MK_SHIFT_CONST(24)
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_RANGE           24:24
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_WOFFSET         0
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_DEFAULT         _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_OFF             _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_ERR_ENABLE_ON              _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_SHIFT         _MK_SHIFT_CONST(25)
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_RANGE        25:25
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_WOFFSET      0
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_DEFAULT      _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_OFF          _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_MA_ERR_ENABLE_ON           _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_SHIFT         _MK_SHIFT_CONST(26)
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_RANGE        26:26
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_WOFFSET      0
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_DEFAULT      _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_OFF          _MK_ENUM_CONST(0x00000000)
#define SATA0_FPCICFG_0_DROP_ON_TA_ERR_ENABLE_ON           _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_SHIFT         _MK_SHIFT_CONST(27)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_SHIFT)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_RANGE        27:27
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_WOFFSET      0
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_OFF          _MK_ENUM_CONST(0)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ENABLE_ON           _MK_ENUM_CONST(1)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_SHIFT             _MK_SHIFT_CONST(28)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_FIELD            (_MK_SHIFT_CONST(0xf) << SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_SHIFT)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_RANGE            31:28
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_WOFFSET          0
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID__NOPRDCHK        _MK_ENUM_CONST(0x00000001)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_DEFAULT          _MK_ENUM_CONST(0x0)
#define SATA0_FPCICFG_0_DEVID_OVERRIDE_ID_DEFAULT_NBP      _MK_ENUM_CONST(0x0)
#define SATA0_SCRATCH_1_0                                  0x000000FC
#define SATA0_SCRATCH_1_0_SECURE                           0
#define SATA0_SCRATCH_1_0_WORD_COUNT                       1
#define SATA0_SCRATCH_1_0_RESET_VAL                        0x0
#define SATA0_SCRATCH_1_0_RESET_MASK                       0x0
#define SATA0_SCRATCH_1_0_SW_DEFAULT_VAL                   0x0
#define SATA0_SCRATCH_1_0_SW_DEFAULT_MASK                  0x0
#define SATA0_SCRATCH_1_0_READ_MASK                        0xffffffff
#define SATA0_SCRATCH_1_0_WRITE_MASK                       0xffffffff
#define SATA0_SCRATCH_1_0_SBIOS_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_SCRATCH_1_0_SBIOS_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_SCRATCH_1_0_SBIOS_SHIFT)
#define SATA0_SCRATCH_1_0_SBIOS_RANGE                      31:0
#define SATA0_SCRATCH_1_0_SBIOS_WOFFSET                    0
#define SATA0_SCRATCH_1_0_SBIOS_DEFAULT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_NVOOB_0                                      0x00000114
#define SATA0_NVOOB_0_SECURE                               0
#define SATA0_NVOOB_0_WORD_COUNT                           1
#define SATA0_NVOOB_0_RESET_VAL                            0x0
#define SATA0_NVOOB_0_RESET_MASK                           0x0
#define SATA0_NVOOB_0_SW_DEFAULT_VAL                       0x0
#define SATA0_NVOOB_0_SW_DEFAULT_MASK                      0x0
#define SATA0_NVOOB_0_READ_MASK                            0xff000000
#define SATA0_NVOOB_0_WRITE_MASK                           0xff000000
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_SHIFT             _MK_SHIFT_CONST(24)
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_FIELD            (_MK_SHIFT_CONST(0x3) << SATA0_NVOOB_0_SQUELCH_FILTER_MODE_SHIFT)
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_RANGE            25:24
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_WOFFSET          0
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_NONE             _MK_ENUM_CONST(0x00000000)
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_LOW              _MK_ENUM_CONST(0x00000001)
#define SATA0_NVOOB_0_SQUELCH_FILTER_MODE_HIGH             _MK_ENUM_CONST(0x00000002)
#define SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_SHIFT           _MK_SHIFT_CONST(26)
#define SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_FIELD          (_MK_SHIFT_CONST(0x3) << SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_SHIFT)
#define SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_RANGE          27:26
#define SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_WOFFSET        0
#define SATA0_NVOOB_0_SQUELCH_FILTER_LENGTH_0              _MK_ENUM_CONST(0x00000000)
#define SATA0_NVOOB_0_COMMA_CNT_SHIFT                       _MK_SHIFT_CONST(28)
#define SATA0_NVOOB_0_COMMA_CNT_FIELD                      (_MK_SHIFT_CONST(0x7) << SATA0_NVOOB_0_COMMA_CNT_SHIFT)
#define SATA0_NVOOB_0_COMMA_CNT_RANGE                      30:28
#define SATA0_NVOOB_0_COMMA_CNT_WOFFSET                    0
#define SATA0_NVOOB_0_COMMA_CNT_DEFAULT                    _MK_ENUM_CONST(0x00000004)
#define SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_SHIFT      _MK_SHIFT_CONST(31)
#define SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_SHIFT)
#define SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_RANGE     31:31
#define SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_WOFFSET   0
#define SATA0_NVOOB_0_RETIMED_FAREND_LOOPBACK_EN_0         _MK_ENUM_CONST(0x00000000)
#define SATA0_CROSS_BAR_0                                  0x00000118
#define SATA0_CROSS_BAR_0_SECURE                           0
#define SATA0_CROSS_BAR_0_WORD_COUNT                       1
#define SATA0_CROSS_BAR_0_RESET_VAL                        0x0
#define SATA0_CROSS_BAR_0_RESET_MASK                       0x0
#define SATA0_CROSS_BAR_0_SW_DEFAULT_VAL                   0x0
#define SATA0_CROSS_BAR_0_SW_DEFAULT_MASK                  0x0
#define SATA0_CROSS_BAR_0_READ_MASK                        0xffffffff
#define SATA0_CROSS_BAR_0_WRITE_MASK                       0xffffffff
#define SATA0_CROSS_BAR_0_PHY_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_CROSS_BAR_0_PHY_SEL_FIELD                    (_MK_SHIFT_CONST(0xffffffff) << SATA0_CROSS_BAR_0_PHY_SEL_SHIFT)
#define SATA0_CROSS_BAR_0_PHY_SEL_RANGE                    31:0
#define SATA0_CROSS_BAR_0_PHY_SEL_WOFFSET                  0
#define SATA0_CROSS_BAR_0_PHY_SEL_DEFAULT                  _MK_ENUM_CONST(0x00543210)
#define SATA0_PMUCTL_0                                     0x0000011C
#define SATA0_PMUCTL_0_SECURE                              0
#define SATA0_PMUCTL_0_WORD_COUNT                          1
#define SATA0_PMUCTL_0_RESET_VAL                           0x0
#define SATA0_PMUCTL_0_RESET_MASK                          0x0
#define SATA0_PMUCTL_0_SW_DEFAULT_VAL                      0x0
#define SATA0_PMUCTL_0_SW_DEFAULT_MASK                     0x0
#define SATA0_PMUCTL_0_READ_MASK                           0xffff01ff
#define SATA0_PMUCTL_0_WRITE_MASK                          0xff0104
#define SATA0_PMUCTL_0_RSVD_0_1_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_PMUCTL_0_RSVD_0_1_FIELD                      (_MK_SHIFT_CONST(0x3) << SATA0_PMUCTL_0_RSVD_0_1_SHIFT)
#define SATA0_PMUCTL_0_RSVD_0_1_RANGE                      1:0
#define SATA0_PMUCTL_0_RSVD_0_1_WOFFSET                    0
#define SATA0_PMUCTL_0_RSVD_0_1_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_SHIFT               _MK_SHIFT_CONST(2)
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_PMUCTL_0_FORCE_CORE_CLAMP_SHIFT)
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_RANGE              2:2
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_WOFFSET            0
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_EN                 _MK_ENUM_CONST(0x00000001)
#define SATA0_PMUCTL_0_FORCE_CORE_CLAMP_DIS                _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_RSVD_3_7_SHIFT                       _MK_SHIFT_CONST(3)
#define SATA0_PMUCTL_0_RSVD_3_7_FIELD                      (_MK_SHIFT_CONST(0x1f) << SATA0_PMUCTL_0_RSVD_3_7_SHIFT)
#define SATA0_PMUCTL_0_RSVD_3_7_RANGE                      7:3
#define SATA0_PMUCTL_0_RSVD_3_7_WOFFSET                    0
#define SATA0_PMUCTL_0_RSVD_3_7_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_SHIFT            _MK_SHIFT_CONST(8)
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_SHIFT)
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_RANGE           8:8
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_WOFFSET         0
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_NO              _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_YES             _MK_ENUM_CONST(0x00000001)
#define SATA0_PMUCTL_0_HOLD_SEND_ALIGN_DIS_DEFAULT         _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_DEV_STS_HOLD_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_PMUCTL_0_DEV_STS_HOLD_FIELD                  (_MK_SHIFT_CONST(0xff) << SATA0_PMUCTL_0_DEV_STS_HOLD_SHIFT)
#define SATA0_PMUCTL_0_DEV_STS_HOLD_RANGE                  23:16
#define SATA0_PMUCTL_0_DEV_STS_HOLD_WOFFSET                0
#define SATA0_PMUCTL_0_DEV_STS_HOLD_DEFAULT                _MK_ENUM_CONST(0x0000003F)
#define SATA0_PMUCTL_0_CORE_STS_SHIFT                       _MK_SHIFT_CONST(24)
#define SATA0_PMUCTL_0_CORE_STS_FIELD                      (_MK_SHIFT_CONST(0xf) << SATA0_PMUCTL_0_CORE_STS_SHIFT)
#define SATA0_PMUCTL_0_CORE_STS_RANGE                      27:24
#define SATA0_PMUCTL_0_CORE_STS_WOFFSET                    0
#define SATA0_PMUCTL_0_CORE_STS_DEFAULT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_PMUCTL_0_RSVD_31_28_SHIFT                     _MK_SHIFT_CONST(28)
#define SATA0_PMUCTL_0_RSVD_31_28_FIELD                    (_MK_SHIFT_CONST(0xf) << SATA0_PMUCTL_0_RSVD_31_28_SHIFT)
#define SATA0_PMUCTL_0_RSVD_31_28_RANGE                    31:28
#define SATA0_PMUCTL_0_RSVD_31_28_WOFFSET                  0
#define SATA0_PMUCTL_0_RSVD_31_28_VAL                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0                                  0x00000120
#define SATA0_CFG_PHY_0_0_SECURE                           0
#define SATA0_CFG_PHY_0_0_WORD_COUNT                       1
#define SATA0_CFG_PHY_0_0_RESET_VAL                        0x0
#define SATA0_CFG_PHY_0_0_RESET_MASK                       0x0
#define SATA0_CFG_PHY_0_0_SW_DEFAULT_VAL                   0x0
#define SATA0_CFG_PHY_0_0_SW_DEFAULT_MASK                  0x0
#define SATA0_CFG_PHY_0_0_READ_MASK                        0xffffffff
#define SATA0_CFG_PHY_0_0_WRITE_MASK                       0xffffffff
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_FIELD            (_MK_SHIFT_CONST(0x1f) << SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_SHIFT)
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_RANGE            4:0
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_WOFFSET          0
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY__WRNPRDCHK       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_RBC_RESET_DELAY_DEFAULT          _MK_ENUM_CONST(0x0000000C)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_SHIFT           _MK_SHIFT_CONST(5)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_SHIFT)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_RANGE          5:5
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_WOFFSET        0
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_YES            _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_NO             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_SHIFT       _MK_SHIFT_CONST(6)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_SHIFT)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_RANGE      6:6
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_WOFFSET    0
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_YES        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_PLL_IDDQ_OVERRIDE_VAL_NO         _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_SHIFT  _MK_SHIFT_CONST(7)
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_SHIFT)
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_RANGE 7:7
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_WOFFSET 0
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_YES   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_SSTS_DET_1_IN_PART_SLUMBER_NO    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_SHIFT  _MK_SHIFT_CONST(8)
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_SHIFT)
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_RANGE 8:8
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_WOFFSET 0
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_DONT_INSERT_ALIGNS_IN_BIST_L_NO  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_SHIFT  _MK_SHIFT_CONST(9)
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_SHIFT)
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_RANGE 9:9
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_WOFFSET 0
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_YES   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_SEND_COMRESET_ON_WARMRESET_NO    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_SHIFT          _MK_SHIFT_CONST(10)
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_SHIFT)
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_RANGE         10:10
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_WOFFSET       0
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_YES           _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_OOB_COMINIT_UNMASK_NO            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_SHIFT  _MK_SHIFT_CONST(11)
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_SHIFT)
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_RANGE 11:11
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_WOFFSET 0
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_YES   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD_NO    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_USE_7BIT_ALIGN_DET_FOR_SPD__PROD_C_GEN3 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_SHIFT            _MK_SHIFT_CONST(12)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_FIELD           (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_SHIFT)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_RANGE           13:12
#define SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_WOFFSET         0
#define SATA0_CFG_PHY_0_0_TX_SLEEP_SLUMBER_INIT            _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_SHIFT            _MK_SHIFT_CONST(14)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_FIELD           (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_SHIFT)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_RANGE           15:14
#define SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_WOFFSET         0
#define SATA0_CFG_PHY_0_0_TX_SLEEP_PARTIAL_INIT            _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_SHIFT             _MK_SHIFT_CONST(16)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_FIELD            (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_SHIFT)
#define SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_RANGE            17:16
#define SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_WOFFSET          0
#define SATA0_CFG_PHY_0_0_TX_SLEEP_ACTIVE_INIT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_SHIFT            _MK_SHIFT_CONST(18)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_FIELD           (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_SHIFT)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_RANGE           19:18
#define SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_WOFFSET         0
#define SATA0_CFG_PHY_0_0_RX_SLEEP_SLUMBER_INIT            _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_SHIFT            _MK_SHIFT_CONST(20)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_FIELD           (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_SHIFT)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_RANGE           21:20
#define SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_WOFFSET         0
#define SATA0_CFG_PHY_0_0_RX_SLEEP_PARTIAL_INIT            _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_SHIFT             _MK_SHIFT_CONST(22)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_FIELD            (_MK_SHIFT_CONST(0x3) << SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_SHIFT)
#define SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_RANGE            23:22
#define SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_WOFFSET          0
#define SATA0_CFG_PHY_0_0_RX_SLEEP_ACTIVE_INIT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_SHIFT                _MK_SHIFT_CONST(24)
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_MASK_SQUELCH_SHIFT)
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_RANGE               24:24
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_WOFFSET             0
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_MASK_SQUELCH_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_SHIFT      _MK_SHIFT_CONST(25)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_SHIFT)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_RANGE     25:25
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_WOFFSET   0
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_YES       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_FOR_BIST_NO        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_SHIFT  _MK_SHIFT_CONST(26)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_SHIFT)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_RANGE 26:26
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_WOFFSET 0
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_EVEN_NOT_HRRDY_NO  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_RX_STAT_IDLE_SHIFT                _MK_SHIFT_CONST(27)
#define SATA0_CFG_PHY_0_0_RX_STAT_IDLE_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_RX_STAT_IDLE_SHIFT)
#define SATA0_CFG_PHY_0_0_RX_STAT_IDLE_RANGE               27:27
#define SATA0_CFG_PHY_0_0_RX_STAT_IDLE_WOFFSET             0
#define SATA0_CFG_PHY_0_0_RX_STAT_IDLE_INIT                _MK_ENUM_CONST(0x0000000)
#define SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_SHIFT          _MK_SHIFT_CONST(28)
#define SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_SHIFT)
#define SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_RANGE         28:28
#define SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_WOFFSET       0
#define SATA0_CFG_PHY_0_0_USE_STORED_COMWAKE_INIT          _MK_ENUM_CONST(0x0000001)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_SHIFT   _MK_SHIFT_CONST(29)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_SHIFT)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_RANGE  29:29
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_WOFFSET 0
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_YES    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_0_0_ASSERT_PHYRDY_IN_NVOOB_SM_NO     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_SHIFT  _MK_SHIFT_CONST(30)
#define SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_SHIFT)
#define SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_RANGE 30:30
#define SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_WOFFSET 0
#define SATA0_CFG_PHY_0_0_RESET_SREGS_EVERY_COMRESET_INIT  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_SHIFT   _MK_SHIFT_CONST(31)
#define SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_SHIFT)
#define SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_RANGE  31:31
#define SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_WOFFSET 0
#define SATA0_CFG_PHY_0_0_HOLD_RX_STAT_IDLE_IN_BIST_INIT   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_POWER_0                              0x00000124
#define SATA0_CFG_PHY_POWER_0_SECURE                       0
#define SATA0_CFG_PHY_POWER_0_WORD_COUNT                   1
#define SATA0_CFG_PHY_POWER_0_RESET_VAL                    0x0
#define SATA0_CFG_PHY_POWER_0_RESET_MASK                   0x0
#define SATA0_CFG_PHY_POWER_0_SW_DEFAULT_VAL               0x0
#define SATA0_CFG_PHY_POWER_0_SW_DEFAULT_MASK              0x0
#define SATA0_CFG_PHY_POWER_0_READ_MASK                    0xffffffff
#define SATA0_CFG_PHY_POWER_0_WRITE_MASK                   0xffffffff
#define SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_SHIFT    _MK_SHIFT_CONST(0)
#define SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_FIELD   (_MK_SHIFT_CONST(0x3ff) << SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_SHIFT)
#define SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_RANGE   9:0
#define SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_WOFFSET 0
#define SATA0_CFG_PHY_POWER_0_TIME_WAIT_IN_PARTIAL_INIT    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_SHIFT        _MK_SHIFT_CONST(10)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_FIELD       (_MK_SHIFT_CONST(0x3fff) << SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_SHIFT)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_RANGE       23:10
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_WOFFSET     0
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_100_US_INIT        _MK_ENUM_CONST(0x00003A98)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_SHIFT          _MK_SHIFT_CONST(24)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_FIELD         (_MK_SHIFT_CONST(0xff) << SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_SHIFT)
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_RANGE         31:24
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_WOFFSET       0
#define SATA0_CFG_PHY_POWER_0_COUNT_FOR_1_US_INIT          _MK_ENUM_CONST(0x00000096)
#define SATA0_CFG_PHY_POWER_1_0                            0x00000128
#define SATA0_CFG_PHY_POWER_1_0_SECURE                     0
#define SATA0_CFG_PHY_POWER_1_0_WORD_COUNT                 1
#define SATA0_CFG_PHY_POWER_1_0_RESET_VAL                  0x0
#define SATA0_CFG_PHY_POWER_1_0_RESET_MASK                 0x0
#define SATA0_CFG_PHY_POWER_1_0_SW_DEFAULT_VAL             0x0
#define SATA0_CFG_PHY_POWER_1_0_SW_DEFAULT_MASK            0x0
#define SATA0_CFG_PHY_POWER_1_0_READ_MASK                  0xffffffff
#define SATA0_CFG_PHY_POWER_1_0_WRITE_MASK                 0xffffffff
#define SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_SHIFT        _MK_SHIFT_CONST(0)
#define SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_FIELD       (_MK_SHIFT_CONST(0xfffff) << SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_SHIFT)
#define SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_RANGE       19:0
#define SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_WOFFSET     0
#define SATA0_CFG_PHY_POWER_1_0_COUNT_FOR_1_MS_INIT        _MK_ENUM_CONST(0x000249F0)
#define SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_SHIFT      _MK_SHIFT_CONST(20)
#define SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_FIELD     (_MK_SHIFT_CONST(0xfff) << SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_SHIFT)
#define SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_RANGE     31:20
#define SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_WOFFSET   0
#define SATA0_CFG_PHY_POWER_1_0_COUNTER_FOR_PADS_INIT      _MK_ENUM_CONST(0x000000FF)
#define SATA0_CFG_PHY_1_0                                  0x0000012C
#define SATA0_CFG_PHY_1_0_SECURE                           0
#define SATA0_CFG_PHY_1_0_WORD_COUNT                       1
#define SATA0_CFG_PHY_1_0_RESET_VAL                        0x0
#define SATA0_CFG_PHY_1_0_RESET_MASK                       0x0
#define SATA0_CFG_PHY_1_0_SW_DEFAULT_VAL                   0x0
#define SATA0_CFG_PHY_1_0_SW_DEFAULT_MASK                  0x0
#define SATA0_CFG_PHY_1_0_READ_MASK                        0x7ffffff
#define SATA0_CFG_PHY_1_0_WRITE_MASK                       0x7ffffff
#define SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_SHIFT  _MK_SHIFT_CONST(0)
#define SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_SHIFT)
#define SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_RANGE 0:0
#define SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_WOFFSET 0
#define SATA0_CFG_PHY_1_0_ASSERT_PHYRDY_FOR_ALL_BIST_INIT  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_SHIFT      _MK_SHIFT_CONST(1)
#define SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_SHIFT)
#define SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_RANGE     1:1
#define SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_WOFFSET   0
#define SATA0_CFG_PHY_1_0_HOLD_RBC_RESET_IN_BIST_INIT      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_SHIFT   _MK_SHIFT_CONST(2)
#define SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_SHIFT)
#define SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_RANGE  2:2
#define SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_WOFFSET 0
#define SATA0_CFG_PHY_1_0_EN_ASYNC_REC_ARC_IN_HRRDY_INIT   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_SHIFT  _MK_SHIFT_CONST(3)
#define SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_SHIFT)
#define SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_RANGE 3:3
#define SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_WOFFSET 0
#define SATA0_CFG_PHY_1_0_DONT_USE_COMMA_FOR_PHYRDY_LOW_INIT _MK_ENUM_CONST(0x000000001)
#define SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_SHIFT        _MK_SHIFT_CONST(4)
#define SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_FIELD       (_MK_SHIFT_CONST(0xfff) << SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_SHIFT)
#define SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_RANGE       15:4
#define SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_WOFFSET     0
#define SATA0_CFG_PHY_1_0_COUNT_FOR_COMMA_WAIT_INIT        _MK_ENUM_CONST(0x00000400)
#define SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_SHIFT     _MK_SHIFT_CONST(16)
#define SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_FIELD    (_MK_SHIFT_CONST(0xf) << SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_SHIFT)
#define SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_RANGE    19:16
#define SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_WOFFSET  0
#define SATA0_CFG_PHY_1_0_NUMBER_OF_COMMA_WINDOWS_INIT     _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_SHIFT  _MK_SHIFT_CONST(20)
#define SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_SHIFT)
#define SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_RANGE 20:20
#define SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_WOFFSET 0
#define SATA0_CFG_PHY_1_0_NO_OVERRIDE_STAT_IDLE_PHYRDY_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_SHIFT  _MK_SHIFT_CONST(21)
#define SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_SHIFT)
#define SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_RANGE 21:21
#define SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_WOFFSET 0
#define SATA0_CFG_PHY_1_0_SEND_OOB_DATA_IN_LOW_POWER_INIT  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_SHIFT             _MK_SHIFT_CONST(22)
#define SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_SHIFT)
#define SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_RANGE            22:22
#define SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_WOFFSET          0
#define SATA0_CFG_PHY_1_0_PAD_PLL_IDDQ_EN_INIT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_SHIFT                _MK_SHIFT_CONST(23)
#define SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_SHIFT)
#define SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_RANGE               23:23
#define SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_WOFFSET             0
#define SATA0_CFG_PHY_1_0_PADS_IDDQ_EN_INIT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_SHIFT)
#define SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_RANGE             24:24
#define SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_WOFFSET           0
#define SATA0_CFG_PHY_1_0_PLL_PD_NO_CMDS_INIT              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_SHIFT              _MK_SHIFT_CONST(25)
#define SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_SHIFT)
#define SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_RANGE             25:25
#define SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_WOFFSET           0
#define SATA0_CFG_PHY_1_0_COMWAKE_GLOBAL_INIT              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_SHIFT          _MK_SHIFT_CONST(26)
#define SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_SHIFT)
#define SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_RANGE         26:26
#define SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_WOFFSET       0
#define SATA0_CFG_PHY_1_0_DONT_CHK_PHY_RESET_INIT          _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG2NVOOB_1_0                                0x00000130
#define SATA0_CFG2NVOOB_1_0_SECURE                         0
#define SATA0_CFG2NVOOB_1_0_WORD_COUNT                     1
#define SATA0_CFG2NVOOB_1_0_RESET_VAL                      0x0
#define SATA0_CFG2NVOOB_1_0_RESET_MASK                     0x0
#define SATA0_CFG2NVOOB_1_0_SW_DEFAULT_VAL                 0x0
#define SATA0_CFG2NVOOB_1_0_SW_DEFAULT_MASK                0x0
#define SATA0_CFG2NVOOB_1_0_READ_MASK                      0x7ffffff
#define SATA0_CFG2NVOOB_1_0_WRITE_MASK                     0x7ffffff
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_FIELD          (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_SHIFT)
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_RANGE          8:0
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_WOFFSET        0
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_HIGH_DEFAULT        _MK_ENUM_CONST(0x00000020)
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_SHIFT            _MK_SHIFT_CONST(9)
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_FIELD           (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_SHIFT)
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_RANGE           17:9
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_WOFFSET         0
#define SATA0_CFG2NVOOB_1_0_ACTIVE_CNT_LOW_DEFAULT         _MK_ENUM_CONST(0x00000011)
#define SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_SHIFT     _MK_SHIFT_CONST(18)
#define SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_FIELD    (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_SHIFT)
#define SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_RANGE    26:18
#define SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_WOFFSET  0
#define SATA0_CFG2NVOOB_1_0_COMINIT_IDLE_CNT_HIGH_DEFAULT  _MK_ENUM_CONST(0x00000060)
#define SATA0_CFG2NVOOB_2_0                                0x00000134
#define SATA0_CFG2NVOOB_2_0_SECURE                         0
#define SATA0_CFG2NVOOB_2_0_WORD_COUNT                     1
#define SATA0_CFG2NVOOB_2_0_RESET_VAL                      0x0
#define SATA0_CFG2NVOOB_2_0_RESET_MASK                     0x0
#define SATA0_CFG2NVOOB_2_0_SW_DEFAULT_VAL                 0x0
#define SATA0_CFG2NVOOB_2_0_SW_DEFAULT_MASK                0x0
#define SATA0_CFG2NVOOB_2_0_READ_MASK                      0x7ffffff
#define SATA0_CFG2NVOOB_2_0_WRITE_MASK                     0x7ffffff
#define SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_FIELD     (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_SHIFT)
#define SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_RANGE     8:0
#define SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_WOFFSET   0
#define SATA0_CFG2NVOOB_2_0_COMINIT_IDLE_CNT_LOW_DEFAULT   _MK_ENUM_CONST(0x00000038)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_SHIFT     _MK_SHIFT_CONST(9)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_FIELD    (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_SHIFT)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_RANGE    17:9
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_WOFFSET  0
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_HIGH_DEFAULT  _MK_ENUM_CONST(0x00000026)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_SHIFT      _MK_SHIFT_CONST(18)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_FIELD     (_MK_SHIFT_CONST(0x1ff) << SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_SHIFT)
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_RANGE     26:18
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_WOFFSET   0
#define SATA0_CFG2NVOOB_2_0_COMWAKE_IDLE_CNT_LOW_DEFAULT   _MK_ENUM_CONST(0x00000011)
#define SATA0_CFG_PHY_ACTIVE_0                             0x00000138
#define SATA0_CFG_PHY_ACTIVE_0_SECURE                      0
#define SATA0_CFG_PHY_ACTIVE_0_WORD_COUNT                  1
#define SATA0_CFG_PHY_ACTIVE_0_RESET_VAL                   0x0
#define SATA0_CFG_PHY_ACTIVE_0_RESET_MASK                  0x0
#define SATA0_CFG_PHY_ACTIVE_0_SW_DEFAULT_VAL              0x0
#define SATA0_CFG_PHY_ACTIVE_0_SW_DEFAULT_MASK             0x0
#define SATA0_CFG_PHY_ACTIVE_0_READ_MASK                   0xffffffff
#define SATA0_CFG_PHY_ACTIVE_0_WRITE_MASK                  0xffffffff
#define SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_FIELD          (_MK_SHIFT_CONST(0x3ff) << SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_SHIFT)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_RANGE          9:0
#define SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_WOFFSET        0
#define SATA0_CFG_PHY_ACTIVE_0_FROM_PARTIAL_DEFAULT        _MK_ENUM_CONST(0x0000005C)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_SHIFT           _MK_SHIFT_CONST(10)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_FIELD          (_MK_SHIFT_CONST(0x3fffff) << SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_SHIFT)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_RANGE          31:10
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_WOFFSET        0
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_DEFAULT_1      _MK_ENUM_CONST(0x00003AA8)
#define SATA0_CFG_PHY_ACTIVE_0_FROM_SLUMBER_DEFAULT        _MK_ENUM_CONST(0x0000005C)
#define SATA0_FIFO_0                                       0x00000170
#define SATA0_FIFO_0_SECURE                                0
#define SATA0_FIFO_0_WORD_COUNT                            1
#define SATA0_FIFO_0_RESET_VAL                             0x0
#define SATA0_FIFO_0_RESET_MASK                            0x0
#define SATA0_FIFO_0_SW_DEFAULT_VAL                        0x0
#define SATA0_FIFO_0_SW_DEFAULT_MASK                       0x0
#define SATA0_FIFO_0_READ_MASK                             0xff000
#define SATA0_FIFO_0_WRITE_MASK                            0xff000
#define SATA0_FIFO_0_L2P_FIFO_DEPTH_SHIFT                   _MK_SHIFT_CONST(12)
#define SATA0_FIFO_0_L2P_FIFO_DEPTH_FIELD                  (_MK_SHIFT_CONST(0xf) << SATA0_FIFO_0_L2P_FIFO_DEPTH_SHIFT)
#define SATA0_FIFO_0_L2P_FIFO_DEPTH_RANGE                  15:12
#define SATA0_FIFO_0_L2P_FIFO_DEPTH_WOFFSET                0
#define SATA0_FIFO_0_L2P_FIFO_DEPTH_DEFAULT                _MK_ENUM_CONST(0x00000006)
#define SATA0_FIFO_0_L2P_FIFO_DEPTH__PROD_C_FPGA           _MK_ENUM_CONST(0x00000004)
#define SATA0_FIFO_0_L2P_FIFO_DEPTH__PROD                  _MK_ENUM_CONST(0x00000006)
#define SATA0_FIFO_0_P2L_FIFO_DEPTH_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_FIFO_0_P2L_FIFO_DEPTH_FIELD                  (_MK_SHIFT_CONST(0xf) << SATA0_FIFO_0_P2L_FIFO_DEPTH_SHIFT)
#define SATA0_FIFO_0_P2L_FIFO_DEPTH_RANGE                  19:16
#define SATA0_FIFO_0_P2L_FIFO_DEPTH_WOFFSET                0
#define SATA0_FIFO_0_P2L_FIFO_DEPTH_DEFAULT                _MK_ENUM_CONST(0x00000008)
#define SATA0_FIFO_0_P2L_FIFO_DEPTH__PROD_C_FPGA           _MK_ENUM_CONST(0x00000006)
#define SATA0_FIFO_0_P2L_FIFO_DEPTH__PROD                  _MK_ENUM_CONST(0x00000008)
#define SATA0_CFG_LINK_0_0                                 0x00000174
#define SATA0_CFG_LINK_0_0_SECURE                          0
#define SATA0_CFG_LINK_0_0_WORD_COUNT                      1
#define SATA0_CFG_LINK_0_0_RESET_VAL                       0x0
#define SATA0_CFG_LINK_0_0_RESET_MASK                      0x0
#define SATA0_CFG_LINK_0_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_LINK_0_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_LINK_0_0_READ_MASK                       0xffffffff
#define SATA0_CFG_LINK_0_0_WRITE_MASK                      0x1ffffff
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_SHIFT            _MK_SHIFT_CONST(0)
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_FIELD           (_MK_SHIFT_CONST(0x3) << SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_SHIFT)
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_RANGE           1:0
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_WOFFSET         0
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_OFF             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_20MS            _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_40MS            _MK_ENUM_CONST(0x00000002)
#define SATA0_CFG_LINK_0_0_LED_MIN_ON_TIME_80MS            _MK_ENUM_CONST(0x00000003)
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_SHIFT           _MK_SHIFT_CONST(2)
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_SHIFT)
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_RANGE          2:2
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_WOFFSET        0
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_PHYRDY         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_SET_BSY_BIT_MTHD_COMINIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_SHIFT         _MK_SHIFT_CONST(3)
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_SHIFT)
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_RANGE        3:3
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_WOFFSET      0
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_YES          _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_DELAY_HOTPLUG_INTR_NO           _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_SHIFT            _MK_SHIFT_CONST(4)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_SHIFT)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_RANGE           4:4
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_WOFFSET         0
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_YES             _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_NO              _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_INIT            _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_SHIFT     _MK_SHIFT_CONST(5)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_SHIFT)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_RANGE    5:5
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_WOFFSET  0
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_LONG     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_SHORT    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_DEBOUNCE_PHYRDY_PERIOD_INIT     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_SHIFT          _MK_SHIFT_CONST(6)
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_SHIFT)
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_RANGE         6:6
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_WOFFSET       0
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_NO            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_YES           _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_AUTO_REPEAT_PRIMS_INIT          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_SHIFT           _MK_SHIFT_CONST(7)
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_SHIFT)
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_RANGE          7:7
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_WOFFSET        0
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_NO             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_GOTO_SEND_SYNC_P_YES            _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_SHIFT   _MK_SHIFT_CONST(8)
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_SHIFT)
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_RANGE  8:8
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_WOFFSET 0
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_YES    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_BE_IN_BIST_ON_PHYRDY_LOW_NO     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_SHIFT    _MK_SHIFT_CONST(9)
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_SHIFT)
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_RANGE   9:9
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_WOFFSET 0
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_YES     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_SEND_RAW_DATA_IN_BIST_L_NO      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_PM_OFF_COUNT_SHIFT               _MK_SHIFT_CONST(10)
#define SATA0_CFG_LINK_0_0_PM_OFF_COUNT_FIELD              (_MK_SHIFT_CONST(0x1f) << SATA0_CFG_LINK_0_0_PM_OFF_COUNT_SHIFT)
#define SATA0_CFG_LINK_0_0_PM_OFF_COUNT_RANGE              14:10
#define SATA0_CFG_LINK_0_0_PM_OFF_COUNT_WOFFSET            0
#define SATA0_CFG_LINK_0_0_PM_OFF_COUNT_DEFAULT            _MK_ENUM_CONST(0x00000008)
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_SHIFT  _MK_SHIFT_CONST(15)
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_SHIFT)
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_RANGE 15:15
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_WOFFSET 0
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_YES   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_OLD_BEHAVIOUR_SEND_ALIGNS_NO    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_SHIFT         _MK_SHIFT_CONST(16)
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_SHIFT)
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_RANGE        16:16
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_WOFFSET      0
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_YES          _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_SEND_NEG_RD_ALIGNS_NO           _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_SHIFT  _MK_SHIFT_CONST(17)
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_SHIFT)
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_RANGE 17:17
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_WOFFSET 0
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_YES  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_DONT_CHK_PHYRDY_IN_NO_COMM_NO   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_SHIFT              _MK_SHIFT_CONST(18)
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_SHIFT)
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_RANGE             18:18
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_WOFFSET           0
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_GOTO_WAKE_UP4_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_SHIFT  _MK_SHIFT_CONST(19)
#define SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_SHIFT)
#define SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_RANGE 19:19
#define SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_WOFFSET 0
#define SATA0_CFG_LINK_0_0_USE_AHCI_MODE_FOR_COMRESET_YES  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_SHIFT     _MK_SHIFT_CONST(20)
#define SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_SHIFT)
#define SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_RANGE    20:20
#define SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_WOFFSET  0
#define SATA0_CFG_LINK_0_0_WAIT_FOR_PSM_FOR_PMOFF_INIT     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_SHIFT       _MK_SHIFT_CONST(21)
#define SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_SHIFT)
#define SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_RANGE      21:21
#define SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_WOFFSET    0
#define SATA0_CFG_LINK_0_0_USE_IS_PRIM_FOR_BIST_INIT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_SHIFT  _MK_SHIFT_CONST(22)
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_SHIFT)
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_RANGE 22:22
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_WOFFSET 0
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_YES  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_HARDCODE_DISPARITY_ON_WAKE_NO   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_SHIFT    _MK_SHIFT_CONST(23)
#define SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_SHIFT)
#define SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_RANGE   23:23
#define SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_WOFFSET 0
#define SATA0_CFG_LINK_0_0_USE_DET_OR_PSM2LL_RESET_INIT    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_SHIFT       _MK_SHIFT_CONST(24)
#define SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_SHIFT)
#define SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_RANGE      24:24
#define SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_WOFFSET    0
#define SATA0_CFG_LINK_0_0_USE_POSEDGE_SCTL_DET_INIT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_0_0_RSVD_SHIFT                       _MK_SHIFT_CONST(25)
#define SATA0_CFG_LINK_0_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0x7f) << SATA0_CFG_LINK_0_0_RSVD_SHIFT)
#define SATA0_CFG_LINK_0_0_RSVD_RANGE                      31:25
#define SATA0_CFG_LINK_0_0_RSVD_WOFFSET                    0
#define SATA0_CFG_LINK_0_0_RSVD_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_1_0                                 0x00000178
#define SATA0_CFG_LINK_1_0_SECURE                          0
#define SATA0_CFG_LINK_1_0_WORD_COUNT                      1
#define SATA0_CFG_LINK_1_0_RESET_VAL                       0x0
#define SATA0_CFG_LINK_1_0_RESET_MASK                      0x0
#define SATA0_CFG_LINK_1_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_LINK_1_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_LINK_1_0_READ_MASK                       0xffffffff
#define SATA0_CFG_LINK_1_0_WRITE_MASK                      0xffffffff
#define SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_SHIFT         _MK_SHIFT_CONST(0)
#define SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_FIELD        (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_SHIFT)
#define SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_RANGE        15:0
#define SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_WOFFSET      0
#define SATA0_CFG_LINK_1_0_GEN2_DWRD_WAIT_CNT_INIT         _MK_ENUM_CONST(0x00000200)
#define SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_SHIFT         _MK_SHIFT_CONST(16)
#define SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_FIELD        (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_SHIFT)
#define SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_RANGE        31:16
#define SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_WOFFSET      0
#define SATA0_CFG_LINK_1_0_GEN3_DWRD_WAIT_CNT_INIT         _MK_ENUM_CONST(0x00000200)
#define SATA0_CFG_LINK_2_0                                 0x0000017C
#define SATA0_CFG_LINK_2_0_SECURE                          0
#define SATA0_CFG_LINK_2_0_WORD_COUNT                      1
#define SATA0_CFG_LINK_2_0_RESET_VAL                       0x0
#define SATA0_CFG_LINK_2_0_RESET_MASK                      0x0
#define SATA0_CFG_LINK_2_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_LINK_2_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_LINK_2_0_READ_MASK                       0xffff
#define SATA0_CFG_LINK_2_0_WRITE_MASK                      0xffff
#define SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_SHIFT            _MK_SHIFT_CONST(0)
#define SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_FIELD           (_MK_SHIFT_CONST(0x7ff) << SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_SHIFT)
#define SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_RANGE           10:0
#define SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_WOFFSET         0
#define SATA0_CFG_LINK_2_0_PHYRDY_DBNC_MUX_INIT            _MK_ENUM_CONST(0x00000080)
#define SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_SHIFT       _MK_SHIFT_CONST(11)
#define SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_SHIFT)
#define SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_RANGE      11:11
#define SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_WOFFSET    0
#define SATA0_CFG_LINK_2_0_USE_BIT_FOR_DEBOUNCE_INIT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_SHIFT         _MK_SHIFT_CONST(12)
#define SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_FIELD        (_MK_SHIFT_CONST(0xf) << SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_SHIFT)
#define SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_RANGE        15:12
#define SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_WOFFSET      0
#define SATA0_CFG_LINK_2_0_PHYRDY_USE_ITH_BIT_INIT         _MK_ENUM_CONST(0x00000007)
#define SATA0_CFG_TRANS_0_0                                0x000001D0
#define SATA0_CFG_TRANS_0_0_SECURE                         0
#define SATA0_CFG_TRANS_0_0_WORD_COUNT                     1
#define SATA0_CFG_TRANS_0_0_RESET_VAL                      0x0
#define SATA0_CFG_TRANS_0_0_RESET_MASK                     0x0
#define SATA0_CFG_TRANS_0_0_SW_DEFAULT_VAL                 0x0
#define SATA0_CFG_TRANS_0_0_SW_DEFAULT_MASK                0x0
#define SATA0_CFG_TRANS_0_0_READ_MASK                      0xffffffff
#define SATA0_CFG_TRANS_0_0_WRITE_MASK                     0x3
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_SHIFT        _MK_SHIFT_CONST(0)
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_SHIFT)
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_RANGE       0:0
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_WOFFSET     0
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_YES         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_TRANS_0_0_F2I_FIFO_FLUSH_FIX_NO          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_SHIFT  _MK_SHIFT_CONST(1)
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_SHIFT)
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_RANGE 1:1
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_WOFFSET 0
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_TRANS_0_0_USE_RISE_EDGE_STATUS_RESET_NO  _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_TRANS_0_0_RSVD_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA0_CFG_TRANS_0_0_RSVD_FIELD                     (_MK_SHIFT_CONST(0x3fffffff) << SATA0_CFG_TRANS_0_0_RSVD_SHIFT)
#define SATA0_CFG_TRANS_0_0_RSVD_RANGE                     31:2
#define SATA0_CFG_TRANS_0_0_RSVD_WOFFSET                   0
#define SATA0_CFG_TRANS_0_0_RSVD_VAL                       _MK_ENUM_CONST(0x00000000)
#define SATA0_ALPM_CTRL_0                                  0x00000238
#define SATA0_ALPM_CTRL_0_SECURE                           0
#define SATA0_ALPM_CTRL_0_WORD_COUNT                       1
#define SATA0_ALPM_CTRL_0_RESET_VAL                        0x0
#define SATA0_ALPM_CTRL_0_RESET_MASK                       0x0
#define SATA0_ALPM_CTRL_0_SW_DEFAULT_VAL                   0x0
#define SATA0_ALPM_CTRL_0_SW_DEFAULT_MASK                  0x0
#define SATA0_ALPM_CTRL_0_READ_MASK                        0xffff0000
#define SATA0_ALPM_CTRL_0_WRITE_MASK                       0xffff0000
#define SATA0_ALPM_CTRL_0_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_ALPM_CTRL_0_THRESHOLD_FIELD                  (_MK_SHIFT_CONST(0xffff) << SATA0_ALPM_CTRL_0_THRESHOLD_SHIFT)
#define SATA0_ALPM_CTRL_0_THRESHOLD_RANGE                  31:16
#define SATA0_ALPM_CTRL_0_THRESHOLD_WOFFSET                0
#define SATA0_ALPM_CTRL_0_THRESHOLD_DEFAULT                _MK_ENUM_CONST(0x00000000)
#define SATA0_FBS_CONFIG_0_0                               0x0000023C
#define SATA0_FBS_CONFIG_0_0_SECURE                        0
#define SATA0_FBS_CONFIG_0_0_WORD_COUNT                    1
#define SATA0_FBS_CONFIG_0_0_RESET_VAL                     0x0
#define SATA0_FBS_CONFIG_0_0_RESET_MASK                    0x0
#define SATA0_FBS_CONFIG_0_0_SW_DEFAULT_VAL                0x0
#define SATA0_FBS_CONFIG_0_0_SW_DEFAULT_MASK               0x0
#define SATA0_FBS_CONFIG_0_0_READ_MASK                     0xffffffff
#define SATA0_FBS_CONFIG_0_0_WRITE_MASK                    0xffffffff
#define SATA0_FBS_CONFIG_0_0_CYA_00_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA0_FBS_CONFIG_0_0_CYA_00_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_CYA_00_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CYA_00_RANGE                  0:0
#define SATA0_FBS_CONFIG_0_0_CYA_00_WOFFSET                0
#define SATA0_FBS_CONFIG_0_0_CYA_00_INIT                   _MK_ENUM_CONST(0x00000001)
#define SATA0_FBS_CONFIG_0_0_CYA_01_SHIFT                   _MK_SHIFT_CONST(1)
#define SATA0_FBS_CONFIG_0_0_CYA_01_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_CYA_01_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CYA_01_RANGE                  1:1
#define SATA0_FBS_CONFIG_0_0_CYA_01_WOFFSET                0
#define SATA0_FBS_CONFIG_0_0_CYA_01_INIT                   _MK_ENUM_CONST(0x00000000)
#define SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_SHIFT              _MK_SHIFT_CONST(2)
#define SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_RANGE             2:2
#define SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_WOFFSET           0
#define SATA0_FBS_CONFIG_0_0_CYA_02_RSVD_INIT              _MK_ENUM_CONST(0x00000000)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_SHIFT  _MK_SHIFT_CONST(3)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_RANGE 3:3
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_WOFFSET 0
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_HAS_PRIORITY_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_SHIFT             _MK_SHIFT_CONST(4)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_FIELD            (_MK_SHIFT_CONST(0xf) << SATA0_FBS_CONFIG_0_0_CONTROL_PORT_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_RANGE            7:4
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_WOFFSET          0
#define SATA0_FBS_CONFIG_0_0_CONTROL_PORT_INIT             _MK_ENUM_CONST(0x0000000f)
#define SATA0_FBS_CONFIG_0_0_BKDR_ADO_SHIFT                 _MK_SHIFT_CONST(8)
#define SATA0_FBS_CONFIG_0_0_BKDR_ADO_FIELD                (_MK_SHIFT_CONST(0xf) << SATA0_FBS_CONFIG_0_0_BKDR_ADO_SHIFT)
#define SATA0_FBS_CONFIG_0_0_BKDR_ADO_RANGE                11:8
#define SATA0_FBS_CONFIG_0_0_BKDR_ADO_WOFFSET              0
#define SATA0_FBS_CONFIG_0_0_BKDR_ADO_INIT                 _MK_ENUM_CONST(0x0000000F)
#define SATA0_FBS_CONFIG_0_0_CYA_02_SHIFT                   _MK_SHIFT_CONST(12)
#define SATA0_FBS_CONFIG_0_0_CYA_02_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_CYA_02_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CYA_02_RANGE                  12:12
#define SATA0_FBS_CONFIG_0_0_CYA_02_WOFFSET                0
#define SATA0_FBS_CONFIG_0_0_CYA_02_INIT                   _MK_ENUM_CONST(0x00000001)
#define SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_SHIFT          _MK_SHIFT_CONST(13)
#define SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_SHIFT)
#define SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_RANGE         13:13
#define SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_WOFFSET       0
#define SATA0_FBS_CONFIG_0_0_POST_1ST_REGFIS_INIT          _MK_ENUM_CONST(0x00000000)
#define SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_SHIFT          _MK_SHIFT_CONST(14)
#define SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_FIELD         (_MK_SHIFT_CONST(0x3) << SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_SHIFT)
#define SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_RANGE         15:14
#define SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_WOFFSET       0
#define SATA0_FBS_CONFIG_0_0_PRD_PROCESS_FIX_INIT          _MK_ENUM_CONST(0x00000003)
#define SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_SHIFT              _MK_SHIFT_CONST(16)
#define SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_FIELD             (_MK_SHIFT_CONST(0xffff) << SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_SHIFT)
#define SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_RANGE             31:16
#define SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_WOFFSET           0
#define SATA0_FBS_CONFIG_0_0_CYA_03_RSVD_INIT              _MK_ENUM_CONST(0x0000F0F0)
#define SATA0_CHX_FBS_CONFIG_1_0                           0x00000240
#define SATA0_CHX_FBS_CONFIG_1_0_SECURE                    0
#define SATA0_CHX_FBS_CONFIG_1_0_WORD_COUNT                1
#define SATA0_CHX_FBS_CONFIG_1_0_RESET_VAL                 0x0
#define SATA0_CHX_FBS_CONFIG_1_0_RESET_MASK                0x0
#define SATA0_CHX_FBS_CONFIG_1_0_SW_DEFAULT_VAL            0x0
#define SATA0_CHX_FBS_CONFIG_1_0_SW_DEFAULT_MASK           0x0
#define SATA0_CHX_FBS_CONFIG_1_0_READ_MASK                 0xffffffff
#define SATA0_CHX_FBS_CONFIG_1_0_WRITE_MASK                0x1
#define SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_SHIFT)
#define SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_RANGE     0:0
#define SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_WOFFSET   0
#define SATA0_CHX_FBS_CONFIG_1_0_PORT_BKDR_FBSCP_INIT      _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_SHIFT            _MK_SHIFT_CONST(1)
#define SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_FIELD           (_MK_SHIFT_CONST(0x7fffffff) << SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_SHIFT)
#define SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_RANGE           31:1
#define SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_WOFFSET         0
#define SATA0_CHX_FBS_CONFIG_1_0_RSVD_1_31_VAL             _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0                          0x00000300
#define SATA0_AHCI_HBA_CAP_BKDR_0_SECURE                   0
#define SATA0_AHCI_HBA_CAP_BKDR_0_WORD_COUNT               1
#define SATA0_AHCI_HBA_CAP_BKDR_0_RESET_VAL                0x0
#define SATA0_AHCI_HBA_CAP_BKDR_0_RESET_MASK               0x0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SW_DEFAULT_VAL           0x0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SW_DEFAULT_MASK          0x0
#define SATA0_AHCI_HBA_CAP_BKDR_0_READ_MASK                0xffffffff
#define SATA0_AHCI_HBA_CAP_BKDR_0_WRITE_MASK               0xffffffff
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_FIELD          (_MK_SHIFT_CONST(0x1f) << SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_RANGE          4:0
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_WOFFSET        0
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_1              _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_2              _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_3              _MK_ENUM_CONST(0x00000002)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_4              _MK_ENUM_CONST(0x00000003)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_PORTS_DEFUALT        _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_SHIFT            _MK_SHIFT_CONST(5)
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_RANGE           5:5
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_WOFFSET         0
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_SUPPORTED       _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_EXT_SATA_NOT_SUPPORTED   _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_SHIFT      _MK_SHIFT_CONST(6)
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_RANGE     6:6
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_WOFFSET   0
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_TRUE      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_ENCL_MGMT_SUPP_FALSE     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_SHIFT  _MK_SHIFT_CONST(7)
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_RANGE 7:7
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_WOFFSET 0
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_TRUE  _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_CMD_CMPL_COALESING_FALSE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_SHIFT       _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_FIELD      (_MK_SHIFT_CONST(0x1f) << SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_RANGE      12:8
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_WOFFSET    0
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_1          _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_8          _MK_ENUM_CONST(0x00000007)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_16         _MK_ENUM_CONST(0x0000000F)
#define SATA0_AHCI_HBA_CAP_BKDR_0_NUM_CMD_SLOTS_32         _MK_ENUM_CONST(0x0000001F)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_SHIFT      _MK_SHIFT_CONST(13)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_RANGE     13:13
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_WOFFSET   0
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP__WRNPRDCHK _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_TRUE      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PARTIAL_ST_CAP_FALSE     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_SHIFT      _MK_SHIFT_CONST(14)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_RANGE     14:14
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_WOFFSET   0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP__WRNPRDCHK _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_TRUE      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SLUMBER_ST_CAP_FALSE     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_SHIFT    _MK_SHIFT_CONST(15)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_RANGE   15:15
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_WOFFSET 0
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_SUPP    _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_PIO_MULT_DRQ_BLK_NOT_SUPP _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_SHIFT       _MK_SHIFT_CONST(16)
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_RANGE      16:16
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_WOFFSET    0
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_TRUE       _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_FIS_SWITCHING_FALSE      _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_SHIFT             _MK_SHIFT_CONST(17)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_RANGE            17:17
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_WOFFSET          0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_TRUE             _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_PM_FALSE            _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_SHIFT      _MK_SHIFT_CONST(18)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_RANGE     18:18
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_WOFFSET   0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_TRUE      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_AHCI_ONLY_FALSE     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_SHIFT  _MK_SHIFT_CONST(19)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_RANGE 19:19
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_WOFFSET 0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_TRUE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_NONZERO_OFFSET_FALSE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_SHIFT       _MK_SHIFT_CONST(20)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_FIELD      (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_RANGE      23:20
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_WOFFSET    0
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_RSVD       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_GEN1       _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_GEN1_2     _MK_ENUM_CONST(0x00000002)
#define SATA0_AHCI_HBA_CAP_BKDR_0_INTF_SPD_SUPP_GEN3       _MK_ENUM_CONST(0x00000003)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_SHIFT            _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_RANGE           24:24
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_WOFFSET         0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_TRUE            _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_CLO_FALSE           _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_SHIFT                 _MK_SHIFT_CONST(25)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SAL_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_RANGE                25:25
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_WOFFSET              0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_TRUE                 _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SAL_FALSE                _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_SHIFT                _MK_SHIFT_CONST(26)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SALP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_RANGE               26:26
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_WOFFSET             0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_TRUE                _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SALP_FALSE               _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_SHIFT       _MK_SHIFT_CONST(27)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_RANGE      27:27
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_WOFFSET    0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_SET        _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SUPP_STG_SPUP_CLEAR      _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_SHIFT                _MK_SHIFT_CONST(28)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_RANGE               28:28
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_WOFFSET             0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_TRUE                _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SMPS_FALSE               _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_SHIFT               _MK_SHIFT_CONST(29)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_RANGE              29:29
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_WOFFSET            0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_TRUE               _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SSNTF_FALSE              _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_SHIFT                _MK_SHIFT_CONST(30)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_RANGE               30:30
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_WOFFSET             0
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_TRUE                _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_SNCQ_FALSE               _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_SHIFT                _MK_SHIFT_CONST(31)
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP_BKDR_0_S64A_SHIFT)
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_RANGE               31:31
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_WOFFSET             0
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_TRUE                _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP_BKDR_0_S64A_FALSE               _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_HOLD_GEN_0                          0x00000304
#define SATA0_AHCI_HBA_HOLD_GEN_0_SECURE                   0
#define SATA0_AHCI_HBA_HOLD_GEN_0_WORD_COUNT               1
#define SATA0_AHCI_HBA_HOLD_GEN_0_RESET_VAL                0x0
#define SATA0_AHCI_HBA_HOLD_GEN_0_RESET_MASK               0x0
#define SATA0_AHCI_HBA_HOLD_GEN_0_SW_DEFAULT_VAL           0x0
#define SATA0_AHCI_HBA_HOLD_GEN_0_SW_DEFAULT_MASK          0x0
#define SATA0_AHCI_HBA_HOLD_GEN_0_READ_MASK                0xffffffff
#define SATA0_AHCI_HBA_HOLD_GEN_0_WRITE_MASK               0xffffffff
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_FIELD     (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_SHIFT)
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_RANGE     7:0
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_WOFFSET   0
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_INIT      _MK_ENUM_CONST(0x00000026)
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL_MAX       _MK_ENUM_CONST(0x0000002E)
#define SATA0_AHCI_HBA_HOLD_GEN_0_T2P_FIFO_AVAIL__PROD_C_FPGA _MK_ENUM_CONST(0x0000003A)
#define SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_SHIFT            _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_FIELD           (_MK_SHIFT_CONST(0xffff) << SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_SHIFT)
#define SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_RANGE           23:8
#define SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_WOFFSET         0
#define SATA0_AHCI_HBA_HOLD_GEN_0_PRD_SIZE_INIT            _MK_ENUM_CONST(0x00000800)
#define SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_SHIFT  _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_FIELD (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_SHIFT)
#define SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_RANGE 31:24
#define SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_WOFFSET 0
#define SATA0_AHCI_HBA_HOLD_GEN_0_SHARED_DFIFO_AVAIL_INIT  _MK_ENUM_CONST(0x00000019)
#define SATA0_AHCI_HBA_CYA_0_0                             0x0000030C
#define SATA0_AHCI_HBA_CYA_0_0_SECURE                      0
#define SATA0_AHCI_HBA_CYA_0_0_WORD_COUNT                  1
#define SATA0_AHCI_HBA_CYA_0_0_RESET_VAL                   0x0
#define SATA0_AHCI_HBA_CYA_0_0_RESET_MASK                  0x0
#define SATA0_AHCI_HBA_CYA_0_0_SW_DEFAULT_VAL              0x0
#define SATA0_AHCI_HBA_CYA_0_0_SW_DEFAULT_MASK             0x0
#define SATA0_AHCI_HBA_CYA_0_0_READ_MASK                   0xffff00ff
#define SATA0_AHCI_HBA_CYA_0_0_WRITE_MASK                  0xffff00ff
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_SHIFT     _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_RANGE    0:0
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_WOFFSET  0
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_DISABLE  _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_OFS_IN_ATAPI_ENABLE   _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_SHIFT  _MK_SHIFT_CONST(1)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_RANGE 1:1
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_DISABLE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_PRD_UNDERFLOW_IFS_ATAPI_ENABLE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_SHIFT  _MK_SHIFT_CONST(2)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_RANGE 2:2
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_DISABLE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_PORTX_NONNCQ_TX_RX_UNDERFLOW_ENABLE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_SHIFT      _MK_SHIFT_CONST(3)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_RANGE     3:3
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_AT_EACH_DATA_FIS _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_PRDBC_UPDATE_AT_REG_FIS _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_SHIFT  _MK_SHIFT_CONST(4)
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_RANGE 4:4
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_SET _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_DIS_CCC_TIMEOUT_INT_AT_ZERO_OUTSTD_CMD_CLEAR _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_SHIFT      _MK_SHIFT_CONST(5)
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_RANGE     5:5
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_ENABLE    _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_MPIS_SET_AT_ACCEL_DISABLE   _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_SHIFT      _MK_SHIFT_CONST(6)
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_RANGE     6:6
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_ENABLE    _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_NO_DHRS_AT_UNLOAD_DISABLE   _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_SHIFT    _MK_SHIFT_CONST(7)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_RANGE   7:7
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_ENABLE  _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_WAIT_FOR_BSY0_DISABLE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_SHIFT  _MK_SHIFT_CONST(16)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_RANGE 16:16
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_BME_RESET_WHILE_ACTIVE_DEFAULT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_SHIFT  _MK_SHIFT_CONST(17)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_RANGE 17:17
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_HBFS_ON_PRD_ADR_EXCEED_40B_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_SHIFT           _MK_SHIFT_CONST(18)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_RANGE          18:18
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_WOFFSET        0
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_ON_HR_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_SHIFT  _MK_SHIFT_CONST(19)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_RANGE 19:19
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_RST_AE_WITHOUT_COMRESET_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_SHIFT  _MK_SHIFT_CONST(20)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_FIELD (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_RANGE 23:20
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_ACCEL_SYNC_ESC_TIMEOUT_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_RSVD_24_SHIFT                _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_CYA_0_0_RSVD_24_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_RSVD_24_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_RSVD_24_RANGE               24:24
#define SATA0_AHCI_HBA_CYA_0_0_RSVD_24_WOFFSET             0
#define SATA0_AHCI_HBA_CYA_0_0_RSVD_24_ZERO                _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_SHIFT          _MK_SHIFT_CONST(25)
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_RANGE         25:25
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_WOFFSET       0
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_TRUE          _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_SUD_OLD_LOGIC_FALSE         _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_SHIFT      _MK_SHIFT_CONST(26)
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_RANGE     26:26
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_TRUE      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_PSM2LL_DENY_PMREQ_FALSE     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_SHIFT   _MK_SHIFT_CONST(27)
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_RANGE  27:27
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_TRUE   _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_TRANSPRT_IGNORE_DMAT_FALSE  _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_SHIFT      _MK_SHIFT_CONST(28)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_FIELD     (_MK_SHIFT_CONST(0x3) << SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_RANGE     29:28
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_0_0_BKDR_VS_MINOR_9_8_DEFAULT   _MK_ENUM_CONST(0x00000003)
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_SHIFT  _MK_SHIFT_CONST(30)
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_RANGE 30:30
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_USE_AHCI_MODE_IN_FIS_PROCESS_NO _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_SHIFT  _MK_SHIFT_CONST(31)
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_SHIFT)
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_RANGE 31:31
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_0_0_USE_PXCMD_ICC_IF_LINK_IN_IDLE_NO _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0                 0x00000318
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_SECURE          0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_WORD_COUNT      1
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RESET_VAL       0x0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RESET_MASK      0x0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_SW_DEFAULT_VAL  0x0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_SW_DEFAULT_MASK 0x0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_READ_MASK       0xffffffff
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_WRITE_MASK      0xffffffff
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_SHIFT        _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_RANGE       0:0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_WOFFSET     0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_CLR_DEFAULT     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_SHIFT          _MK_SHIFT_CONST(1)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_RANGE         1:1
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_WOFFSET       0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_A_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_SHIFT          _MK_SHIFT_CONST(2)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_RANGE         2:2
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_WOFFSET       0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_T_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_SHIFT          _MK_SHIFT_CONST(3)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_RANGE         3:3
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_WOFFSET       0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_S_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_SHIFT          _MK_SHIFT_CONST(4)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_RANGE         4:4
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_WOFFSET       0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_P_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_SHIFT  _MK_SHIFT_CONST(5)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_RANGE 5:5
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_WOFFSET 0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_T_RDY_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_SHIFT  _MK_SHIFT_CONST(6)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_RANGE 6:6
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_WOFFSET 0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_L_RDY_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_SHIFT  _MK_SHIFT_CONST(7)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_RANGE 7:7
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_WOFFSET 0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_BIST_DWORD_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_SHIFT          _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_RANGE         8:8
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_WOFFSET       0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_F_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_SHIFT  _MK_SHIFT_CONST(9)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_RANGE 9:9
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_WOFFSET 0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_USE_BIST_F_MODE_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_SHIFT  _MK_SHIFT_CONST(10)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_RANGE 10:10
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_WOFFSET 0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_DISABLE_ASYNC_RECOVERY_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_SHIFT       _MK_SHIFT_CONST(11)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_FIELD      (_MK_SHIFT_CONST(0x1fff) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_RANGE      23:11
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_WOFFSET    0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_RSVD_DEFAULT    _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_SHIFT      _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_FIELD     (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_SHIFT)
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_RANGE     31:24
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_WOFFSET   0
#define SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0_PORTS_DEFAULT   _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_BIST_DWORD_0                        0x0000031C
#define SATA0_AHCI_HBA_BIST_DWORD_0_SECURE                 0
#define SATA0_AHCI_HBA_BIST_DWORD_0_WORD_COUNT             1
#define SATA0_AHCI_HBA_BIST_DWORD_0_RESET_VAL              0x0
#define SATA0_AHCI_HBA_BIST_DWORD_0_RESET_MASK             0x0
#define SATA0_AHCI_HBA_BIST_DWORD_0_SW_DEFAULT_VAL         0x0
#define SATA0_AHCI_HBA_BIST_DWORD_0_SW_DEFAULT_MASK        0x0
#define SATA0_AHCI_HBA_BIST_DWORD_0_READ_MASK              0xffffffff
#define SATA0_AHCI_HBA_BIST_DWORD_0_WRITE_MASK             0xffffffff
#define SATA0_AHCI_HBA_BIST_DWORD_0_DATA_SHIFT              _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_BIST_DWORD_0_DATA_FIELD             (_MK_SHIFT_CONST(0xffffffff) << SATA0_AHCI_HBA_BIST_DWORD_0_DATA_SHIFT)
#define SATA0_AHCI_HBA_BIST_DWORD_0_DATA_RANGE             31:0
#define SATA0_AHCI_HBA_BIST_DWORD_0_DATA_WOFFSET           0
#define SATA0_AHCI_HBA_BIST_DWORD_0_DATA_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_1_0                           0x00000320
#define SATA0_AHCI_HBA_SPARE_1_0_SECURE                    0
#define SATA0_AHCI_HBA_SPARE_1_0_WORD_COUNT                1
#define SATA0_AHCI_HBA_SPARE_1_0_RESET_VAL                 0x0
#define SATA0_AHCI_HBA_SPARE_1_0_RESET_MASK                0x0
#define SATA0_AHCI_HBA_SPARE_1_0_SW_DEFAULT_VAL            0x0
#define SATA0_AHCI_HBA_SPARE_1_0_SW_DEFAULT_MASK           0x0
#define SATA0_AHCI_HBA_SPARE_1_0_READ_MASK                 0xffffffff
#define SATA0_AHCI_HBA_SPARE_1_0_WRITE_MASK                0xffffffff
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_SHIFT         _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_FIELD        (_MK_SHIFT_CONST(0xffffff) << SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_SHIFT)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_RANGE        23:0
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_WOFFSET      0
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_DEFAULT      _MK_ENUM_CONST(0x00030D40)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_200MHZ       _MK_ENUM_CONST(0x00030D40)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_250MHZ       _MK_ENUM_CONST(0x0003D090)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_300MHZ       _MK_ENUM_CONST(0x000493E0)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_350MHZ       _MK_ENUM_CONST(0x00055730)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_400MHZ       _MK_ENUM_CONST(0x00061A80)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_500MHZ       _MK_ENUM_CONST(0x0007A120)
#define SATA0_AHCI_HBA_SPARE_1_0_MS_TIMER_CNT_40MHZ__PROD_C_FPGA _MK_ENUM_CONST(0x00009C40)
#define SATA0_AHCI_HBA_SPARE_1_0_RSVD_SHIFT                 _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_SPARE_1_0_RSVD_FIELD                (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_SPARE_1_0_RSVD_SHIFT)
#define SATA0_AHCI_HBA_SPARE_1_0_RSVD_RANGE                31:24
#define SATA0_AHCI_HBA_SPARE_1_0_RSVD_WOFFSET              0
#define SATA0_AHCI_HBA_SPARE_1_0_RSVD_ZERO                 _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_2_0                           0x00000324
#define SATA0_AHCI_HBA_SPARE_2_0_SECURE                    0
#define SATA0_AHCI_HBA_SPARE_2_0_WORD_COUNT                1
#define SATA0_AHCI_HBA_SPARE_2_0_RESET_VAL                 0x0
#define SATA0_AHCI_HBA_SPARE_2_0_RESET_MASK                0x0
#define SATA0_AHCI_HBA_SPARE_2_0_SW_DEFAULT_VAL            0x0
#define SATA0_AHCI_HBA_SPARE_2_0_SW_DEFAULT_MASK           0x0
#define SATA0_AHCI_HBA_SPARE_2_0_READ_MASK                 0xffffff00
#define SATA0_AHCI_HBA_SPARE_2_0_WRITE_MASK                0xffffff00
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_SHIFT  _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_FIELD (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_SHIFT)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_RANGE 11:8
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_WOFFSET 0
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_TIMER_SEL_DEFAULT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_SHIFT  _MK_SHIFT_CONST(12)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_SHIFT)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_RANGE 12:12
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_WOFFSET 0
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_TURE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_SPARE_2_0_ASYNC_RECOVERY_ENABLE_FALSE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_SHIFT  _MK_SHIFT_CONST(13)
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_SHIFT)
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_RANGE 13:13
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_WOFFSET 0
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_ENABLE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_SPARE_2_0_SW_COMWAKE_CONTINUOUS_DISABLE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_SHIFT  _MK_SHIFT_CONST(14)
#define SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_SHIFT)
#define SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_RANGE 14:14
#define SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_WOFFSET 0
#define SATA0_AHCI_HBA_SPARE_2_0_DONT_USE_LD_IN_COUNTER_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_SPARE_2_0_RSVD_SHIFT                 _MK_SHIFT_CONST(15)
#define SATA0_AHCI_HBA_SPARE_2_0_RSVD_FIELD                (_MK_SHIFT_CONST(0x1ffff) << SATA0_AHCI_HBA_SPARE_2_0_RSVD_SHIFT)
#define SATA0_AHCI_HBA_SPARE_2_0_RSVD_RANGE                31:15
#define SATA0_AHCI_HBA_SPARE_2_0_RSVD_WOFFSET              0
#define SATA0_AHCI_HBA_SPARE_2_0_RSVD_ZERO                 _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0                     0x00000328
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SECURE              0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_WORD_COUNT          1
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_RESET_VAL           0x0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_RESET_MASK          0x0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SW_DEFAULT_VAL      0x0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SW_DEFAULT_MASK     0x0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_READ_MASK           0xffffffff
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_WRITE_MASK          0xffffffff
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_FIELD     (_MK_SHIFT_CONST(0x7) << SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_SHIFT)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_RANGE     2:0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_WOFFSET   0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_2_INIT      _MK_ENUM_CONST(0x00000007)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_SHIFT        _MK_SHIFT_CONST(3)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_FIELD       (_MK_SHIFT_CONST(0x1f) << SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_SHIFT)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_RANGE       7:3
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_WOFFSET     0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_0_INIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_SHIFT          _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_FIELD         (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_SHIFT)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_RANGE         15:8
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_WOFFSET       0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_DEFAULT       _MK_ENUM_CONST(0x00000002)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_SHIFT        _MK_SHIFT_CONST(16)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_FIELD       (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_SHIFT)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_RANGE       23:16
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_WOFFSET     0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_SPARE_1_INIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_SHIFT      _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_FIELD     (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_SHIFT)
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_RANGE     31:24
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_WOFFSET   0
#define SATA0_AHCI_HBA_DYN_CLK_CLAMP_0_TIMER_PSM_INIT      _MK_ENUM_CONST(0x00000002)
#define SATA0_AHCI_CFG_ERR_CTRL_0                          0x0000032C
#define SATA0_AHCI_CFG_ERR_CTRL_0_SECURE                   0
#define SATA0_AHCI_CFG_ERR_CTRL_0_WORD_COUNT               1
#define SATA0_AHCI_CFG_ERR_CTRL_0_RESET_VAL                0x0
#define SATA0_AHCI_CFG_ERR_CTRL_0_RESET_MASK               0x0
#define SATA0_AHCI_CFG_ERR_CTRL_0_SW_DEFAULT_VAL           0x0
#define SATA0_AHCI_CFG_ERR_CTRL_0_SW_DEFAULT_MASK          0x0
#define SATA0_AHCI_CFG_ERR_CTRL_0_READ_MASK                0x3f
#define SATA0_AHCI_CFG_ERR_CTRL_0_WRITE_MASK               0x3f
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_SHIFT  _MK_SHIFT_CONST(0)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_RANGE 0:0
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_CMD_FIFO_ON_FATAL_ERROR_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_SHIFT  _MK_SHIFT_CONST(1)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_RANGE 1:1
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_P2T_FIFO_ON_FATAL_ERROR_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_SHIFT  _MK_SHIFT_CONST(2)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_RANGE 2:2
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_T2P_FIFO_ON_FATAL_ERROR_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_SHIFT  _MK_SHIFT_CONST(3)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_RANGE 3:3
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_CLR_TX_BUFFER_ON_FATAL_ERROR_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_SHIFT  _MK_SHIFT_CONST(4)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_RANGE 4:4
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_D2H_SYNC_ESCAPE_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_SHIFT  _MK_SHIFT_CONST(5)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_SHIFT)
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_RANGE 5:5
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_WOFFSET 0
#define SATA0_AHCI_CFG_ERR_CTRL_0_ENABLE_PXIS_IFS_DATA_FIS_CRC_ERROR_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP2_BKDR_0                         0x00000330
#define SATA0_AHCI_HBA_CAP2_BKDR_0_SECURE                  0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_WORD_COUNT              1
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RESET_VAL               0x0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RESET_MASK              0x0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_SW_DEFAULT_VAL          0x0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_SW_DEFAULT_MASK         0x0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_READ_MASK               0xffffffff
#define SATA0_AHCI_HBA_CAP2_BKDR_0_WRITE_MASK              0x5
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_SHIFT                _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_SHIFT)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_RANGE               0:0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_WOFFSET             0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_TRUE                _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_BOH_FALSE               _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_SHIFT             _MK_SHIFT_CONST(1)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_SHIFT)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_RANGE            1:1
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_WOFFSET          0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_1_ZERO             _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_SHIFT  _MK_SHIFT_CONST(2)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_SHIFT)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_RANGE 2:2
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_WOFFSET 0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_TRUE _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_AUTO_PARTIAL_TO_SLUMBER_FALSE _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_SHIFT          _MK_SHIFT_CONST(3)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_FIELD         (_MK_SHIFT_CONST(0x1fffffff) << SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_SHIFT)
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_RANGE         31:3
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_WOFFSET       0
#define SATA0_AHCI_HBA_CAP2_BKDR_0_RSVD_31_3_ZERO          _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0                             0x00000338
#define SATA0_AHCI_HBA_CYA_1_0_SECURE                      0
#define SATA0_AHCI_HBA_CYA_1_0_WORD_COUNT                  1
#define SATA0_AHCI_HBA_CYA_1_0_RESET_VAL                   0x0
#define SATA0_AHCI_HBA_CYA_1_0_RESET_MASK                  0x0
#define SATA0_AHCI_HBA_CYA_1_0_SW_DEFAULT_VAL              0x0
#define SATA0_AHCI_HBA_CYA_1_0_SW_DEFAULT_MASK             0x0
#define SATA0_AHCI_HBA_CYA_1_0_READ_MASK                   0xffffffff
#define SATA0_AHCI_HBA_CYA_1_0_WRITE_MASK                  0xffffffff
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_SHIFT  _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_RANGE 0:0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_1_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_SHIFT  _MK_SHIFT_CONST(1)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_RANGE 1:1
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_PRD_PREFETCH_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_SHIFT  _MK_SHIFT_CONST(2)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_RANGE 2:2
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_DATA_PREFETCH_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_SHIFT  _MK_SHIFT_CONST(3)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_RANGE 3:3
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_ACMD_PREFETCH_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_SHIFT  _MK_SHIFT_CONST(4)
#define SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_RANGE 4:4
#define SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_ENABLE_PRD_SPLIT_IN_CBS_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_SHIFT       _MK_SHIFT_CONST(5)
#define SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_RANGE      5:5
#define SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_WOFFSET    0
#define SATA0_AHCI_HBA_CYA_1_0_SYNC_ESC_IN_ALPM_INIT       _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_SHIFT      _MK_SHIFT_CONST(6)
#define SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_RANGE     6:6
#define SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_1_0_READ_OUT_BM_START_INIT      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_SHIFT  _MK_SHIFT_CONST(7)
#define SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_RANGE 7:7
#define SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_INTR_PENDING_ON_CH_SEL_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_SHIFT  _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_RANGE 8:8
#define SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_ISSUE_ORDER_CMD_SEL_IN_CBS_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_SHIFT  _MK_SHIFT_CONST(9)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_RANGE 9:9
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DISABLE_BKGD_CMD_PREFETCH_2_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_SHIFT  _MK_SHIFT_CONST(10)
#define SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_RANGE 10:10
#define SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_WAR_NDR_ACCEPT_ARC1_ISSUE_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_SHIFT  _MK_SHIFT_CONST(11)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_RANGE 11:11
#define SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_ARB_REVERT_TO_OLD_BHVR_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_SHIFT          _MK_SHIFT_CONST(12)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_FIELD         (_MK_SHIFT_CONST(0x3) << SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_RANGE         13:12
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_WOFFSET       0
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_LAST_GNTED    _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_ARB_PARK_MODE_PORT0         _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_SHIFT        _MK_SHIFT_CONST(14)
#define SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_RANGE       14:14
#define SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_WOFFSET     0
#define SATA0_AHCI_HBA_CYA_1_0_NO_PRDBC_UPDATE_INIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_SHIFT  _MK_SHIFT_CONST(15)
#define SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_RANGE 15:15
#define SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_DETECT_B2B_NCQ_TAG_REPEAT_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_SHIFT  _MK_SHIFT_CONST(16)
#define SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_RANGE 16:16
#define SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_FIS_SM_USE_RISEDGE_EOF_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_SHIFT    _MK_SHIFT_CONST(17)
#define SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_RANGE   17:17
#define SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_SEND_DATA_HDR_EARLY_INIT    _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_SHIFT  _MK_SHIFT_CONST(18)
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_RANGE 18:18
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_GOTO_PM_AGGR_FROM_P_IDLE_NO _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_SHIFT  _MK_SHIFT_CONST(19)
#define SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_RANGE 19:19
#define SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_PRD_SM_RXDATA_PREMATURE_END_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_SHIFT  _MK_SHIFT_CONST(20)
#define SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_RANGE 20:20
#define SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_BM_HOLD_ACTV_TILL_INTR_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_SHIFT   _MK_SHIFT_CONST(21)
#define SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_RANGE  21:21
#define SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_NON_NCQ_IFS_TEMP_OFF_INIT   _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_SHIFT        _MK_SHIFT_CONST(22)
#define SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_FIELD       (_MK_SHIFT_CONST(0x3) << SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_RANGE       23:22
#define SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_WOFFSET     0
#define SATA0_AHCI_HBA_CYA_1_0_FETCH_REQ_TAKEN_INIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_SHIFT  _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_RANGE 24:24
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_OFFLINE_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_SHIFT      _MK_SHIFT_CONST(25)
#define SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_RANGE     25:25
#define SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_1_0_ALWAYS_DENY_PMREQ_INIT      _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_SHIFT  _MK_SHIFT_CONST(26)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_RANGE 26:26
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_SKIP_SCTL_DET_WR_COMRESET_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_SHIFT  _MK_SHIFT_CONST(27)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_RANGE 27:27
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_LOW_POWER_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_SHIFT  _MK_SHIFT_CONST(28)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_RANGE 28:28
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_CHK_L_IDLE_IN_WAKE_LINK_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_SHIFT  _MK_SHIFT_CONST(29)
#define SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_RANGE 29:29
#define SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_PREFETCH_TX_DATA_REVERT_FIX_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_SHIFT  _MK_SHIFT_CONST(30)
#define SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_RANGE 30:30
#define SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_WOFFSET 0
#define SATA0_AHCI_HBA_CYA_1_0_INVALIDATE_PRDS_AT_FETCH_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_SHIFT      _MK_SHIFT_CONST(31)
#define SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_SHIFT)
#define SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_RANGE     31:31
#define SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_WOFFSET   0
#define SATA0_AHCI_HBA_CYA_1_0_UNCLAMP_HBA_CTRLR_INIT      _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_PI_BKDR_0                           0x0000033C
#define SATA0_AHCI_HBA_PI_BKDR_0_SECURE                    0
#define SATA0_AHCI_HBA_PI_BKDR_0_WORD_COUNT                1
#define SATA0_AHCI_HBA_PI_BKDR_0_RESET_VAL                 0x0
#define SATA0_AHCI_HBA_PI_BKDR_0_RESET_MASK                0x0
#define SATA0_AHCI_HBA_PI_BKDR_0_SW_DEFAULT_VAL            0x0
#define SATA0_AHCI_HBA_PI_BKDR_0_SW_DEFAULT_MASK           0x0
#define SATA0_AHCI_HBA_PI_BKDR_0_READ_MASK                 0xffffffff
#define SATA0_AHCI_HBA_PI_BKDR_0_WRITE_MASK                0xff
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_FIELD          (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_SHIFT)
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_RANGE          7:0
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_WOFFSET        0
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_ZERO           _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_TWO            _MK_ENUM_CONST(0x00000003)
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_FOUR           _MK_ENUM_CONST(0x0000000F)
#define SATA0_AHCI_HBA_PI_BKDR_0_PORTS_IMPL_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_SHIFT            _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_FIELD           (_MK_SHIFT_CONST(0xffffff) << SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_SHIFT)
#define SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_RANGE           31:8
#define SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_WOFFSET         0
#define SATA0_AHCI_HBA_PI_BKDR_0_31_8_RSVD_ZERO            _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0               0x00000340
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SECURE        0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_WORD_COUNT    1
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_RESET_VAL     0x0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_RESET_MASK    0x0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SW_DEFAULT_VAL 0x0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SW_DEFAULT_MASK 0x0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_READ_MASK     0xfff3ffff
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_WRITE_MASK    0xff03ffff
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_SHIFT    _MK_SHIFT_CONST(0)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_FIELD   (_MK_SHIFT_CONST(0x3f) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_RANGE   5:0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_PRDBC_INIT    _MK_ENUM_CONST(0x00000014)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_SHIFT  _MK_SHIFT_CONST(6)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_RANGE 6:6
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ATAPI_EN_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_SHIFT   _MK_SHIFT_CONST(7)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_RANGE  7:7
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENABLE_INIT   _MK_ENUM_CONST(0x00000001)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_SHIFT  _MK_SHIFT_CONST(8)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_FIELD (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_RANGE 11:8
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_FIFO_LEVEL_INIT _MK_ENUM_CONST(0x00000006)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_SHIFT  _MK_SHIFT_CONST(12)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_FIELD (_MK_SHIFT_CONST(0x3f) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_RANGE 17:12
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_DMA_XFER_CNT_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_SHIFT  _MK_SHIFT_CONST(20)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_FIELD (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_RANGE 23:20
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_ENGAGED_INIT  _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_SHIFT    _MK_SHIFT_CONST(24)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_FIELD   (_MK_SHIFT_CONST(0xff) << SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_SHIFT)
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_RANGE   31:24
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_WOFFSET 0
#define SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0_SPARE_INIT    _MK_ENUM_CONST(0x000000AA)
#define SATA0_CFG_0                                        0x00000370
#define SATA0_CFG_0_SECURE                                 0
#define SATA0_CFG_0_WORD_COUNT                             1
#define SATA0_CFG_0_RESET_VAL                              0x0
#define SATA0_CFG_0_RESET_MASK                             0x0
#define SATA0_CFG_0_SW_DEFAULT_VAL                         0x0
#define SATA0_CFG_0_SW_DEFAULT_MASK                        0x0
#define SATA0_CFG_0_READ_MASK                              0xffffffff
#define SATA0_CFG_0_WRITE_MASK                             0xfff00000
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_SHIFT          _MK_SHIFT_CONST(24)
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_FIELD         (_MK_SHIFT_CONST(0xff) << SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_SHIFT)
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_RANGE         31:24
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_WOFFSET       0
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO__WRNPRDCHK    _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_250MHZ        _MK_ENUM_CONST(0x0000000F)
#define SATA0_CFG_0_CTRL_TICKS_FOR_MASTER_TO_INIT          _MK_ENUM_CONST(0x0000000F)
#define SATA0_CFG_0_WR_ALLOWED_SHAD_REG_SHIFT               _MK_SHIFT_CONST(23)
#define SATA0_CFG_0_WR_ALLOWED_SHAD_REG_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CFG_0_WR_ALLOWED_SHAD_REG_SHIFT)
#define SATA0_CFG_0_WR_ALLOWED_SHAD_REG_RANGE              23:23
#define SATA0_CFG_0_WR_ALLOWED_SHAD_REG_WOFFSET            0
#define SATA0_CFG_0_WR_ALLOWED_SHAD_REG_INIT               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_SHIFT       _MK_SHIFT_CONST(22)
#define SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_SHIFT)
#define SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_RANGE      22:22
#define SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_WOFFSET    0
#define SATA0_CFG_0_HOT_RESET_ON_BM_START_ALONE_INIT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_SHIFT           _MK_SHIFT_CONST(21)
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_SHIFT)
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_RANGE          21:21
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_WOFFSET        0
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR_INIT           _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_0_HOT_RESET_OLD_BEHAVIOUR__PROD          _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_SHIFT       _MK_SHIFT_CONST(20)
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_SHIFT)
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_RANGE      20:20
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_WOFFSET    0
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_TRUE       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_0_RESET_SREGS_ON_OOB_COMRESET_FALSE      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_0_RSVD_1_SHIFT                            _MK_SHIFT_CONST(0)
#define SATA0_CFG_0_RSVD_1_FIELD                           (_MK_SHIFT_CONST(0xfffff) << SATA0_CFG_0_RSVD_1_SHIFT)
#define SATA0_CFG_0_RSVD_1_RANGE                           19:0
#define SATA0_CFG_0_RSVD_1_WOFFSET                         0
#define SATA0_CFG_0_RSVD_1_VAL                             _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA_SHADOW_0                                 0x00000378
#define SATA0_CYA_SHADOW_0_SECURE                          0
#define SATA0_CYA_SHADOW_0_WORD_COUNT                      1
#define SATA0_CYA_SHADOW_0_RESET_VAL                       0x0
#define SATA0_CYA_SHADOW_0_RESET_MASK                      0x0
#define SATA0_CYA_SHADOW_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CYA_SHADOW_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CYA_SHADOW_0_READ_MASK                       0xffffffff
#define SATA0_CYA_SHADOW_0_WRITE_MASK                      0xf8000000
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_SHIFT        _MK_SHIFT_CONST(31)
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_SHIFT)
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_RANGE       31:31
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_WOFFSET     0
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_NEW         _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA_SHADOW_0_PIO_DATA_READ_RETRY_OLD         _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_SHIFT  _MK_SHIFT_CONST(30)
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_SHIFT)
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_RANGE 30:30
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_WOFFSET 0
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_YES _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA_SHADOW_0_ALLOW_CTRL_WR_WHEN_DRIVE_NOT_PRESENT_NO _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_SHIFT  _MK_SHIFT_CONST(29)
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_SHIFT)
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_RANGE 29:29
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_WOFFSET 0
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_TRUE _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA_SHADOW_0_RET_ERROR_7F_WHEN_MASTER_ABSENT_NO _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_SHIFT  _MK_SHIFT_CONST(28)
#define SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_SHIFT)
#define SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_RANGE 28:28
#define SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_WOFFSET 0
#define SATA0_CYA_SHADOW_0_FIX_SRST_WHEN_ONE_DEVICE_NOT_PRESENT_INIT _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_SHIFT  _MK_SHIFT_CONST(27)
#define SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_SHIFT)
#define SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_RANGE 27:27
#define SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_WOFFSET 0
#define SATA0_CYA_SHADOW_0_USE_ELONGATED_FIFO_HOT_RESET_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA_SHADOW_0_RSVD_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CYA_SHADOW_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0x7ffffff) << SATA0_CYA_SHADOW_0_RSVD_SHIFT)
#define SATA0_CYA_SHADOW_0_RSVD_RANGE                      26:0
#define SATA0_CYA_SHADOW_0_RSVD_WOFFSET                    0
#define SATA0_CYA_SHADOW_0_RSVD_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_FPCI_0_0                                 0x00000430
#define SATA0_CFG_FPCI_0_0_SECURE                          0
#define SATA0_CFG_FPCI_0_0_WORD_COUNT                      1
#define SATA0_CFG_FPCI_0_0_RESET_VAL                       0x0
#define SATA0_CFG_FPCI_0_0_RESET_MASK                      0x0
#define SATA0_CFG_FPCI_0_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_FPCI_0_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_FPCI_0_0_READ_MASK                       0xffffffff
#define SATA0_CFG_FPCI_0_0_WRITE_MASK                      0xe0000000
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_SHIFT        _MK_SHIFT_CONST(31)
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_SHIFT)
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_RANGE       31:31
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_WOFFSET     0
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_YES         _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_FPCI_0_0_AHCI_MODE_DEP_ON_EN_NO          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_SHIFT       _MK_SHIFT_CONST(30)
#define SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_SHIFT)
#define SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_RANGE      30:30
#define SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_WOFFSET    0
#define SATA0_CFG_FPCI_0_0_SEND_MSG_ON_NEW_INTR_INIT       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_SHIFT   _MK_SHIFT_CONST(29)
#define SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_FIELD  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_SHIFT)
#define SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_RANGE  29:29
#define SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_WOFFSET 0
#define SATA0_CFG_FPCI_0_0_SEND_NEW_MSG_IS_NOT_ZERO_INIT   _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_FPCI_0_0_RSVD_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_FPCI_0_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0x1fffffff) << SATA0_CFG_FPCI_0_0_RSVD_SHIFT)
#define SATA0_CFG_FPCI_0_0_RSVD_RANGE                      28:0
#define SATA0_CFG_FPCI_0_0_RSVD_WOFFSET                    0
#define SATA0_CFG_FPCI_0_0_RSVD_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_IDE1_0                                       0x00000490
#define SATA0_IDE1_0_SECURE                                0
#define SATA0_IDE1_0_WORD_COUNT                            1
#define SATA0_IDE1_0_RESET_VAL                             0x0
#define SATA0_IDE1_0_RESET_MASK                            0x0
#define SATA0_IDE1_0_SW_DEFAULT_VAL                        0x0
#define SATA0_IDE1_0_SW_DEFAULT_MASK                       0x0
#define SATA0_IDE1_0_READ_MASK                             0xffffffff
#define SATA0_IDE1_0_WRITE_MASK                            0xffffffff
#define SATA0_IDE1_0_OLD_IDE_TIMING_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA0_IDE1_0_OLD_IDE_TIMING_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << SATA0_IDE1_0_OLD_IDE_TIMING_SHIFT)
#define SATA0_IDE1_0_OLD_IDE_TIMING_RANGE                  31:0
#define SATA0_IDE1_0_OLD_IDE_TIMING_WOFFSET                0
#define SATA0_IDE1_0_OLD_IDE_TIMING__NOPRDCHK              _MK_ENUM_CONST(0x00000001)
#define SATA0_IDE1_0_OLD_IDE_TIMING_DEFAULT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_ESATA_CTRL_0                             0x00000494
#define SATA0_CFG_ESATA_CTRL_0_SECURE                      0
#define SATA0_CFG_ESATA_CTRL_0_WORD_COUNT                  1
#define SATA0_CFG_ESATA_CTRL_0_RESET_VAL                   0x0
#define SATA0_CFG_ESATA_CTRL_0_RESET_MASK                  0x0
#define SATA0_CFG_ESATA_CTRL_0_SW_DEFAULT_VAL              0x0
#define SATA0_CFG_ESATA_CTRL_0_SW_DEFAULT_MASK             0x0
#define SATA0_CFG_ESATA_CTRL_0_READ_MASK                   0xffffffff
#define SATA0_CFG_ESATA_CTRL_0_WRITE_MASK                  0xffff
#define SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_FIELD          (_MK_SHIFT_CONST(0xff) << SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_SHIFT)
#define SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_RANGE          7:0
#define SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_WOFFSET        0
#define SATA0_CFG_ESATA_CTRL_0_TX_AMP_LIMIT_INIT           _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_SHIFT          _MK_SHIFT_CONST(8)
#define SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_FIELD         (_MK_SHIFT_CONST(0xff) << SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_SHIFT)
#define SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_RANGE         15:8
#define SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_WOFFSET       0
#define SATA0_CFG_ESATA_CTRL_0_TX_PEAK_LIMIT_INIT          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_ESATA_CTRL_0_RSVD_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA0_CFG_ESATA_CTRL_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_ESATA_CTRL_0_RSVD_SHIFT)
#define SATA0_CFG_ESATA_CTRL_0_RSVD_RANGE                  31:16
#define SATA0_CFG_ESATA_CTRL_0_RSVD_WOFFSET                0
#define SATA0_CFG_ESATA_CTRL_0_RSVD_VAL                    _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0                                       0x00000498
#define SATA0_FUSE_0_SECURE                                0
#define SATA0_FUSE_0_WORD_COUNT                            1
#define SATA0_FUSE_0_RESET_VAL                             0x0
#define SATA0_FUSE_0_RESET_MASK                            0x0
#define SATA0_FUSE_0_SW_DEFAULT_VAL                        0x0
#define SATA0_FUSE_0_SW_DEFAULT_MASK                       0x0
#define SATA0_FUSE_0_READ_MASK                             0xffffffff
#define SATA0_FUSE_0_WRITE_MASK                            0x0
#define SATA0_FUSE_0_RSVD_0_SHIFT                           _MK_SHIFT_CONST(0)
#define SATA0_FUSE_0_RSVD_0_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_RSVD_0_SHIFT)
#define SATA0_FUSE_0_RSVD_0_RANGE                          0:0
#define SATA0_FUSE_0_RSVD_0_WOFFSET                        0
#define SATA0_FUSE_0_RSVD_0_VAL                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_GEN2_EN_SHIFT                          _MK_SHIFT_CONST(1)
#define SATA0_FUSE_0_GEN2_EN_FIELD                         (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_GEN2_EN_SHIFT)
#define SATA0_FUSE_0_GEN2_EN_RANGE                         1:1
#define SATA0_FUSE_0_GEN2_EN_WOFFSET                       0
#define SATA0_FUSE_0_GEN2_EN_YES                           _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_GEN2_EN_NO                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_GEN3_EN_SHIFT                          _MK_SHIFT_CONST(2)
#define SATA0_FUSE_0_GEN3_EN_FIELD                         (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_GEN3_EN_SHIFT)
#define SATA0_FUSE_0_GEN3_EN_RANGE                         2:2
#define SATA0_FUSE_0_GEN3_EN_WOFFSET                       0
#define SATA0_FUSE_0_GEN3_EN_YES                           _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_GEN3_EN_NO                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_FBS_DIS_SHIFT                          _MK_SHIFT_CONST(3)
#define SATA0_FUSE_0_FBS_DIS_FIELD                         (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_FBS_DIS_SHIFT)
#define SATA0_FUSE_0_FBS_DIS_RANGE                         3:3
#define SATA0_FUSE_0_FBS_DIS_WOFFSET                       0
#define SATA0_FUSE_0_FBS_DIS_YES                           _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_FBS_DIS_NO                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_AHCI_POWER_DIS_SHIFT                   _MK_SHIFT_CONST(4)
#define SATA0_FUSE_0_AHCI_POWER_DIS_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_AHCI_POWER_DIS_SHIFT)
#define SATA0_FUSE_0_AHCI_POWER_DIS_RANGE                  4:4
#define SATA0_FUSE_0_AHCI_POWER_DIS_WOFFSET                0
#define SATA0_FUSE_0_AHCI_POWER_DIS_YES                    _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_AHCI_POWER_DIS_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_RSVD_5_SHIFT                           _MK_SHIFT_CONST(5)
#define SATA0_FUSE_0_RSVD_5_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_RSVD_5_SHIFT)
#define SATA0_FUSE_0_RSVD_5_RANGE                          5:5
#define SATA0_FUSE_0_RSVD_5_WOFFSET                        0
#define SATA0_FUSE_0_RSVD_5_VAL                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_RSVD_6_SHIFT                           _MK_SHIFT_CONST(6)
#define SATA0_FUSE_0_RSVD_6_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_RSVD_6_SHIFT)
#define SATA0_FUSE_0_RSVD_6_RANGE                          6:6
#define SATA0_FUSE_0_RSVD_6_WOFFSET                        0
#define SATA0_FUSE_0_RSVD_6_VAL                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_RSVD_7_SHIFT                           _MK_SHIFT_CONST(7)
#define SATA0_FUSE_0_RSVD_7_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_RSVD_7_SHIFT)
#define SATA0_FUSE_0_RSVD_7_RANGE                          7:7
#define SATA0_FUSE_0_RSVD_7_WOFFSET                        0
#define SATA0_FUSE_0_RSVD_7_VAL                            _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_PORTS_0_1_DIS_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA0_FUSE_0_PORTS_0_1_DIS_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_PORTS_0_1_DIS_SHIFT)
#define SATA0_FUSE_0_PORTS_0_1_DIS_RANGE                   8:8
#define SATA0_FUSE_0_PORTS_0_1_DIS_WOFFSET                 0
#define SATA0_FUSE_0_PORTS_0_1_DIS_YES                     _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_PORTS_0_1_DIS_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_PORTS_2_3_DIS_SHIFT                    _MK_SHIFT_CONST(9)
#define SATA0_FUSE_0_PORTS_2_3_DIS_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_PORTS_2_3_DIS_SHIFT)
#define SATA0_FUSE_0_PORTS_2_3_DIS_RANGE                   9:9
#define SATA0_FUSE_0_PORTS_2_3_DIS_WOFFSET                 0
#define SATA0_FUSE_0_PORTS_2_3_DIS_YES                     _MK_ENUM_CONST(0x00000001)
#define SATA0_FUSE_0_PORTS_2_3_DIS_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_RAID_FUNCTION_DIS_SHIFT                _MK_SHIFT_CONST(10)
#define SATA0_FUSE_0_RAID_FUNCTION_DIS_FIELD               (_MK_SHIFT_CONST(0x7) << SATA0_FUSE_0_RAID_FUNCTION_DIS_SHIFT)
#define SATA0_FUSE_0_RAID_FUNCTION_DIS_RANGE               12:10
#define SATA0_FUSE_0_RAID_FUNCTION_DIS_WOFFSET             0
#define SATA0_FUSE_0_RSVD_13_SHIFT                          _MK_SHIFT_CONST(13)
#define SATA0_FUSE_0_RSVD_13_FIELD                         (_MK_SHIFT_CONST(0x1) << SATA0_FUSE_0_RSVD_13_SHIFT)
#define SATA0_FUSE_0_RSVD_13_RANGE                         13:13
#define SATA0_FUSE_0_RSVD_13_WOFFSET                       0
#define SATA0_FUSE_0_RSVD_13_VAL                           _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_AHCI_SW_SHIFT                          _MK_SHIFT_CONST(14)
#define SATA0_FUSE_0_AHCI_SW_FIELD                         (_MK_SHIFT_CONST(0xf) << SATA0_FUSE_0_AHCI_SW_SHIFT)
#define SATA0_FUSE_0_AHCI_SW_RANGE                         17:14
#define SATA0_FUSE_0_AHCI_SW_WOFFSET                       0
#define SATA0_FUSE_0_AHCI_ESATA_DIS_SHIFT                   _MK_SHIFT_CONST(18)
#define SATA0_FUSE_0_AHCI_ESATA_DIS_FIELD                  (_MK_SHIFT_CONST(0x3f) << SATA0_FUSE_0_AHCI_ESATA_DIS_SHIFT)
#define SATA0_FUSE_0_AHCI_ESATA_DIS_RANGE                  23:18
#define SATA0_FUSE_0_AHCI_ESATA_DIS_WOFFSET                0
#define SATA0_FUSE_0_AHCI_ESATA_DIS_YES                    _MK_ENUM_CONST(0x0000003F)
#define SATA0_FUSE_0_AHCI_ESATA_DIS_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_FUSE_0_RSVD_31_24_SHIFT                       _MK_SHIFT_CONST(24)
#define SATA0_FUSE_0_RSVD_31_24_FIELD                      (_MK_SHIFT_CONST(0xff) << SATA0_FUSE_0_RSVD_31_24_SHIFT)
#define SATA0_FUSE_0_RSVD_31_24_RANGE                      31:24
#define SATA0_FUSE_0_RSVD_31_24_WOFFSET                    0
#define SATA0_FUSE_0_RSVD_31_24_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA1_0                                       0x000004A0
#define SATA0_CYA1_0_SECURE                                0
#define SATA0_CYA1_0_WORD_COUNT                            1
#define SATA0_CYA1_0_RESET_VAL                             0x0
#define SATA0_CYA1_0_RESET_MASK                            0x0
#define SATA0_CYA1_0_SW_DEFAULT_VAL                        0x0
#define SATA0_CYA1_0_SW_DEFAULT_MASK                       0x0
#define SATA0_CYA1_0_READ_MASK                             0x7ffffe01
#define SATA0_CYA1_0_WRITE_MASK                            0x201
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_SHIFT)
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_RANGE            0:0
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_WOFFSET          0
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_YES              _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA1_0_SATA_ADNVCD_SPD_NEGO_NO               _MK_ENUM_CONST(0x00000000)
#define SATA0_CYA1_0_BLK_NONPIO_IDP_SHIFT                   _MK_SHIFT_CONST(9)
#define SATA0_CYA1_0_BLK_NONPIO_IDP_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CYA1_0_BLK_NONPIO_IDP_SHIFT)
#define SATA0_CYA1_0_BLK_NONPIO_IDP_RANGE                  9:9
#define SATA0_CYA1_0_BLK_NONPIO_IDP_WOFFSET                0
#define SATA0_CYA1_0_BLK_NONPIO_IDP_DEFAULT                _MK_ENUM_CONST(0x00000001)
#define SATA0_CYA1_0_RSVD_30_10_SHIFT                       _MK_SHIFT_CONST(10)
#define SATA0_CYA1_0_RSVD_30_10_FIELD                      (_MK_SHIFT_CONST(0x1fffff) << SATA0_CYA1_0_RSVD_30_10_SHIFT)
#define SATA0_CYA1_0_RSVD_30_10_RANGE                      30:10
#define SATA0_CYA1_0_RSVD_30_10_WOFFSET                    0
#define SATA0_CYA1_0_RSVD_30_10_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_BKDOOR_CC_0                                  0x000004A4
#define SATA0_BKDOOR_CC_0_SECURE                           0
#define SATA0_BKDOOR_CC_0_WORD_COUNT                       1
#define SATA0_BKDOOR_CC_0_RESET_VAL                        0x0
#define SATA0_BKDOOR_CC_0_RESET_MASK                       0x0
#define SATA0_BKDOOR_CC_0_SW_DEFAULT_VAL                   0x0
#define SATA0_BKDOOR_CC_0_SW_DEFAULT_MASK                  0x0
#define SATA0_BKDOOR_CC_0_READ_MASK                        0xffffffff
#define SATA0_BKDOOR_CC_0_WRITE_MASK                       0xffffff00
#define SATA0_BKDOOR_CC_0_CLASS_CODE_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_BKDOOR_CC_0_CLASS_CODE_FIELD                 (_MK_SHIFT_CONST(0xffff) << SATA0_BKDOOR_CC_0_CLASS_CODE_SHIFT)
#define SATA0_BKDOOR_CC_0_CLASS_CODE_RANGE                 31:16
#define SATA0_BKDOOR_CC_0_CLASS_CODE_WOFFSET               0
#define SATA0_BKDOOR_CC_0_CLASS_CODE__NOPRDCHK             _MK_ENUM_CONST(0x00000001)
#define SATA0_BKDOOR_CC_0_CLASS_CODE_INIT                  _MK_ENUM_CONST(0x00000101)
#define SATA0_BKDOOR_CC_0_PROG_IF_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA0_BKDOOR_CC_0_PROG_IF_FIELD                    (_MK_SHIFT_CONST(0xff) << SATA0_BKDOOR_CC_0_PROG_IF_SHIFT)
#define SATA0_BKDOOR_CC_0_PROG_IF_RANGE                    15:8
#define SATA0_BKDOOR_CC_0_PROG_IF_WOFFSET                  0
#define SATA0_BKDOOR_CC_0_PROG_IF__NOPRDCHK                _MK_ENUM_CONST(0x00000001)
#define SATA0_BKDOOR_CC_0_PROG_IF_INIT                     _MK_ENUM_CONST(0x00000085)
#define SATA0_BKDOOR_CC_0_RSVD_0_SHIFT                      _MK_SHIFT_CONST(0)
#define SATA0_BKDOOR_CC_0_RSVD_0_FIELD                     (_MK_SHIFT_CONST(0xff) << SATA0_BKDOOR_CC_0_RSVD_0_SHIFT)
#define SATA0_BKDOOR_CC_0_RSVD_0_RANGE                     7:0
#define SATA0_BKDOOR_CC_0_RSVD_0_WOFFSET                   0
#define SATA0_BKDOOR_CC_0_RSVD_0_VAL                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTRL_1_0                                 0x000004A8
#define SATA0_CFG_CTRL_1_0_SECURE                          0
#define SATA0_CFG_CTRL_1_0_WORD_COUNT                      1
#define SATA0_CFG_CTRL_1_0_RESET_VAL                       0x0
#define SATA0_CFG_CTRL_1_0_RESET_MASK                      0x0
#define SATA0_CFG_CTRL_1_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_CTRL_1_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_CTRL_1_0_READ_MASK                       0x3
#define SATA0_CFG_CTRL_1_0_WRITE_MASK                      0x3
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_SHIFT)
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_RANGE     0:0
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_WOFFSET   0
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_NO        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTRL_1_0_48BIT_ADDRESS_DISABLE_YES       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTRL_1_0_SATA_CAP_SHIFT                   _MK_SHIFT_CONST(1)
#define SATA0_CFG_CTRL_1_0_SATA_CAP_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTRL_1_0_SATA_CAP_SHIFT)
#define SATA0_CFG_CTRL_1_0_SATA_CAP_RANGE                  1:1
#define SATA0_CFG_CTRL_1_0_SATA_CAP_WOFFSET                0
#define SATA0_CFG_CTRL_1_0_SATA_CAP_DISABLE                _MK_ENUM_CONST(0x0000001)
#define SATA0_CFG_CTRL_1_0_SATA_CAP_ENABLE                 _MK_ENUM_CONST(0x0000000)
#define SATA0_CFG_POWER_GATE_0                             0x000004AC
#define SATA0_CFG_POWER_GATE_0_SECURE                      0
#define SATA0_CFG_POWER_GATE_0_WORD_COUNT                  1
#define SATA0_CFG_POWER_GATE_0_RESET_VAL                   0x0
#define SATA0_CFG_POWER_GATE_0_RESET_MASK                  0x0
#define SATA0_CFG_POWER_GATE_0_SW_DEFAULT_VAL              0x0
#define SATA0_CFG_POWER_GATE_0_SW_DEFAULT_MASK             0x0
#define SATA0_CFG_POWER_GATE_0_READ_MASK                   0xffffffff
#define SATA0_CFG_POWER_GATE_0_WRITE_MASK                  0xac0003
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_SHIFT               _MK_SHIFT_CONST(0)
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_ENTER_PG_SHIFT)
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_RANGE              0:0
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_WOFFSET            0
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_YES                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_NO                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_ENTER_PG_SET                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_SHIFT      _MK_SHIFT_CONST(1)
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_SHIFT)
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_RANGE     1:1
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_WOFFSET   0
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_YES       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_NO        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_POWER_UNGATE_COMP_SET       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_SHIFT        _MK_SHIFT_CONST(2)
#define SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_FIELD       (_MK_SHIFT_CONST(0xffff) << SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_SHIFT)
#define SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_RANGE       17:2
#define SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_WOFFSET     0
#define SATA0_CFG_POWER_GATE_0_SM2SATA_PG_INFO_DEFAULT     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_SHIFT      _MK_SHIFT_CONST(18)
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_SHIFT)
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_RANGE     18:18
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_WOFFSET   0
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_YES       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_POWER_GATE_0_HW_WAKEUP_SUPPORT_NO        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_SHIFT        _MK_SHIFT_CONST(19)
#define SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_SHIFT)
#define SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_RANGE       19:19
#define SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_WOFFSET     0
#define SATA0_CFG_POWER_GATE_0_PADS_POWER_DOWN_INIT        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_SHIFT    _MK_SHIFT_CONST(20)
#define SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_FIELD   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_SHIFT)
#define SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_RANGE   20:20
#define SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_WOFFSET 0
#define SATA0_CFG_POWER_GATE_0_COUNT_FOR_PADS_DONE_INIT    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_SHIFT        _MK_SHIFT_CONST(21)
#define SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_SHIFT)
#define SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_RANGE       21:21
#define SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_WOFFSET     0
#define SATA0_CFG_POWER_GATE_0_STOP_INTERRUPTS_INIT        _MK_ENUM_CONST(0x000000000)
#define SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_SHIFT     _MK_SHIFT_CONST(22)
#define SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_SHIFT)
#define SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_RANGE    22:22
#define SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_WOFFSET  0
#define SATA0_CFG_POWER_GATE_0_PHY_NOT_IN_SLUMBER_INIT     _MK_ENUM_CONST(0x000000000)
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_SHIFT          _MK_SHIFT_CONST(23)
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_SHIFT)
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_RANGE         23:23
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_WOFFSET       0
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_DEFAULT       _MK_ENUM_CONST(0x000000000)
#define SATA0_CFG_POWER_GATE_0_SSTS_RESTORED_YES           _MK_ENUM_CONST(0x000000001)
#define SATA0_CFG_POWER_GATE_0_RSVD_SHIFT                   _MK_SHIFT_CONST(24)
#define SATA0_CFG_POWER_GATE_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0xff) << SATA0_CFG_POWER_GATE_0_RSVD_SHIFT)
#define SATA0_CFG_POWER_GATE_0_RSVD_RANGE                  31:24
#define SATA0_CFG_POWER_GATE_0_RSVD_WOFFSET                0
#define SATA0_CFG_POWER_GATE_0_RSVD_VAL                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_GLUE_0                               0x000004B0
#define SATA0_CFG_CTL_GLUE_0_SECURE                        0
#define SATA0_CFG_CTL_GLUE_0_WORD_COUNT                    1
#define SATA0_CFG_CTL_GLUE_0_RESET_VAL                     0x0
#define SATA0_CFG_CTL_GLUE_0_RESET_MASK                    0x0
#define SATA0_CFG_CTL_GLUE_0_SW_DEFAULT_VAL                0x0
#define SATA0_CFG_CTL_GLUE_0_SW_DEFAULT_MASK               0x0
#define SATA0_CFG_CTL_GLUE_0_READ_MASK                     0xffffffff
#define SATA0_CFG_CTL_GLUE_0_WRITE_MASK                    0x7
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_SHIFT)
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_RANGE          0:0
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_WOFFSET        0
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_YES            _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTL_GLUE_0_FIX_FPCI_WRDAT_NO             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_SHIFT     _MK_SHIFT_CONST(1)
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_SHIFT)
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_RANGE    1:1
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_WOFFSET  0
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_YES      _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTL_GLUE_0_USE_OVERRIDE_LOCKDET_NO       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_SHIFT  _MK_SHIFT_CONST(2)
#define SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_SHIFT)
#define SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_RANGE 2:2
#define SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_WOFFSET 0
#define SATA0_CFG_CTL_GLUE_0_OVERRIDE_LOCKDET_FOR_NVA_INIT _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_GLUE_0_RSVD_SHIFT                     _MK_SHIFT_CONST(3)
#define SATA0_CFG_CTL_GLUE_0_RSVD_FIELD                    (_MK_SHIFT_CONST(0x1fffffff) << SATA0_CFG_CTL_GLUE_0_RSVD_SHIFT)
#define SATA0_CFG_CTL_GLUE_0_RSVD_RANGE                    31:3
#define SATA0_CFG_CTL_GLUE_0_RSVD_WOFFSET                  0
#define SATA0_CFG_CTL_GLUE_0_RSVD_VAL                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_FA_0                                 0x000004BC
#define SATA0_CFG_CTL_FA_0_SECURE                          0
#define SATA0_CFG_CTL_FA_0_WORD_COUNT                      1
#define SATA0_CFG_CTL_FA_0_RESET_VAL                       0x0
#define SATA0_CFG_CTL_FA_0_RESET_MASK                      0x0
#define SATA0_CFG_CTL_FA_0_SW_DEFAULT_VAL                  0x0
#define SATA0_CFG_CTL_FA_0_SW_DEFAULT_MASK                 0x0
#define SATA0_CFG_CTL_FA_0_READ_MASK                       0xff
#define SATA0_CFG_CTL_FA_0_WRITE_MASK                      0xff
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_SHIFT         _MK_SHIFT_CONST(0)
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_SHIFT)
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_RANGE        0:0
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_WOFFSET      0
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_YES          _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ_NO           _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_FA_0_FPCI_CLK_IS_128MHZ__PROD_C_GEN3 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_FA_0_EAT_CLK_SHIFT                    _MK_SHIFT_CONST(1)
#define SATA0_CFG_CTL_FA_0_EAT_CLK_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_FA_0_EAT_CLK_SHIFT)
#define SATA0_CFG_CTL_FA_0_EAT_CLK_RANGE                   1:1
#define SATA0_CFG_CTL_FA_0_EAT_CLK_WOFFSET                 0
#define SATA0_CFG_CTL_FA_0_EAT_CLK_YES                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTL_FA_0_EAT_CLK_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_SHIFT              _MK_SHIFT_CONST(2)
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CFG_CTL_FA_0_USE_CFG_EATER_SHIFT)
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_RANGE             2:2
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_WOFFSET           0
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_CTL_FA_0_USE_CFG_EATER_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_CTL_FA_0_CFG_EATER_SHIFT                  _MK_SHIFT_CONST(3)
#define SATA0_CFG_CTL_FA_0_CFG_EATER_FIELD                 (_MK_SHIFT_CONST(0x1f) << SATA0_CFG_CTL_FA_0_CFG_EATER_SHIFT)
#define SATA0_CFG_CTL_FA_0_CFG_EATER_RANGE                 7:3
#define SATA0_CFG_CTL_FA_0_CFG_EATER_WOFFSET               0
#define SATA0_CFG_CTL_FA_0_CFG_EATER_DEFAULT               _MK_ENUM_CONST(0x00000010)
#define SATA0_PERF0_0                                      0x000004F0
#define SATA0_PERF0_0_SECURE                               0
#define SATA0_PERF0_0_WORD_COUNT                           1
#define SATA0_PERF0_0_RESET_VAL                            0x0
#define SATA0_PERF0_0_RESET_MASK                           0x0
#define SATA0_PERF0_0_SW_DEFAULT_VAL                       0x0
#define SATA0_PERF0_0_SW_DEFAULT_MASK                      0x0
#define SATA0_PERF0_0_READ_MASK                            0x16000f80
#define SATA0_PERF0_0_WRITE_MASK                           0x16000f80
#define SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_SHIFT               _MK_SHIFT_CONST(7)
#define SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_FIELD              (_MK_SHIFT_CONST(0x1f) << SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_SHIFT)
#define SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_RANGE              11:7
#define SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_WOFFSET            0
#define SATA0_PERF0_0_MIN_FPCI_CLK_FREQ_16                 _MK_ENUM_CONST(0x00000010)
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_SHIFT              _MK_SHIFT_CONST(25)
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_FIELD             (_MK_SHIFT_CONST(0x3) << SATA0_PERF0_0_SATA_PLL_POWERDOWN_SHIFT)
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_RANGE             26:25
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_WOFFSET           0
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_PERF0_0_SATA_PLL_POWERDOWN_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_PERF0_0_DONT_DELAY_ROK_SHIFT                  _MK_SHIFT_CONST(28)
#define SATA0_PERF0_0_DONT_DELAY_ROK_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_PERF0_0_DONT_DELAY_ROK_SHIFT)
#define SATA0_PERF0_0_DONT_DELAY_ROK_RANGE                 28:28
#define SATA0_PERF0_0_DONT_DELAY_ROK_WOFFSET               0
#define SATA0_PERF0_0_DONT_DELAY_ROK_FALSE                 _MK_ENUM_CONST(0x00000000)
#define SATA0_PERF0_0_DONT_DELAY_ROK_TRUE                  _MK_ENUM_CONST(0x00000001)
#define SATA0_PERF1_0                                      0x000004F4
#define SATA0_PERF1_0_SECURE                               0
#define SATA0_PERF1_0_WORD_COUNT                           1
#define SATA0_PERF1_0_RESET_VAL                            0x0
#define SATA0_PERF1_0_RESET_MASK                           0x0
#define SATA0_PERF1_0_SW_DEFAULT_VAL                       0x0
#define SATA0_PERF1_0_SW_DEFAULT_MASK                      0x0
#define SATA0_PERF1_0_READ_MASK                            0xff00ffff
#define SATA0_PERF1_0_WRITE_MASK                           0xff00ffff
#define SATA0_PERF1_0_HIGH_WATER_MARK_SHIFT                 _MK_SHIFT_CONST(0)
#define SATA0_PERF1_0_HIGH_WATER_MARK_FIELD                (_MK_SHIFT_CONST(0xff) << SATA0_PERF1_0_HIGH_WATER_MARK_SHIFT)
#define SATA0_PERF1_0_HIGH_WATER_MARK_RANGE                7:0
#define SATA0_PERF1_0_HIGH_WATER_MARK_WOFFSET              0
#define SATA0_PERF1_0_HIGH_WATER_MARK_INIT                 _MK_ENUM_CONST(0x0000006E)
#define SATA0_PERF1_0_HIGH_WATER_MARK_PIO_SHIFT             _MK_SHIFT_CONST(8)
#define SATA0_PERF1_0_HIGH_WATER_MARK_PIO_FIELD            (_MK_SHIFT_CONST(0xff) << SATA0_PERF1_0_HIGH_WATER_MARK_PIO_SHIFT)
#define SATA0_PERF1_0_HIGH_WATER_MARK_PIO_RANGE            15:8
#define SATA0_PERF1_0_HIGH_WATER_MARK_PIO_WOFFSET          0
#define SATA0_PERF1_0_HIGH_WATER_MARK_PIO_INIT             _MK_ENUM_CONST(0x0000005A)
#define SATA0_PERF1_0_MAX_WATER_MARK_SHIFT                  _MK_SHIFT_CONST(24)
#define SATA0_PERF1_0_MAX_WATER_MARK_FIELD                 (_MK_SHIFT_CONST(0xff) << SATA0_PERF1_0_MAX_WATER_MARK_SHIFT)
#define SATA0_PERF1_0_MAX_WATER_MARK_RANGE                 31:24
#define SATA0_PERF1_0_MAX_WATER_MARK_WOFFSET               0
#define SATA0_PERF1_0_MAX_WATER_MARK__NOPRDCHK             _MK_ENUM_CONST(0x00000001)
#define SATA0_PERF1_0_MAX_WATER_MARK_0                     _MK_ENUM_CONST(0x00000000)
#define SATA0_SPARE_0_0                                    0x00000520
#define SATA0_SPARE_0_0_SECURE                             0
#define SATA0_SPARE_0_0_WORD_COUNT                         1
#define SATA0_SPARE_0_0_RESET_VAL                          0x0
#define SATA0_SPARE_0_0_RESET_MASK                         0x0
#define SATA0_SPARE_0_0_SW_DEFAULT_VAL                     0x0
#define SATA0_SPARE_0_0_SW_DEFAULT_MASK                    0x0
#define SATA0_SPARE_0_0_READ_MASK                          0xffffffff
#define SATA0_SPARE_0_0_WRITE_MASK                         0xffffffff
#define SATA0_SPARE_0_0_RSVD_SHIFT                          _MK_SHIFT_CONST(0)
#define SATA0_SPARE_0_0_RSVD_FIELD                         (_MK_SHIFT_CONST(0xffffffff) << SATA0_SPARE_0_0_RSVD_SHIFT)
#define SATA0_SPARE_0_0_RSVD_RANGE                         31:0
#define SATA0_SPARE_0_0_RSVD_WOFFSET                       0
#define SATA0_SPARE_0_0_RSVD_DEFAULT                       _MK_ENUM_CONST(0x00000000)
#define SATA0_SPARE_1_0                                    0x00000524
#define SATA0_SPARE_1_0_SECURE                             0
#define SATA0_SPARE_1_0_WORD_COUNT                         1
#define SATA0_SPARE_1_0_RESET_VAL                          0x0
#define SATA0_SPARE_1_0_RESET_MASK                         0x0
#define SATA0_SPARE_1_0_SW_DEFAULT_VAL                     0x0
#define SATA0_SPARE_1_0_SW_DEFAULT_MASK                    0x0
#define SATA0_SPARE_1_0_READ_MASK                          0xffffffff
#define SATA0_SPARE_1_0_WRITE_MASK                         0xffffffff
#define SATA0_SPARE_1_0_RSVD_SHIFT                          _MK_SHIFT_CONST(0)
#define SATA0_SPARE_1_0_RSVD_FIELD                         (_MK_SHIFT_CONST(0xffffffff) << SATA0_SPARE_1_0_RSVD_SHIFT)
#define SATA0_SPARE_1_0_RSVD_RANGE                         31:0
#define SATA0_SPARE_1_0_RSVD_WOFFSET                       0
#define SATA0_SPARE_1_0_RSVD_DEFAULT                       _MK_ENUM_CONST(0x00000000)
#define SATA0_SPARE_2_0                                    0x00000528
#define SATA0_SPARE_2_0_SECURE                             0
#define SATA0_SPARE_2_0_WORD_COUNT                         1
#define SATA0_SPARE_2_0_RESET_VAL                          0x0
#define SATA0_SPARE_2_0_RESET_MASK                         0x0
#define SATA0_SPARE_2_0_SW_DEFAULT_VAL                     0x0
#define SATA0_SPARE_2_0_SW_DEFAULT_MASK                    0x0
#define SATA0_SPARE_2_0_READ_MASK                          0xffffffff
#define SATA0_SPARE_2_0_WRITE_MASK                         0xffffffff
#define SATA0_SPARE_2_0_RSVD_SHIFT                          _MK_SHIFT_CONST(7)
#define SATA0_SPARE_2_0_RSVD_FIELD                         (_MK_SHIFT_CONST(0x1ffffff) << SATA0_SPARE_2_0_RSVD_SHIFT)
#define SATA0_SPARE_2_0_RSVD_RANGE                         31:7
#define SATA0_SPARE_2_0_RSVD_WOFFSET                       0
#define SATA0_SPARE_2_0_RSVD_DEFAULT                       _MK_ENUM_CONST(0x01FFFFFF)
#define SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_SHIFT)
#define SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_RANGE     0:0
#define SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_WOFFSET   0
#define SATA0_SPARE_2_0_REM_TWO_ALIGNS_IN_BIST_L_DEFAULT   _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_SHIFT           _MK_SHIFT_CONST(1)
#define SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_SHIFT)
#define SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_RANGE          1:1
#define SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_WOFFSET        0
#define SATA0_SPARE_2_0_WAIT_DATA_DFIFO_POP_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_SHIFT           _MK_SHIFT_CONST(2)
#define SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_SHIFT)
#define SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_RANGE          2:2
#define SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_WOFFSET        0
#define SATA0_SPARE_2_0_FIS_PRO_WAIT_P_IDLE_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_SHIFT       _MK_SHIFT_CONST(3)
#define SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_SHIFT)
#define SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_RANGE      3:3
#define SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_WOFFSET    0
#define SATA0_SPARE_2_0_ERR_CLEANUP_WAIT_P_IDLE_DEFAULT    _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_SHIFT           _MK_SHIFT_CONST(4)
#define SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_FIELD          (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_SHIFT)
#define SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_RANGE          4:4
#define SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_WOFFSET        0
#define SATA0_SPARE_2_0_SET_PXCMD_FR_ON_FRE_DEFAULT        _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_LATCH_PXCMD_FRE_SHIFT               _MK_SHIFT_CONST(5)
#define SATA0_SPARE_2_0_LATCH_PXCMD_FRE_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_LATCH_PXCMD_FRE_SHIFT)
#define SATA0_SPARE_2_0_LATCH_PXCMD_FRE_RANGE              5:5
#define SATA0_SPARE_2_0_LATCH_PXCMD_FRE_WOFFSET            0
#define SATA0_SPARE_2_0_LATCH_PXCMD_FRE_DEFAULT            _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_SHIFT             _MK_SHIFT_CONST(6)
#define SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_SHIFT)
#define SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_RANGE            6:6
#define SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_WOFFSET          0
#define SATA0_SPARE_2_0_SPLIT_D2H_REG_FIS_DEFAULT          _MK_ENUM_CONST(0x00000001)
#define SATA0_SPARE_3_0                                    0x0000052C
#define SATA0_SPARE_3_0_SECURE                             0
#define SATA0_SPARE_3_0_WORD_COUNT                         1
#define SATA0_SPARE_3_0_RESET_VAL                          0x0
#define SATA0_SPARE_3_0_RESET_MASK                         0x0
#define SATA0_SPARE_3_0_SW_DEFAULT_VAL                     0x0
#define SATA0_SPARE_3_0_SW_DEFAULT_MASK                    0x0
#define SATA0_SPARE_3_0_READ_MASK                          0xffffffff
#define SATA0_SPARE_3_0_WRITE_MASK                         0xffffffff
#define SATA0_SPARE_3_0_RSVD_SHIFT                          _MK_SHIFT_CONST(0)
#define SATA0_SPARE_3_0_RSVD_FIELD                         (_MK_SHIFT_CONST(0xffffffff) << SATA0_SPARE_3_0_RSVD_SHIFT)
#define SATA0_SPARE_3_0_RSVD_RANGE                         31:0
#define SATA0_SPARE_3_0_RSVD_WOFFSET                       0
#define SATA0_SPARE_3_0_RSVD_DEFAULT                       _MK_ENUM_CONST(0xFFFFFFFF)
#define SATA0_CHXCFG1_0                                    0x00000530
#define SATA0_CHXCFG1_0_SECURE                             0
#define SATA0_CHXCFG1_0_WORD_COUNT                         1
#define SATA0_CHXCFG1_0_RESET_VAL                          0x0
#define SATA0_CHXCFG1_0_RESET_MASK                         0x0
#define SATA0_CHXCFG1_0_SW_DEFAULT_VAL                     0x0
#define SATA0_CHXCFG1_0_SW_DEFAULT_MASK                    0x0
#define SATA0_CHXCFG1_0_READ_MASK                          0xffffffff
#define SATA0_CHXCFG1_0_WRITE_MASK                         0xff03
#define SATA0_CHXCFG1_0_CHX_RESET_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_CHXCFG1_0_CHX_RESET_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG1_0_CHX_RESET_SHIFT)
#define SATA0_CHXCFG1_0_CHX_RESET_RANGE                    0:0
#define SATA0_CHXCFG1_0_CHX_RESET_WOFFSET                  0
#define SATA0_CHXCFG1_0_CHX_RESET_INACTIVE                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_CHX_RESET_ACTIVE                   _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG1_0_CHX_RESET_DEFAULT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_SHIFT            _MK_SHIFT_CONST(1)
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_SHIFT)
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_RANGE           1:1
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_WOFFSET         0
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_INACTIVE        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_ACTIVE          _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG1_0_CHX_NEAR_LOOP_BACK_DEFAULT         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_RSVD_0_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA0_CHXCFG1_0_RSVD_0_FIELD                       (_MK_SHIFT_CONST(0x3f) << SATA0_CHXCFG1_0_RSVD_0_SHIFT)
#define SATA0_CHXCFG1_0_RSVD_0_RANGE                       7:2
#define SATA0_CHXCFG1_0_RSVD_0_WOFFSET                     0
#define SATA0_CHXCFG1_0_RSVD_0_VAL                         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_SHIFT                _MK_SHIFT_CONST(8)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_SHIFT)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_RANGE               11:8
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_WOFFSET             0
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_INIT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_VAL_0               _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_VAL_1               _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_VAL_2               _MK_ENUM_CONST(0x00000002)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_VAL_3               _MK_ENUM_CONST(0x00000003)
#define SATA0_CHXCFG1_0_PHY_CHX_TX_CYA_VAL_F               _MK_ENUM_CONST(0x0000000F)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_SHIFT                _MK_SHIFT_CONST(12)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_SHIFT)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_RANGE               15:12
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_WOFFSET             0
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_INIT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_VAL_0               _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_VAL_1               _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_VAL_2               _MK_ENUM_CONST(0x00000002)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_VAL_3               _MK_ENUM_CONST(0x00000003)
#define SATA0_CHXCFG1_0_PHY_CHX_RX_CYA_VAL_F               _MK_ENUM_CONST(0x0000000F)
#define SATA0_CHXCFG1_0_RSVD_1_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA0_CHXCFG1_0_RSVD_1_FIELD                       (_MK_SHIFT_CONST(0xffff) << SATA0_CHXCFG1_0_RSVD_1_SHIFT)
#define SATA0_CHXCFG1_0_RSVD_1_RANGE                       31:16
#define SATA0_CHXCFG1_0_RSVD_1_WOFFSET                     0
#define SATA0_CHXCFG1_0_RSVD_1_VAL                         _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_CTRL_0                                   0x00000534
#define SATA0_PHY_CTRL_0_SECURE                            0
#define SATA0_PHY_CTRL_0_WORD_COUNT                        1
#define SATA0_PHY_CTRL_0_RESET_VAL                         0x0
#define SATA0_PHY_CTRL_0_RESET_MASK                        0x0
#define SATA0_PHY_CTRL_0_SW_DEFAULT_VAL                    0x0
#define SATA0_PHY_CTRL_0_SW_DEFAULT_MASK                   0x0
#define SATA0_PHY_CTRL_0_READ_MASK                         0xffffffff
#define SATA0_PHY_CTRL_0_WRITE_MASK                        0x19
#define SATA0_PHY_CTRL_0_RSVD_1_SHIFT                       _MK_SHIFT_CONST(5)
#define SATA0_PHY_CTRL_0_RSVD_1_FIELD                      (_MK_SHIFT_CONST(0x7ffffff) << SATA0_PHY_CTRL_0_RSVD_1_SHIFT)
#define SATA0_PHY_CTRL_0_RSVD_1_RANGE                      31:5
#define SATA0_PHY_CTRL_0_RSVD_1_WOFFSET                    0
#define SATA0_PHY_CTRL_0_RSVD_1_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_SHIFT                    _MK_SHIFT_CONST(3)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_FIELD                   (_MK_SHIFT_CONST(0x3) << SATA0_PHY_CTRL_0_PLL_SLEEP_SHIFT)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_RANGE                   4:3
#define SATA0_PHY_CTRL_0_PLL_SLEEP_WOFFSET                 0
#define SATA0_PHY_CTRL_0_PLL_SLEEP_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_ACTIVE                  _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_3G_DISABLED             _MK_ENUM_CONST(0x00000001)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_ALL_CLKS_DISABLED       _MK_ENUM_CONST(0x00000002)
#define SATA0_PHY_CTRL_0_PLL_SLEEP_PLL_DISABLED            _MK_ENUM_CONST(0x00000003)
#define SATA0_PHY_CTRL_0_RSVD_0_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA0_PHY_CTRL_0_RSVD_0_FIELD                      (_MK_SHIFT_CONST(0x3) << SATA0_PHY_CTRL_0_RSVD_0_SHIFT)
#define SATA0_PHY_CTRL_0_RSVD_0_RANGE                      2:1
#define SATA0_PHY_CTRL_0_RSVD_0_WOFFSET                    0
#define SATA0_PHY_CTRL_0_RSVD_0_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_SHIFT            _MK_SHIFT_CONST(0)
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_SHIFT)
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_RANGE           0:0
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_WOFFSET         0
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_ENABLE          _MK_ENUM_CONST(0x00000001)
#define SATA0_PHY_CTRL_0_SLUMBER_DURING_D3_DISABLE         _MK_ENUM_CONST(0x00000000)
#define SATA0_LDT_0                                        0x0000053C
#define SATA0_LDT_0_SECURE                                 0
#define SATA0_LDT_0_WORD_COUNT                             1
#define SATA0_LDT_0_RESET_VAL                              0x0
#define SATA0_LDT_0_RESET_MASK                             0x0
#define SATA0_LDT_0_SW_DEFAULT_VAL                         0x0
#define SATA0_LDT_0_SW_DEFAULT_MASK                        0x0
#define SATA0_LDT_0_READ_MASK                              0x1f1f
#define SATA0_LDT_0_WRITE_MASK                             0x1f00
#define SATA0_LDT_0_ISO_UNIT_ID_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_LDT_0_ISO_UNIT_ID_FIELD                      (_MK_SHIFT_CONST(0x1f) << SATA0_LDT_0_ISO_UNIT_ID_SHIFT)
#define SATA0_LDT_0_ISO_UNIT_ID_RANGE                      4:0
#define SATA0_LDT_0_ISO_UNIT_ID_WOFFSET                    0
#define SATA0_LDT_0_ISO_UNIT_ID_0                          _MK_ENUM_CONST(0x00000000)
#define SATA0_LDT_0_ISO_UNIT_ID_1                          _MK_ENUM_CONST(0x00000001)
#define SATA0_LDT_0_ISO_UNIT_ID_2                          _MK_ENUM_CONST(0x00000002)
#define SATA0_LDT_0_ISO_UNIT_ID_31                         _MK_ENUM_CONST(0x0000001F)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_FIELD                  (_MK_SHIFT_CONST(0x1f) << SATA0_LDT_0_NON_ISO_UNIT_ID_SHIFT)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_RANGE                  12:8
#define SATA0_LDT_0_NON_ISO_UNIT_ID_WOFFSET                0
#define SATA0_LDT_0_NON_ISO_UNIT_ID_0                      _MK_ENUM_CONST(0x00000000)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_9                      _MK_ENUM_CONST(0x00000009)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_1                      _MK_ENUM_CONST(0x00000001)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_2                      _MK_ENUM_CONST(0x00000002)
#define SATA0_LDT_0_NON_ISO_UNIT_ID_31                     _MK_ENUM_CONST(0x0000001F)
#define SATA0_CTRL_0                                       0x00000540
#define SATA0_CTRL_0_SECURE                                0
#define SATA0_CTRL_0_WORD_COUNT                            1
#define SATA0_CTRL_0_RESET_VAL                             0x0
#define SATA0_CTRL_0_RESET_MASK                            0x0
#define SATA0_CTRL_0_SW_DEFAULT_VAL                        0x0
#define SATA0_CTRL_0_SW_DEFAULT_MASK                       0x0
#define SATA0_CTRL_0_READ_MASK                             0x6f30000f
#define SATA0_CTRL_0_WRITE_MASK                            0x6f30000f
#define SATA0_CTRL_0_SEC_CHANNEL_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA0_CTRL_0_SEC_CHANNEL_EN_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_SEC_CHANNEL_EN_SHIFT)
#define SATA0_CTRL_0_SEC_CHANNEL_EN_RANGE                  0:0
#define SATA0_CTRL_0_SEC_CHANNEL_EN_WOFFSET                0
#define SATA0_CTRL_0_SEC_CHANNEL_EN_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_SEC_CHANNEL_EN_YES                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_PRI_CHANNEL_EN_SHIFT                   _MK_SHIFT_CONST(1)
#define SATA0_CTRL_0_PRI_CHANNEL_EN_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_PRI_CHANNEL_EN_SHIFT)
#define SATA0_CTRL_0_PRI_CHANNEL_EN_RANGE                  1:1
#define SATA0_CTRL_0_PRI_CHANNEL_EN_WOFFSET                0
#define SATA0_CTRL_0_PRI_CHANNEL_EN_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_PRI_CHANNEL_EN_YES                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_ADMA_SPACE_EN_SHIFT                    _MK_SHIFT_CONST(2)
#define SATA0_CTRL_0_ADMA_SPACE_EN_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_ADMA_SPACE_EN_SHIFT)
#define SATA0_CTRL_0_ADMA_SPACE_EN_RANGE                   2:2
#define SATA0_CTRL_0_ADMA_SPACE_EN_WOFFSET                 0
#define SATA0_CTRL_0_ADMA_SPACE_EN_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_ADMA_SPACE_EN_YES                     _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_SHIFT             _MK_SHIFT_CONST(3)
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_INTF_ERR_HANDLING_EN_SHIFT)
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_RANGE            3:3
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_WOFFSET          0
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_YES              _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_INTF_ERR_HANDLING_EN_NO               _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_CH3_EN_SHIFT                           _MK_SHIFT_CONST(20)
#define SATA0_CTRL_0_CH3_EN_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_CH3_EN_SHIFT)
#define SATA0_CTRL_0_CH3_EN_RANGE                          20:20
#define SATA0_CTRL_0_CH3_EN_WOFFSET                        0
#define SATA0_CTRL_0_CH3_EN_YES                            _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_CH3_EN_NO                             _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_CH4_EN_SHIFT                           _MK_SHIFT_CONST(21)
#define SATA0_CTRL_0_CH4_EN_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_CH4_EN_SHIFT)
#define SATA0_CTRL_0_CH4_EN_RANGE                          21:21
#define SATA0_CTRL_0_CH4_EN_WOFFSET                        0
#define SATA0_CTRL_0_CH4_EN_YES                            _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_CH4_EN_NO                             _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_SHIFT             _MK_SHIFT_CONST(24)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_SHIFT)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_RANGE            24:24
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_WOFFSET          0
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_YES              _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_EN_NO               _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_SHIFT             _MK_SHIFT_CONST(25)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_SHIFT)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_RANGE            25:25
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_WOFFSET          0
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_YES              _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_EN_NO               _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_SHIFT                _MK_SHIFT_CONST(26)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_PW_CMD_ERROR_INTR_SHIFT)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_RANGE               26:26
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_WOFFSET             0
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_PW_CMD_ERROR_INTR_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_SHIFT                _MK_SHIFT_CONST(27)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_NP_RSP_ERROR_INTR_SHIFT)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_RANGE               27:27
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_WOFFSET             0
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_NP_RSP_ERROR_INTR_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_SHIFT              _MK_SHIFT_CONST(29)
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_SHIFT)
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_RANGE             29:29
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_WOFFSET           0
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_ENABLE_CH1_CH3_INTR_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_SHIFT              _MK_SHIFT_CONST(30)
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_SHIFT)
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_RANGE             30:30
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_WOFFSET           0
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CTRL_0_ENABLE_CH2_CH4_INTR_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0                                   0x0000054C
#define SATA0_CFG_SATA_0_SECURE                            0
#define SATA0_CFG_SATA_0_WORD_COUNT                        1
#define SATA0_CFG_SATA_0_RESET_VAL                         0x0
#define SATA0_CFG_SATA_0_RESET_MASK                        0x0
#define SATA0_CFG_SATA_0_SW_DEFAULT_VAL                    0x0
#define SATA0_CFG_SATA_0_SW_DEFAULT_MASK                   0x0
#define SATA0_CFG_SATA_0_READ_MASK                         0xffffffff
#define SATA0_CFG_SATA_0_WRITE_MASK                        0x19ffc
#define SATA0_CFG_SATA_0_RSVD_1_SHIFT                       _MK_SHIFT_CONST(17)
#define SATA0_CFG_SATA_0_RSVD_1_FIELD                      (_MK_SHIFT_CONST(0x7fff) << SATA0_CFG_SATA_0_RSVD_1_SHIFT)
#define SATA0_CFG_SATA_0_RSVD_1_RANGE                      31:17
#define SATA0_CFG_SATA_0_RSVD_1_WOFFSET                    0
#define SATA0_CFG_SATA_0_RSVD_1_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_FORCE_NATIVE_SHIFT                 _MK_SHIFT_CONST(16)
#define SATA0_CFG_SATA_0_FORCE_NATIVE_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_FORCE_NATIVE_SHIFT)
#define SATA0_CFG_SATA_0_FORCE_NATIVE_RANGE                16:16
#define SATA0_CFG_SATA_0_FORCE_NATIVE_WOFFSET              0
#define SATA0_CFG_SATA_0_FORCE_NATIVE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_FORCE_NATIVE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_SHIFT          _MK_SHIFT_CONST(15)
#define SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_SHIFT)
#define SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_RANGE         15:15
#define SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_WOFFSET       0
#define SATA0_CFG_SATA_0_CTRL_ALT_UID_SCHEME_INIT          _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_SHIFT       _MK_SHIFT_CONST(14)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_SHIFT)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_RANGE      14:14
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_WOFFSET    0
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_YES        _MK_ENUM_CONST(0x1)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN3_CAPABLE_NO         _MK_ENUM_CONST(0x0)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_SHIFT       _MK_SHIFT_CONST(13)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_SHIFT)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_RANGE      13:13
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_WOFFSET    0
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_YES        _MK_ENUM_CONST(0x1)
#define SATA0_CFG_SATA_0_CTRL_SATA_GEN2_CAPABLE_NO         _MK_ENUM_CONST(0x0)
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_SHIFT          _MK_SHIFT_CONST(12)
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_SHIFT)
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_RANGE         12:12
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_WOFFSET       0
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_YES           _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_BACKDOOR_PROG_IF_EN_NO            _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_SHIFT          _MK_SHIFT_CONST(7)
#define SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_FIELD         (_MK_SHIFT_CONST(0x1f) << SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_SHIFT)
#define SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_RANGE         11:7
#define SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_WOFFSET       0
#define SATA0_CFG_SATA_0_PORT2UNITID_MAPPING_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_SHIFT              _MK_SHIFT_CONST(6)
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_MSI_CAP_DISABLE_SHIFT)
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_RANGE             6:6
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_WOFFSET           0
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_MSI_CAP_DISABLE_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_SHIFT             _MK_SHIFT_CONST(5)
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_SHIFT)
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_RANGE            5:5
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_WOFFSET          0
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_NO               _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_MSIX_CAP_DISABLE_YES              _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_USE_40B_ADDR_SHIFT                 _MK_SHIFT_CONST(4)
#define SATA0_CFG_SATA_0_USE_40B_ADDR_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_USE_40B_ADDR_SHIFT)
#define SATA0_CFG_SATA_0_USE_40B_ADDR_RANGE                4:4
#define SATA0_CFG_SATA_0_USE_40B_ADDR_WOFFSET              0
#define SATA0_CFG_SATA_0_USE_40B_ADDR_NO                   _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_USE_40B_ADDR_YES                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_ERROR_HANDLING_SHIFT               _MK_SHIFT_CONST(3)
#define SATA0_CFG_SATA_0_ERROR_HANDLING_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_ERROR_HANDLING_SHIFT)
#define SATA0_CFG_SATA_0_ERROR_HANDLING_RANGE              3:3
#define SATA0_CFG_SATA_0_ERROR_HANDLING_WOFFSET            0
#define SATA0_CFG_SATA_0_ERROR_HANDLING_NO                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_ERROR_HANDLING_YES                _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_SHIFT          _MK_SHIFT_CONST(2)
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_SHIFT)
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_RANGE         2:2
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_WOFFSET       0
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_OEM           _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_CTRL_RAID_MODE_CTRL_CHANNEL       _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_SHIFT         _MK_SHIFT_CONST(1)
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_SHIFT)
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_RANGE        1:1
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_WOFFSET      0
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_BASIC        _MK_ENUM_CONST(0x00000001)
#define SATA0_CFG_SATA_0_CTRL_STORAGE_FEATURE_ADVANCED     _MK_ENUM_CONST(0x00000000)
#define SATA0_CFG_SATA_0_RSVD_0_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_CFG_SATA_0_RSVD_0_FIELD                      (_MK_SHIFT_CONST(0x1) << SATA0_CFG_SATA_0_RSVD_0_SHIFT)
#define SATA0_CFG_SATA_0_RSVD_0_RANGE                      0:0
#define SATA0_CFG_SATA_0_RSVD_0_WOFFSET                    0
#define SATA0_CFG_SATA_0_RSVD_0_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG0_0                                       0x00000550
#define SATA0_DBG0_0_SECURE                                0
#define SATA0_DBG0_0_WORD_COUNT                            1
#define SATA0_DBG0_0_RESET_VAL                             0x0
#define SATA0_DBG0_0_RESET_MASK                            0x0
#define SATA0_DBG0_0_SW_DEFAULT_VAL                        0x0
#define SATA0_DBG0_0_SW_DEFAULT_MASK                       0x0
#define SATA0_DBG0_0_READ_MASK                             0xfff
#define SATA0_DBG0_0_WRITE_MASK                            0xfff
#define SATA0_DBG0_0_CFG_OOB_SM_DEBUG_SHIFT                 _MK_SHIFT_CONST(0)
#define SATA0_DBG0_0_CFG_OOB_SM_DEBUG_FIELD                (_MK_SHIFT_CONST(0xf) << SATA0_DBG0_0_CFG_OOB_SM_DEBUG_SHIFT)
#define SATA0_DBG0_0_CFG_OOB_SM_DEBUG_RANGE                3:0
#define SATA0_DBG0_0_CFG_OOB_SM_DEBUG_WOFFSET              0
#define SATA0_DBG0_0_CFG_OOB_SM_DEBUG_INIT                 _MK_ENUM_CONST(0x00000003)
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG_SHIFT                _MK_SHIFT_CONST(4)
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_DBG0_0_CFG_LINK_SM_DEBUG_SHIFT)
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG_RANGE               7:4
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG_WOFFSET             0
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG__WRNPRDCHK          _MK_ENUM_CONST(0x00000001)
#define SATA0_DBG0_0_CFG_LINK_SM_DEBUG_INIT                _MK_ENUM_CONST(0x00000006)
#define SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_SHIFT             _MK_SHIFT_CONST(8)
#define SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_FIELD            (_MK_SHIFT_CONST(0xf) << SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_SHIFT)
#define SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_RANGE            11:8
#define SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_WOFFSET          0
#define SATA0_DBG0_0_CFG_TRNSPRT_SM_DEBUG_INIT             _MK_ENUM_CONST(0x00000001)
#define SATA0_LOWPOWER_COUNT_0                             0x00000554
#define SATA0_LOWPOWER_COUNT_0_SECURE                      0
#define SATA0_LOWPOWER_COUNT_0_WORD_COUNT                  1
#define SATA0_LOWPOWER_COUNT_0_RESET_VAL                   0x0
#define SATA0_LOWPOWER_COUNT_0_RESET_MASK                  0x0
#define SATA0_LOWPOWER_COUNT_0_SW_DEFAULT_VAL              0x0
#define SATA0_LOWPOWER_COUNT_0_SW_DEFAULT_MASK             0x0
#define SATA0_LOWPOWER_COUNT_0_READ_MASK                   0xffffffff
#define SATA0_LOWPOWER_COUNT_0_WRITE_MASK                  0xff
#define SATA0_LOWPOWER_COUNT_0_PARTIAL_SHIFT                _MK_SHIFT_CONST(0)
#define SATA0_LOWPOWER_COUNT_0_PARTIAL_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_LOWPOWER_COUNT_0_PARTIAL_SHIFT)
#define SATA0_LOWPOWER_COUNT_0_PARTIAL_RANGE               3:0
#define SATA0_LOWPOWER_COUNT_0_PARTIAL_WOFFSET             0
#define SATA0_LOWPOWER_COUNT_0_PARTIAL_INIT                _MK_ENUM_CONST(0x00000004)
#define SATA0_LOWPOWER_COUNT_0_SLUMBER_SHIFT                _MK_SHIFT_CONST(4)
#define SATA0_LOWPOWER_COUNT_0_SLUMBER_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_LOWPOWER_COUNT_0_SLUMBER_SHIFT)
#define SATA0_LOWPOWER_COUNT_0_SLUMBER_RANGE               7:4
#define SATA0_LOWPOWER_COUNT_0_SLUMBER_WOFFSET             0
#define SATA0_LOWPOWER_COUNT_0_SLUMBER_INIT                _MK_ENUM_CONST(0x00000004)
#define SATA0_LOWPOWER_COUNT_0_RSVD_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA0_LOWPOWER_COUNT_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0xffffff) << SATA0_LOWPOWER_COUNT_0_RSVD_SHIFT)
#define SATA0_LOWPOWER_COUNT_0_RSVD_RANGE                  31:8
#define SATA0_LOWPOWER_COUNT_0_RSVD_WOFFSET                0
#define SATA0_LOWPOWER_COUNT_0_RSVD_31_8                   _MK_ENUM_CONST(0x00000000)
#define SATA0_AO_SPARE_0_0                                 0x00000580
#define SATA0_AO_SPARE_0_0_SECURE                          0
#define SATA0_AO_SPARE_0_0_WORD_COUNT                      1
#define SATA0_AO_SPARE_0_0_RESET_VAL                       0x0
#define SATA0_AO_SPARE_0_0_RESET_MASK                      0x0
#define SATA0_AO_SPARE_0_0_SW_DEFAULT_VAL                  0x0
#define SATA0_AO_SPARE_0_0_SW_DEFAULT_MASK                 0x0
#define SATA0_AO_SPARE_0_0_READ_MASK                       0xffffffff
#define SATA0_AO_SPARE_0_0_WRITE_MASK                      0xffffffff
#define SATA0_AO_SPARE_0_0_RSVD_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_AO_SPARE_0_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_AO_SPARE_0_0_RSVD_SHIFT)
#define SATA0_AO_SPARE_0_0_RSVD_RANGE                      31:0
#define SATA0_AO_SPARE_0_0_RSVD_WOFFSET                    0
#define SATA0_AO_SPARE_0_0_RSVD_DEFAULT                    _MK_ENUM_CONST(0xF0F0F0F0)
#define SATA0_AO_SPARE_1_0                                 0x00000584
#define SATA0_AO_SPARE_1_0_SECURE                          0
#define SATA0_AO_SPARE_1_0_WORD_COUNT                      1
#define SATA0_AO_SPARE_1_0_RESET_VAL                       0x0
#define SATA0_AO_SPARE_1_0_RESET_MASK                      0x0
#define SATA0_AO_SPARE_1_0_SW_DEFAULT_VAL                  0x0
#define SATA0_AO_SPARE_1_0_SW_DEFAULT_MASK                 0x0
#define SATA0_AO_SPARE_1_0_READ_MASK                       0xffffffff
#define SATA0_AO_SPARE_1_0_WRITE_MASK                      0xffffffff
#define SATA0_AO_SPARE_1_0_RSVD_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA0_AO_SPARE_1_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << SATA0_AO_SPARE_1_0_RSVD_SHIFT)
#define SATA0_AO_SPARE_1_0_RSVD_RANGE                      31:0
#define SATA0_AO_SPARE_1_0_RSVD_WOFFSET                    0
#define SATA0_AO_SPARE_1_0_RSVD_DEFAULT                    _MK_ENUM_CONST(0xF0F0F0F0)
#define SATA0_INDEX_0                                      0x00000680
#define SATA0_INDEX_0_SECURE                               0
#define SATA0_INDEX_0_WORD_COUNT                           1
#define SATA0_INDEX_0_RESET_VAL                            0x0
#define SATA0_INDEX_0_RESET_MASK                           0x0
#define SATA0_INDEX_0_SW_DEFAULT_VAL                       0x0
#define SATA0_INDEX_0_SW_DEFAULT_MASK                      0x0
#define SATA0_INDEX_0_READ_MASK                            0xffffffff
#define SATA0_INDEX_0_WRITE_MASK                           0xffffffff
#define SATA0_INDEX_0_CH1_SHIFT                             _MK_SHIFT_CONST(0)
#define SATA0_INDEX_0_CH1_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH1_SHIFT)
#define SATA0_INDEX_0_CH1_RANGE                            0:0
#define SATA0_INDEX_0_CH1_WOFFSET                          0
#define SATA0_INDEX_0_CH1__NOPRDCHK                        _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH1_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH1_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH2_SHIFT                             _MK_SHIFT_CONST(1)
#define SATA0_INDEX_0_CH2_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH2_SHIFT)
#define SATA0_INDEX_0_CH2_RANGE                            1:1
#define SATA0_INDEX_0_CH2_WOFFSET                          0
#define SATA0_INDEX_0_CH2__NOPRDCHK                        _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH2_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH2_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH3_SHIFT                             _MK_SHIFT_CONST(2)
#define SATA0_INDEX_0_CH3_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH3_SHIFT)
#define SATA0_INDEX_0_CH3_RANGE                            2:2
#define SATA0_INDEX_0_CH3_WOFFSET                          0
#define SATA0_INDEX_0_CH3__NOPRDCHK                        _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH3_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH3_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH4_SHIFT                             _MK_SHIFT_CONST(3)
#define SATA0_INDEX_0_CH4_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH4_SHIFT)
#define SATA0_INDEX_0_CH4_RANGE                            3:3
#define SATA0_INDEX_0_CH4_WOFFSET                          0
#define SATA0_INDEX_0_CH4__NOPRDCHK                        _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH4_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH4_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH5_SHIFT                             _MK_SHIFT_CONST(4)
#define SATA0_INDEX_0_CH5_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH5_SHIFT)
#define SATA0_INDEX_0_CH5_RANGE                            4:4
#define SATA0_INDEX_0_CH5_WOFFSET                          0
#define SATA0_INDEX_0_CH5_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH5_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH6_SHIFT                             _MK_SHIFT_CONST(5)
#define SATA0_INDEX_0_CH6_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH6_SHIFT)
#define SATA0_INDEX_0_CH6_RANGE                            5:5
#define SATA0_INDEX_0_CH6_WOFFSET                          0
#define SATA0_INDEX_0_CH6_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH6_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH7_SHIFT                             _MK_SHIFT_CONST(6)
#define SATA0_INDEX_0_CH7_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH7_SHIFT)
#define SATA0_INDEX_0_CH7_RANGE                            6:6
#define SATA0_INDEX_0_CH7_WOFFSET                          0
#define SATA0_INDEX_0_CH7_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH7_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_CH8_SHIFT                             _MK_SHIFT_CONST(7)
#define SATA0_INDEX_0_CH8_FIELD                            (_MK_SHIFT_CONST(0x1) << SATA0_INDEX_0_CH8_SHIFT)
#define SATA0_INDEX_0_CH8_RANGE                            7:7
#define SATA0_INDEX_0_CH8_WOFFSET                          0
#define SATA0_INDEX_0_CH8_UNSELECTED                       _MK_ENUM_CONST(0x00000000)
#define SATA0_INDEX_0_CH8_SELECTED                         _MK_ENUM_CONST(0x00000001)
#define SATA0_INDEX_0_RESERVED_SHIFT                        _MK_SHIFT_CONST(8)
#define SATA0_INDEX_0_RESERVED_FIELD                       (_MK_SHIFT_CONST(0xffffff) << SATA0_INDEX_0_RESERVED_SHIFT)
#define SATA0_INDEX_0_RESERVED_RANGE                       31:8
#define SATA0_INDEX_0_RESERVED_WOFFSET                     0
#define SATA0_INDEX_0_RESERVED_0                           _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_MISC_0                                   0x00000684
#define SATA0_CHX_MISC_0_SECURE                            0
#define SATA0_CHX_MISC_0_WORD_COUNT                        1
#define SATA0_CHX_MISC_0_RESET_VAL                         0x0
#define SATA0_CHX_MISC_0_RESET_MASK                        0x0
#define SATA0_CHX_MISC_0_SW_DEFAULT_VAL                    0x0
#define SATA0_CHX_MISC_0_SW_DEFAULT_MASK                   0x0
#define SATA0_CHX_MISC_0_READ_MASK                         0x1
#define SATA0_CHX_MISC_0_WRITE_MASK                        0x1
#define SATA0_CHX_MISC_0_LED_DISABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA0_CHX_MISC_0_LED_DISABLE_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_CHX_MISC_0_LED_DISABLE_SHIFT)
#define SATA0_CHX_MISC_0_LED_DISABLE_RANGE                 0:0
#define SATA0_CHX_MISC_0_LED_DISABLE_WOFFSET               0
#define SATA0_CHX_MISC_0_LED_DISABLE_DEFAULT               _MK_ENUM_CONST(0x0000000)
#define SATA0_CHX_PHY_CTRL1_GEN1_0                         0x00000690
#define SATA0_CHX_PHY_CTRL1_GEN1_0_SECURE                  0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_WORD_COUNT              1
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RESET_VAL               0x0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RESET_MASK              0x0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_SW_DEFAULT_VAL          0x0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_SW_DEFAULT_MASK         0x0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_READ_MASK               0xffffffff
#define SATA0_CHX_PHY_CTRL1_GEN1_0_WRITE_MASK              0xfffffff
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_FIELD            (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_RANGE            7:0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_WOFFSET          0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP__WRNPRDCHK       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_DEFAULT          _MK_ENUM_CONST(0x0000000C)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_DEFAULT2         _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_DEFAULT3         _MK_ENUM_CONST(0x00000010)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_DEFAULT4         _MK_ENUM_CONST(0x00000014)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_AMP_ESATA            _MK_ENUM_CONST(0x00000014)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_SHIFT            _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_FIELD           (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_RANGE           15:8
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_WOFFSET         0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK__WRNPRDCHK      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_DEFAULT         _MK_ENUM_CONST(0x00000004)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_DEFAULT2        _MK_ENUM_CONST(0x00000004)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_DEFAULT3        _MK_ENUM_CONST(0x00000007)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_DEFAULT4        _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_ESATA           _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_SHIFT           _MK_SHIFT_CONST(16)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_FIELD          (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_RANGE          19:16
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_WOFFSET        0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_CMADJ_DEFAULT        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_SHIFT        _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_FIELD       (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_RANGE       23:20
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_WOFFSET     0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_TX_PEAK_PRE_DEFAULT     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_FIELD             (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_RANGE             27:24
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_WOFFSET           0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RX_EQ_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_SHIFT               _MK_SHIFT_CONST(28)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_RANGE              31:28
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_WOFFSET            0
#define SATA0_CHX_PHY_CTRL1_GEN1_0_RSVD_VAL                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN2_0                         0x00000694
#define SATA0_CHX_PHY_CTRL1_GEN2_0_SECURE                  0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_WORD_COUNT              1
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RESET_VAL               0x0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RESET_MASK              0x0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_SW_DEFAULT_VAL          0x0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_SW_DEFAULT_MASK         0x0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_READ_MASK               0xffffffff
#define SATA0_CHX_PHY_CTRL1_GEN2_0_WRITE_MASK              0xfffffff
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_FIELD            (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_RANGE            7:0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_WOFFSET          0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP__WRNPRDCHK       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_DEFAULT          _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_DEFAULT2         _MK_ENUM_CONST(0x00000014)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_DEFAULT3         _MK_ENUM_CONST(0x00000014)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_DEFAULT4         _MK_ENUM_CONST(0x0000001A)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_AMP_ESATA            _MK_ENUM_CONST(0x0000001A)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_SHIFT           _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_FIELD          (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_RANGE          11:8
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_WOFFSET        0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_CMADJ_DEFAULT        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_SHIFT            _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_FIELD           (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_RANGE           19:12
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_WOFFSET         0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK__WRNPRDCHK      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_DEFAULT         _MK_ENUM_CONST(0x0000000A)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_DEFAULT2        _MK_ENUM_CONST(0x0000000A)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_DEFAULT3        _MK_ENUM_CONST(0x0000000A)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_DEFAULT4        _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_ESATA           _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_SHIFT        _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_FIELD       (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_RANGE       23:20
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_WOFFSET     0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_TX_PEAK_PRE_DEFAULT     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_FIELD             (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_RANGE             27:24
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_WOFFSET           0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RX_EQ_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_SHIFT               _MK_SHIFT_CONST(28)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_RANGE              31:28
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_WOFFSET            0
#define SATA0_CHX_PHY_CTRL1_GEN2_0_RSVD_VAL                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN3_0                         0x00000698
#define SATA0_CHX_PHY_CTRL1_GEN3_0_SECURE                  0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_WORD_COUNT              1
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RESET_VAL               0x0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RESET_MASK              0x0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_SW_DEFAULT_VAL          0x0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_SW_DEFAULT_MASK         0x0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_READ_MASK               0xffffffff
#define SATA0_CHX_PHY_CTRL1_GEN3_0_WRITE_MASK              0xfffffff
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_FIELD            (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_RANGE            7:0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_WOFFSET          0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP__WRNPRDCHK       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_DEFAULT          _MK_ENUM_CONST(0x00000020)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_AMP_ESATA            _MK_ENUM_CONST(0x00000020)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_SHIFT           _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_FIELD          (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_RANGE          11:8
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_WOFFSET        0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_CMADJ_DEFAULT        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_SHIFT            _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_FIELD           (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_RANGE           19:12
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_WOFFSET         0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK__WRNPRDCHK      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_DEFAULT         _MK_ENUM_CONST(0x0000000E)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_ESATA           _MK_ENUM_CONST(0x00000014)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_SHIFT        _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_FIELD       (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_RANGE       23:20
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_WOFFSET     0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_TX_PEAK_PRE_DEFAULT     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_FIELD             (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_RANGE             27:24
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_WOFFSET           0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RX_EQ_DEFAULT           _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_SHIFT               _MK_SHIFT_CONST(28)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_SHIFT)
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_RANGE              31:28
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_WOFFSET            0
#define SATA0_CHX_PHY_CTRL1_GEN3_0_RSVD_VAL                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL2_0                              0x0000069C
#define SATA0_CHX_PHY_CTRL2_0_SECURE                       0
#define SATA0_CHX_PHY_CTRL2_0_WORD_COUNT                   1
#define SATA0_CHX_PHY_CTRL2_0_RESET_VAL                    0x0
#define SATA0_CHX_PHY_CTRL2_0_RESET_MASK                   0x0
#define SATA0_CHX_PHY_CTRL2_0_SW_DEFAULT_VAL               0x0
#define SATA0_CHX_PHY_CTRL2_0_SW_DEFAULT_MASK              0x0
#define SATA0_CHX_PHY_CTRL2_0_READ_MASK                    0xffffff
#define SATA0_CHX_PHY_CTRL2_0_WRITE_MASK                   0xffffff
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_SHIFT           _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_FIELD          (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_SHIFT)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_RANGE          7:0
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_WOFFSET        0
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN1_DEFAULT        _MK_ENUM_CONST(0x00000024)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_SHIFT           _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_FIELD          (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_SHIFT)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_RANGE          15:8
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_WOFFSET        0
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN2_DEFAULT        _MK_ENUM_CONST(0x00000024)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_SHIFT           _MK_SHIFT_CONST(16)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_FIELD          (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_SHIFT)
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_RANGE          23:16
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_WOFFSET        0
#define SATA0_CHX_PHY_CTRL2_0_CDR_CNTL_GEN3_DEFAULT        _MK_ENUM_CONST(0x00000024)
#define SATA0_CHX_PHY_CTRL3_0                              0x000006B0
#define SATA0_CHX_PHY_CTRL3_0_SECURE                       0
#define SATA0_CHX_PHY_CTRL3_0_WORD_COUNT                   1
#define SATA0_CHX_PHY_CTRL3_0_RESET_VAL                    0x0
#define SATA0_CHX_PHY_CTRL3_0_RESET_MASK                   0x0
#define SATA0_CHX_PHY_CTRL3_0_SW_DEFAULT_VAL               0x0
#define SATA0_CHX_PHY_CTRL3_0_SW_DEFAULT_MASK              0x0
#define SATA0_CHX_PHY_CTRL3_0_READ_MASK                    0x3fbb7bbd
#define SATA0_CHX_PHY_CTRL3_0_WRITE_MASK                   0xbb7bbd
#define SATA0_CHX_PHY_CTRL3_0_IDDQ_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL3_0_IDDQ_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_IDDQ_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_IDDQ_RANGE                   0:0
#define SATA0_CHX_PHY_CTRL3_0_IDDQ_WOFFSET                 0
#define SATA0_CHX_PHY_CTRL3_0_IDDQ_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_SHIFT                 _MK_SHIFT_CONST(2)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_CKBUFPD_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_RANGE                2:2
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_WOFFSET              0
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_DEFAULT              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_SHIFT            _MK_SHIFT_CONST(3)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_RANGE           3:3
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_WOFFSET         0
#define SATA0_CHX_PHY_CTRL3_0_CKBUFPD_OVRD_DEFAULT         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_SHIFT                _MK_SHIFT_CONST(4)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_FIELD               (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_RANGE               5:4
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP__WRNPRDCHK          _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_INIT                _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_ACTIVE              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_PARTIAL             _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_SLUMBER             _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_DISABLED            _MK_ENUM_CONST(0x00000003)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_SHIFT       _MK_SHIFT_CONST(7)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_RANGE      7:7
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_WOFFSET    0
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_YES        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_SLEEP_OVERRIDE_NO         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_SHIFT                _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_FIELD               (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_RANGE               9:8
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP__WRNPRDCHK          _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_INIT                _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_ACTIVE              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_PARTIAL             _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_SLUMBER             _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_DISABLED            _MK_ENUM_CONST(0x00000003)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_SHIFT       _MK_SHIFT_CONST(11)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_RANGE      11:11
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_WOFFSET    0
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_YES        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_SLEEP_OVERRIDE_NO         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_SHIFT              _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_RANGE             12:12
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_WOFFSET           0
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_YES               _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_NO                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_SHIFT     _MK_SHIFT_CONST(13)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_RANGE    13:13
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_WOFFSET  0
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_YES      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_DATA_EN_OVERRIDE_NO       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_SHIFT              _MK_SHIFT_CONST(14)
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_RANGE             14:14
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_WOFFSET           0
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN__WRNPRDCHK        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_DATA_EN_DEFAULT           _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_SHIFT                 _MK_SHIFT_CONST(16)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_FIELD                (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_TX_RATE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_RANGE                17:16
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_WOFFSET              0
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_GEN1                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_GEN2                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_GEN3                 _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_SHIFT        _MK_SHIFT_CONST(19)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_RANGE       19:19
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_WOFFSET     0
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_DISABLE     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_TX_RATE_OVERRIDE_ENABLE      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_SHIFT                 _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_FIELD                (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_RX_RATE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_RANGE                21:20
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_WOFFSET              0
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_GEN1                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_GEN2                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_GEN3                 _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_SHIFT        _MK_SHIFT_CONST(23)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_RANGE       23:23
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_WOFFSET     0
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_DISABLE     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_RX_RATE_OVERRIDE_ENABLE      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_SHIFT          _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_FIELD         (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_RANGE         25:24
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_WOFFSET       0
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_GEN1          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_GEN2          _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_RATE_GEN3          _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_SHIFT          _MK_SHIFT_CONST(26)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_FIELD         (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_RANGE         27:26
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_WOFFSET       0
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_DEFAULT       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_GEN1          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_GEN2          _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_RATE_GEN3          _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_SHIFT  _MK_SHIFT_CONST(28)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_FIELD (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_RANGE 28:28
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_WOFFSET 0
#define SATA0_CHX_PHY_CTRL3_0_STATUS_TX_STAT_PRESENT_DEFAULT _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_SHIFT     _MK_SHIFT_CONST(29)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_SHIFT)
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_RANGE    29:29
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_WOFFSET  0
#define SATA0_CHX_PHY_CTRL3_0_STATUS_RX_STAT_IDLE_DEFAULT  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0                              0x000006B4
#define SATA0_CHX_PHY_CTRL4_0_SECURE                       0
#define SATA0_CHX_PHY_CTRL4_0_WORD_COUNT                   1
#define SATA0_CHX_PHY_CTRL4_0_RESET_VAL                    0x0
#define SATA0_CHX_PHY_CTRL4_0_RESET_MASK                   0x0
#define SATA0_CHX_PHY_CTRL4_0_SW_DEFAULT_VAL               0x0
#define SATA0_CHX_PHY_CTRL4_0_SW_DEFAULT_MASK              0x0
#define SATA0_CHX_PHY_CTRL4_0_READ_MASK                    0xfb333fff
#define SATA0_CHX_PHY_CTRL4_0_WRITE_MASK                   0x3b333fff
#define SATA0_CHX_PHY_CTRL4_0_NED_MODE_SHIFT                _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL4_0_NED_MODE_FIELD               (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL4_0_NED_MODE_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_NED_MODE_RANGE               1:0
#define SATA0_CHX_PHY_CTRL4_0_NED_MODE_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_NED_MODE_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_NED_LOOP_SHIFT                _MK_SHIFT_CONST(2)
#define SATA0_CHX_PHY_CTRL4_0_NED_LOOP_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_NED_LOOP_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_NED_LOOP_RANGE               2:2
#define SATA0_CHX_PHY_CTRL4_0_NED_LOOP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_NED_LOOP_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_SHIFT                _MK_SHIFT_CONST(3)
#define SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_RANGE               3:3
#define SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_NEA_LOOP_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_FEA_MODE_SHIFT                _MK_SHIFT_CONST(4)
#define SATA0_CHX_PHY_CTRL4_0_FEA_MODE_FIELD               (_MK_SHIFT_CONST(0x7) << SATA0_CHX_PHY_CTRL4_0_FEA_MODE_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_FEA_MODE_RANGE               6:4
#define SATA0_CHX_PHY_CTRL4_0_FEA_MODE_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_FEA_MODE_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_SHIFT                _MK_SHIFT_CONST(7)
#define SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_RANGE               7:7
#define SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_FEA_LOOP_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_SHIFT            _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_FIELD           (_MK_SHIFT_CONST(0x7) << SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_RANGE           10:8
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_WOFFSET         0
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_NORMAL          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_PRBS_2_7        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_0101010101      _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_1100110011      _MK_ENUM_CONST(0x00000003)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_0000011111      _MK_ENUM_CONST(0x00000004)
#define SATA0_CHX_PHY_CTRL4_0_TX_DATA_MODE_0101111100      _MK_ENUM_CONST(0x00000005)
#define SATA0_CHX_PHY_CTRL4_0_FED_LOOP_SHIFT                _MK_SHIFT_CONST(11)
#define SATA0_CHX_PHY_CTRL4_0_FED_LOOP_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_FED_LOOP_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_FED_LOOP_RANGE               11:11
#define SATA0_CHX_PHY_CTRL4_0_FED_LOOP_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_FED_LOOP_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_SHIFT                 _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_TX_SYNC_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_RANGE                12:12
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_WOFFSET              0
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_IDLE                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_SYNC_NOW                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_SHIFT            _MK_SHIFT_CONST(13)
#define SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_RANGE           13:13
#define SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_WOFFSET         0
#define SATA0_CHX_PHY_CTRL4_0_RX_CDR_RESET_DEFAULT         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_DIV_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_CHX_PHY_CTRL4_0_TX_DIV_FIELD                 (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL4_0_TX_DIV_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_TX_DIV_RANGE                 17:16
#define SATA0_CHX_PHY_CTRL4_0_TX_DIV_WOFFSET               0
#define SATA0_CHX_PHY_CTRL4_0_TX_DIV_DEFAULT               _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_RX_DIV_SHIFT                  _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL4_0_RX_DIV_FIELD                 (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL4_0_RX_DIV_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_RX_DIV_RANGE                 21:20
#define SATA0_CHX_PHY_CTRL4_0_RX_DIV_WOFFSET               0
#define SATA0_CHX_PHY_CTRL4_0_RX_DIV_DEFAULT               _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_TX_TERM_SHIFT                 _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL4_0_TX_TERM_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_TX_TERM_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_TX_TERM_RANGE                24:24
#define SATA0_CHX_PHY_CTRL4_0_TX_TERM_WOFFSET              0
#define SATA0_CHX_PHY_CTRL4_0_TX_TERM_DEFAULT              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_RX_TERM_SHIFT                 _MK_SHIFT_CONST(25)
#define SATA0_CHX_PHY_CTRL4_0_RX_TERM_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_RX_TERM_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_RX_TERM_RANGE                25:25
#define SATA0_CHX_PHY_CTRL4_0_RX_TERM_WOFFSET              0
#define SATA0_CHX_PHY_CTRL4_0_RX_TERM_DEFAULT              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_SHIFT             _MK_SHIFT_CONST(27)
#define SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_RANGE            27:27
#define SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_WOFFSET          0
#define SATA0_CHX_PHY_CTRL4_0_PRBS_CHK_EN_DEFAULT          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_IN_SHIFT                _MK_SHIFT_CONST(28)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_IN_FIELD               (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL4_0_SPARE_IN_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_IN_RANGE               29:28
#define SATA0_CHX_PHY_CTRL4_0_SPARE_IN_WOFFSET             0
#define SATA0_CHX_PHY_CTRL4_0_SPARE_IN_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_SHIFT               _MK_SHIFT_CONST(30)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_FIELD              (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_SHIFT)
#define SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_RANGE              31:30
#define SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_WOFFSET            0
#define SATA0_CHX_PHY_CTRL4_0_SPARE_OUT_DEFAULT            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0                              0x000006B8
#define SATA0_CHX_PHY_CTRL5_0_SECURE                       0
#define SATA0_CHX_PHY_CTRL5_0_WORD_COUNT                   1
#define SATA0_CHX_PHY_CTRL5_0_RESET_VAL                    0x0
#define SATA0_CHX_PHY_CTRL5_0_RESET_MASK                   0x0
#define SATA0_CHX_PHY_CTRL5_0_SW_DEFAULT_VAL               0x0
#define SATA0_CHX_PHY_CTRL5_0_SW_DEFAULT_MASK              0x0
#define SATA0_CHX_PHY_CTRL5_0_READ_MASK                    0xffbf70f
#define SATA0_CHX_PHY_CTRL5_0_WRITE_MASK                   0xffbf70f
#define SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_SHIFT               _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_FIELD              (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_RANGE              3:0
#define SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_WOFFSET            0
#define SATA0_CHX_PHY_CTRL5_0_MISC_CNTL_DEFAULT            _MK_ENUM_CONST(0x00000008)
#define SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_SHIFT             _MK_SHIFT_CONST(8)
#define SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_FIELD            (_MK_SHIFT_CONST(0x7) << SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_RANGE            10:8
#define SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_WOFFSET          0
#define SATA0_CHX_PHY_CTRL5_0_TX_SEL_LOAD_DEFAULT          _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_SHIFT               _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_FIELD              (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_RANGE              13:12
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_WOFFSET            0
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_T_DEFAULT            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_SHIFT               _MK_SHIFT_CONST(14)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_FIELD              (_MK_SHIFT_CONST(0x3) << SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_RANGE              15:14
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_WOFFSET            0
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_T_DEFAULT            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_SHIFT             _MK_SHIFT_CONST(16)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_RANGE            16:16
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_WOFFSET          0
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_DISABLE          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_BYP_ENABLE           _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_SHIFT             _MK_SHIFT_CONST(17)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_RANGE            17:17
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_WOFFSET          0
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_DISABLE          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_RX_IDLE_BYP_ENABLE           _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_SHIFT                 _MK_SHIFT_CONST(19)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL5_0_TX_RDET_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_RANGE                19:19
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_WOFFSET              0
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_IDLE                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_TX_RDET_START                _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL5_0_CDR_TEST_SHIFT                _MK_SHIFT_CONST(20)
#define SATA0_CHX_PHY_CTRL5_0_CDR_TEST_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL5_0_CDR_TEST_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_CDR_TEST_RANGE               23:20
#define SATA0_CHX_PHY_CTRL5_0_CDR_TEST_WOFFSET             0
#define SATA0_CHX_PHY_CTRL5_0_CDR_TEST_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL5_0_CDR_MODE_SHIFT                _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL5_0_CDR_MODE_FIELD               (_MK_SHIFT_CONST(0xf) << SATA0_CHX_PHY_CTRL5_0_CDR_MODE_SHIFT)
#define SATA0_CHX_PHY_CTRL5_0_CDR_MODE_RANGE               27:24
#define SATA0_CHX_PHY_CTRL5_0_CDR_MODE_WOFFSET             0
#define SATA0_CHX_PHY_CTRL5_0_CDR_MODE_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0                              0x000006BC
#define SATA0_CHX_PHY_CTRL6_0_SECURE                       0
#define SATA0_CHX_PHY_CTRL6_0_WORD_COUNT                   1
#define SATA0_CHX_PHY_CTRL6_0_RESET_VAL                    0x0
#define SATA0_CHX_PHY_CTRL6_0_RESET_MASK                   0x0
#define SATA0_CHX_PHY_CTRL6_0_SW_DEFAULT_VAL               0x0
#define SATA0_CHX_PHY_CTRL6_0_SW_DEFAULT_MASK              0x0
#define SATA0_CHX_PHY_CTRL6_0_READ_MASK                    0xff0054dd
#define SATA0_CHX_PHY_CTRL6_0_WRITE_MASK                   0x4dd
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_SHIFT              _MK_SHIFT_CONST(0)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_RANGE             0:0
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_WOFFSET           0
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_FALSE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_OUT_TRUE              _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_SHIFT              _MK_SHIFT_CONST(2)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_RANGE             2:2
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_WOFFSET           0
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_FALSE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_DIR_TRUE              _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_SHIFT               _MK_SHIFT_CONST(3)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_RANGE              3:3
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_WOFFSET            0
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_FALSE              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_EN_TRUE               _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_SHIFT              _MK_SHIFT_CONST(4)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_RANGE             4:4
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_WOFFSET           0
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_FALSE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_OUT_TRUE              _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_SHIFT              _MK_SHIFT_CONST(6)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_RANGE             6:6
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_WOFFSET           0
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_FALSE             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_DIR_TRUE              _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_SHIFT               _MK_SHIFT_CONST(7)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_RANGE              7:7
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_WOFFSET            0
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_FALSE              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_EN_TRUE               _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_SHIFT             _MK_SHIFT_CONST(10)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_RANGE            10:10
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_WOFFSET          0
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_FALSE            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_MODE_TRUE             _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_SHIFT               _MK_SHIFT_CONST(12)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_RANGE              12:12
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_WOFFSET            0
#define SATA0_CHX_PHY_CTRL6_0_TX_BYP_IN_DEFAULT            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_SHIFT               _MK_SHIFT_CONST(14)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_RANGE              14:14
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_WOFFSET            0
#define SATA0_CHX_PHY_CTRL6_0_RX_BYP_IN_DEFAULT            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PHY_CTRL6_0_MISC_OUT_SHIFT                _MK_SHIFT_CONST(24)
#define SATA0_CHX_PHY_CTRL6_0_MISC_OUT_FIELD               (_MK_SHIFT_CONST(0xff) << SATA0_CHX_PHY_CTRL6_0_MISC_OUT_SHIFT)
#define SATA0_CHX_PHY_CTRL6_0_MISC_OUT_RANGE               31:24
#define SATA0_CHX_PHY_CTRL6_0_MISC_OUT_WOFFSET             0
#define SATA0_CHX_PHY_CTRL6_0_MISC_OUT_DEFAULT             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG3_0                                    0x00000700
#define SATA0_CHXCFG3_0_SECURE                             0
#define SATA0_CHXCFG3_0_WORD_COUNT                         1
#define SATA0_CHXCFG3_0_RESET_VAL                          0x0
#define SATA0_CHXCFG3_0_RESET_MASK                         0x0
#define SATA0_CHXCFG3_0_SW_DEFAULT_VAL                     0x0
#define SATA0_CHXCFG3_0_SW_DEFAULT_MASK                    0x0
#define SATA0_CHXCFG3_0_READ_MASK                          0xffffff02
#define SATA0_CHXCFG3_0_WRITE_MASK                         0xff01
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_SHIFT                 _MK_SHIFT_CONST(0)
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG3_0_CHX_BIST_SEND_SHIFT)
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_RANGE                0:0
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_WOFFSET              0
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_NOW                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG3_0_CHX_BIST_SEND_INIT                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_SHIFT                 _MK_SHIFT_CONST(1)
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG3_0_CHX_BIST_STAT_SHIFT)
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_RANGE                1:1
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_WOFFSET              0
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_BUSY                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG3_0_CHX_BIST_STAT_NOT_BUSY             _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG3_0_CHX_BIST_CODE_SHIFT                 _MK_SHIFT_CONST(8)
#define SATA0_CHXCFG3_0_CHX_BIST_CODE_FIELD                (_MK_SHIFT_CONST(0xff) << SATA0_CHXCFG3_0_CHX_BIST_CODE_SHIFT)
#define SATA0_CHXCFG3_0_CHX_BIST_CODE_RANGE                15:8
#define SATA0_CHXCFG3_0_CHX_BIST_CODE_WOFFSET              0
#define SATA0_CHXCFG3_0_CHX_BIST_CODE_DEFAULT              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_SHIFT            _MK_SHIFT_CONST(16)
#define SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_FIELD           (_MK_SHIFT_CONST(0xffff) << SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_SHIFT)
#define SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_RANGE           31:16
#define SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_WOFFSET         0
#define SATA0_CHXCFG3_0_CHX_PRBS_ERROR_CNT_0               _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG4_CHX_0                                0x00000704
#define SATA0_CHXCFG4_CHX_0_SECURE                         0
#define SATA0_CHXCFG4_CHX_0_WORD_COUNT                     1
#define SATA0_CHXCFG4_CHX_0_RESET_VAL                      0x0
#define SATA0_CHXCFG4_CHX_0_RESET_MASK                     0x0
#define SATA0_CHXCFG4_CHX_0_SW_DEFAULT_VAL                 0x0
#define SATA0_CHXCFG4_CHX_0_SW_DEFAULT_MASK                0x0
#define SATA0_CHXCFG4_CHX_0_READ_MASK                      0x1fff
#define SATA0_CHXCFG4_CHX_0_WRITE_MASK                     0x1fff
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_SHIFT       _MK_SHIFT_CONST(0)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_FIELD      (_MK_SHIFT_CONST(0xff) << SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_SHIFT)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_RANGE      7:0
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_WOFFSET    0
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT__WRNPRDCHK _MK_ENUM_CONST(0x00000001)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_DWORD_CNT_INIT       _MK_ENUM_CONST(0x0000000A)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_SHIFT         _MK_SHIFT_CONST(8)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_FIELD        (_MK_SHIFT_CONST(0xf) << SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_SHIFT)
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_RANGE        11:8
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_WOFFSET      0
#define SATA0_CHXCFG4_CHX_0_PHY_ALIGN_NUM_CNT_INIT         _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_SHIFT             _MK_SHIFT_CONST(12)
#define SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_FIELD            (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_SHIFT)
#define SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_RANGE            12:12
#define SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_WOFFSET          0
#define SATA0_CHXCFG4_CHX_0_SW_COMWAKE_PI_INIT             _MK_ENUM_CONST(0x00000000)
#define SATA0_PRBS_CHX_0                                   0x00000714
#define SATA0_PRBS_CHX_0_SECURE                            0
#define SATA0_PRBS_CHX_0_WORD_COUNT                        1
#define SATA0_PRBS_CHX_0_RESET_VAL                         0x0
#define SATA0_PRBS_CHX_0_RESET_MASK                        0x0
#define SATA0_PRBS_CHX_0_SW_DEFAULT_VAL                    0x0
#define SATA0_PRBS_CHX_0_SW_DEFAULT_MASK                   0x0
#define SATA0_PRBS_CHX_0_READ_MASK                         0xffffdfff
#define SATA0_PRBS_CHX_0_WRITE_MASK                        0x17ff
#define SATA0_PRBS_CHX_0_SEED_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_PRBS_CHX_0_SEED_FIELD                        (_MK_SHIFT_CONST(0x3ff) << SATA0_PRBS_CHX_0_SEED_SHIFT)
#define SATA0_PRBS_CHX_0_SEED_RANGE                        9:0
#define SATA0_PRBS_CHX_0_SEED_WOFFSET                      0
#define SATA0_PRBS_CHX_0_SEED__WRNPRDCHK                   _MK_ENUM_CONST(0x00000001)
#define SATA0_PRBS_CHX_0_SEED_DEFAULT                      _MK_ENUM_CONST(0x00000001)
#define SATA0_PRBS_CHX_0_PI_LOOPBACK_SHIFT                  _MK_SHIFT_CONST(10)
#define SATA0_PRBS_CHX_0_PI_LOOPBACK_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_PRBS_CHX_0_PI_LOOPBACK_SHIFT)
#define SATA0_PRBS_CHX_0_PI_LOOPBACK_RANGE                 10:10
#define SATA0_PRBS_CHX_0_PI_LOOPBACK_WOFFSET               0
#define SATA0_PRBS_CHX_0_PI_LOOPBACK_DEFAULT               _MK_ENUM_CONST(0x00000000)
#define SATA0_PRBS_CHX_0_RSVD_SHIFT                         _MK_SHIFT_CONST(11)
#define SATA0_PRBS_CHX_0_RSVD_FIELD                        (_MK_SHIFT_CONST(0x1) << SATA0_PRBS_CHX_0_RSVD_SHIFT)
#define SATA0_PRBS_CHX_0_RSVD_RANGE                        11:11
#define SATA0_PRBS_CHX_0_RSVD_WOFFSET                      0
#define SATA0_PRBS_CHX_0_RSVD_DEFAULT                      _MK_ENUM_CONST(0x00000000)
#define SATA0_PRBS_CHX_0_HOT_RESET_SHIFT                    _MK_SHIFT_CONST(12)
#define SATA0_PRBS_CHX_0_HOT_RESET_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_PRBS_CHX_0_HOT_RESET_SHIFT)
#define SATA0_PRBS_CHX_0_HOT_RESET_RANGE                   12:12
#define SATA0_PRBS_CHX_0_HOT_RESET_WOFFSET                 0
#define SATA0_PRBS_CHX_0_HOT_RESET__WRNPRDCHK              _MK_ENUM_CONST(0x00000001)
#define SATA0_PRBS_CHX_0_HOT_RESET_DEFAULT                 _MK_ENUM_CONST(0x00000001)
#define SATA0_PRBS_CHX_0_ERROR_SHIFT                        _MK_SHIFT_CONST(14)
#define SATA0_PRBS_CHX_0_ERROR_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_PRBS_CHX_0_ERROR_SHIFT)
#define SATA0_PRBS_CHX_0_ERROR_RANGE                       14:14
#define SATA0_PRBS_CHX_0_ERROR_WOFFSET                     0
#define SATA0_PRBS_CHX_0_LOCKED_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA0_PRBS_CHX_0_LOCKED_FIELD                      (_MK_SHIFT_CONST(0x1) << SATA0_PRBS_CHX_0_LOCKED_SHIFT)
#define SATA0_PRBS_CHX_0_LOCKED_RANGE                      15:15
#define SATA0_PRBS_CHX_0_LOCKED_WOFFSET                    0
#define SATA0_PRBS_CHX_0_ERROR_COUNT_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_PRBS_CHX_0_ERROR_COUNT_FIELD                 (_MK_SHIFT_CONST(0xffff) << SATA0_PRBS_CHX_0_ERROR_COUNT_SHIFT)
#define SATA0_PRBS_CHX_0_ERROR_COUNT_RANGE                 31:16
#define SATA0_PRBS_CHX_0_ERROR_COUNT_WOFFSET               0
#define SATA0_CHX_LINK0_0                                  0x00000750
#define SATA0_CHX_LINK0_0_SECURE                           0
#define SATA0_CHX_LINK0_0_WORD_COUNT                       1
#define SATA0_CHX_LINK0_0_RESET_VAL                        0x0
#define SATA0_CHX_LINK0_0_RESET_MASK                       0x0
#define SATA0_CHX_LINK0_0_SW_DEFAULT_VAL                   0x0
#define SATA0_CHX_LINK0_0_SW_DEFAULT_MASK                  0x0
#define SATA0_CHX_LINK0_0_READ_MASK                        0xffffffff
#define SATA0_CHX_LINK0_0_WRITE_MASK                       0x7
#define SATA0_CHX_LINK0_0_SCRAM_DIS_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA0_CHX_LINK0_0_SCRAM_DIS_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_CHX_LINK0_0_SCRAM_DIS_SHIFT)
#define SATA0_CHX_LINK0_0_SCRAM_DIS_RANGE                  0:0
#define SATA0_CHX_LINK0_0_SCRAM_DIS_WOFFSET                0
#define SATA0_CHX_LINK0_0_SCRAM_DIS_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_LINK0_0_SCRAM_DIS_YES                    _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_LINK0_0_SCRAM_DIS_DEFAULT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_LINK0_0_CONT_DISABLE_SHIFT                _MK_SHIFT_CONST(1)
#define SATA0_CHX_LINK0_0_CONT_DISABLE_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_CHX_LINK0_0_CONT_DISABLE_SHIFT)
#define SATA0_CHX_LINK0_0_CONT_DISABLE_RANGE               1:1
#define SATA0_CHX_LINK0_0_CONT_DISABLE_WOFFSET             0
#define SATA0_CHX_LINK0_0_CONT_DISABLE_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_LINK0_0_CONT_DISABLE_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_LINK0_0_CONT_DISABLE_DEFAULT             _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_SHIFT        _MK_SHIFT_CONST(2)
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_FIELD       (_MK_SHIFT_CONST(0x1) << SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_SHIFT)
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_RANGE       2:2
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_WOFFSET     0
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE__WRNPRDCHK  _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_YES         _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_LINK0_0_LANE_IDDQ_ON_OFFLINE_NO          _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_LINK0_0_RSVD_0_SHIFT                      _MK_SHIFT_CONST(3)
#define SATA0_CHX_LINK0_0_RSVD_0_FIELD                     (_MK_SHIFT_CONST(0x1fffffff) << SATA0_CHX_LINK0_0_RSVD_0_SHIFT)
#define SATA0_CHX_LINK0_0_RSVD_0_RANGE                     31:3
#define SATA0_CHX_LINK0_0_RSVD_0_WOFFSET                   0
#define SATA0_CHX_LINK0_0_RSVD_0_VAL                       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0                   0x00000790
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_SECURE            0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_WORD_COUNT        1
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RESET_VAL         0x0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RESET_MASK        0x0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_SW_DEFAULT_VAL    0x0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_SW_DEFAULT_MASK   0x0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_READ_MASK         0xffffffff
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_WRITE_MASK        0xffff
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_SHIFT      _MK_SHIFT_CONST(0)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_RANGE     0:0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_CLEAR     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_ERR_SET       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_SHIFT      _MK_SHIFT_CONST(1)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_FIELD     (_MK_SHIFT_CONST(0x3) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_RANGE     2:1
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_2_1_INIT      _MK_ENUM_CONST(0x00000003)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_SHIFT      _MK_SHIFT_CONST(3)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_RANGE     3:3
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_CLEAR     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRQ_SET       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_SHIFT       _MK_SHIFT_CONST(4)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_RANGE      4:4
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_WOFFSET    0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_CLEAR      _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_CS_SET        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_SHIFT       _MK_SHIFT_CONST(5)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_FIELD      (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_RANGE      5:5
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_WOFFSET    0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_CLEAR      _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DF_SET        _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_SHIFT     _MK_SHIFT_CONST(6)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_FIELD    (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_RANGE    6:6
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_WOFFSET  0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_CLEAR    _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_DRDY_SET      _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_SHIFT      _MK_SHIFT_CONST(7)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_FIELD     (_MK_SHIFT_CONST(0x1) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_RANGE     7:7
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_CLEAR     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_STS_BSY_SET       _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_SHIFT          _MK_SHIFT_CONST(8)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_FIELD         (_MK_SHIFT_CONST(0xff) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_RANGE         15:8
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_WOFFSET       0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_ERR_00            _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_SHIFT         _MK_SHIFT_CONST(16)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_FIELD        (_MK_SHIFT_CONST(0xffff) << SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_RANGE        31:16
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_WOFFSET      0
#define SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0_RSVD_00           _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0                   0x00000794
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECURE            0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_WORD_COUNT        1
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_RESET_VAL         0x0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_RESET_MASK        0x0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SW_DEFAULT_VAL    0x0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SW_DEFAULT_MASK   0x0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_READ_MASK         0xffffffff
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_WRITE_MASK        0xffffffff
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_SHIFT   _MK_SHIFT_CONST(0)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_FIELD  (_MK_SHIFT_CONST(0xff) << SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_RANGE  7:0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_WOFFSET 0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_INIT   _MK_ENUM_CONST(0x000000FF)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_SECTOR_CNT_00     _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_SHIFT      _MK_SHIFT_CONST(8)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_FIELD     (_MK_SHIFT_CONST(0xff) << SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_RANGE     15:8
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_INIT      _MK_ENUM_CONST(0x000000FF)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_LOW_00        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_SHIFT      _MK_SHIFT_CONST(16)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_FIELD     (_MK_SHIFT_CONST(0xff) << SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_RANGE     23:16
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_WOFFSET   0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_INIT      _MK_ENUM_CONST(0x000000FF)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_MID_00        _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_SHIFT     _MK_SHIFT_CONST(24)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_FIELD    (_MK_SHIFT_CONST(0xff) << SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_RANGE    31:24
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_WOFFSET  0
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_INIT     _MK_ENUM_CONST(0x000000FF)
#define SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0_LBA_HIGH_00       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0                  0x00000798
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SECURE           0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_WORD_COUNT       1
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RESET_VAL        0x0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RESET_MASK       0x0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SW_DEFAULT_VAL   0x0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SW_DEFAULT_MASK  0x0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_READ_MASK        0xffffffff
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_WRITE_MASK       0xff
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_SHIFT         _MK_SHIFT_CONST(0)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_FIELD        (_MK_SHIFT_CONST(0xf) << SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_RANGE        3:0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_WOFFSET      0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_DET_NO_DEV       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_SHIFT         _MK_SHIFT_CONST(4)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_FIELD        (_MK_SHIFT_CONST(0xf) << SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_RANGE        7:4
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_WOFFSET      0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_NO_DEV       _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_GEN1         _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_GEN2         _MK_ENUM_CONST(0x00000002)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_SPD_GEN3         _MK_ENUM_CONST(0x00000003)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_SHIFT   _MK_SHIFT_CONST(8)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_FIELD  (_MK_SHIFT_CONST(0xffffff) << SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_SHIFT)
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_RANGE  31:8
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_WOFFSET 0
#define SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0_RSVD_31_8_VAL    _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_GLUE_0                                   0x000007F0
#define SATA0_CHX_GLUE_0_SECURE                            0
#define SATA0_CHX_GLUE_0_WORD_COUNT                        1
#define SATA0_CHX_GLUE_0_RESET_VAL                         0x0
#define SATA0_CHX_GLUE_0_RESET_MASK                        0x0
#define SATA0_CHX_GLUE_0_SW_DEFAULT_VAL                    0x0
#define SATA0_CHX_GLUE_0_SW_DEFAULT_MASK                   0x0
#define SATA0_CHX_GLUE_0_READ_MASK                         0xffffffff
#define SATA0_CHX_GLUE_0_WRITE_MASK                        0x1
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_SHIFT               _MK_SHIFT_CONST(0)
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_SHIFT)
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_RANGE              0:0
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_WOFFSET            0
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_0                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_1                  _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_GLUE_0_ATAPI_BLINK_EN_DEFAULT            _MK_ENUM_CONST(0x00000001)
#define SATA0_CHX_GLUE_0_RSVD_0_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA0_CHX_GLUE_0_RSVD_0_FIELD                      (_MK_SHIFT_CONST(0x7fffffff) << SATA0_CHX_GLUE_0_RSVD_0_SHIFT)
#define SATA0_CHX_GLUE_0_RSVD_0_RANGE                      31:1
#define SATA0_CHX_GLUE_0_RSVD_0_WOFFSET                    0
#define SATA0_CHX_GLUE_0_RSVD_0_VAL                        _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_31_0_0                                   0x00000800
#define SATA0_DBG_31_0_0_SECURE                            0
#define SATA0_DBG_31_0_0_WORD_COUNT                        1
#define SATA0_DBG_31_0_0_RESET_VAL                         0x0
#define SATA0_DBG_31_0_0_RESET_MASK                        0x0
#define SATA0_DBG_31_0_0_SW_DEFAULT_VAL                    0x0
#define SATA0_DBG_31_0_0_SW_DEFAULT_MASK                   0x0
#define SATA0_DBG_31_0_0_READ_MASK                         0xffffffff
#define SATA0_DBG_31_0_0_WRITE_MASK                        0xffffffff
#define SATA0_DBG_31_0_0_SEL_SHIFT                          _MK_SHIFT_CONST(0)
#define SATA0_DBG_31_0_0_SEL_FIELD                         (_MK_SHIFT_CONST(0xffffffff) << SATA0_DBG_31_0_0_SEL_SHIFT)
#define SATA0_DBG_31_0_0_SEL_RANGE                         31:0
#define SATA0_DBG_31_0_0_SEL_WOFFSET                       0
#define SATA0_DBG_31_0_0_SEL_INIT                          _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_63_32_0                                  0x00000804
#define SATA0_DBG_63_32_0_SECURE                           0
#define SATA0_DBG_63_32_0_WORD_COUNT                       1
#define SATA0_DBG_63_32_0_RESET_VAL                        0x0
#define SATA0_DBG_63_32_0_RESET_MASK                       0x0
#define SATA0_DBG_63_32_0_SW_DEFAULT_VAL                   0x0
#define SATA0_DBG_63_32_0_SW_DEFAULT_MASK                  0x0
#define SATA0_DBG_63_32_0_READ_MASK                        0xffffffff
#define SATA0_DBG_63_32_0_WRITE_MASK                       0xffffffff
#define SATA0_DBG_63_32_0_SEL_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_DBG_63_32_0_SEL_FIELD                        (_MK_SHIFT_CONST(0xffffffff) << SATA0_DBG_63_32_0_SEL_SHIFT)
#define SATA0_DBG_63_32_0_SEL_RANGE                        31:0
#define SATA0_DBG_63_32_0_SEL_WOFFSET                      0
#define SATA0_DBG_63_32_0_SEL_INIT                         _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_95_64_0                                  0x00000808
#define SATA0_DBG_95_64_0_SECURE                           0
#define SATA0_DBG_95_64_0_WORD_COUNT                       1
#define SATA0_DBG_95_64_0_RESET_VAL                        0x0
#define SATA0_DBG_95_64_0_RESET_MASK                       0x0
#define SATA0_DBG_95_64_0_SW_DEFAULT_VAL                   0x0
#define SATA0_DBG_95_64_0_SW_DEFAULT_MASK                  0x0
#define SATA0_DBG_95_64_0_READ_MASK                        0xffffffff
#define SATA0_DBG_95_64_0_WRITE_MASK                       0xffffffff
#define SATA0_DBG_95_64_0_SEL_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_DBG_95_64_0_SEL_FIELD                        (_MK_SHIFT_CONST(0xffffffff) << SATA0_DBG_95_64_0_SEL_SHIFT)
#define SATA0_DBG_95_64_0_SEL_RANGE                        31:0
#define SATA0_DBG_95_64_0_SEL_WOFFSET                      0
#define SATA0_DBG_95_64_0_SEL_INIT                         _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_127_96_0                                 0x0000080C
#define SATA0_DBG_127_96_0_SECURE                          0
#define SATA0_DBG_127_96_0_WORD_COUNT                      1
#define SATA0_DBG_127_96_0_RESET_VAL                       0x0
#define SATA0_DBG_127_96_0_RESET_MASK                      0x0
#define SATA0_DBG_127_96_0_SW_DEFAULT_VAL                  0x0
#define SATA0_DBG_127_96_0_SW_DEFAULT_MASK                 0x0
#define SATA0_DBG_127_96_0_READ_MASK                       0xffffffff
#define SATA0_DBG_127_96_0_WRITE_MASK                      0xffffffff
#define SATA0_DBG_127_96_0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_DBG_127_96_0_SEL_FIELD                       (_MK_SHIFT_CONST(0xffffffff) << SATA0_DBG_127_96_0_SEL_SHIFT)
#define SATA0_DBG_127_96_0_SEL_RANGE                       31:0
#define SATA0_DBG_127_96_0_SEL_WOFFSET                     0
#define SATA0_DBG_127_96_0_SEL_INIT                        _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_CH_SELECT_0                              0x00000810
#define SATA0_DBG_CH_SELECT_0_SECURE                       0
#define SATA0_DBG_CH_SELECT_0_WORD_COUNT                   1
#define SATA0_DBG_CH_SELECT_0_RESET_VAL                    0x0
#define SATA0_DBG_CH_SELECT_0_RESET_MASK                   0x0
#define SATA0_DBG_CH_SELECT_0_SW_DEFAULT_VAL               0x0
#define SATA0_DBG_CH_SELECT_0_SW_DEFAULT_MASK              0x0
#define SATA0_DBG_CH_SELECT_0_READ_MASK                    0xffffffff
#define SATA0_DBG_CH_SELECT_0_WRITE_MASK                   0x7
#define SATA0_DBG_CH_SELECT_0_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_DBG_CH_SELECT_0_SEL_FIELD                    (_MK_SHIFT_CONST(0x3) << SATA0_DBG_CH_SELECT_0_SEL_SHIFT)
#define SATA0_DBG_CH_SELECT_0_SEL_RANGE                    1:0
#define SATA0_DBG_CH_SELECT_0_SEL_WOFFSET                  0
#define SATA0_DBG_CH_SELECT_0_SEL_INIT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_DBG_CH_SELECT_0_PRIMARY_SHIFT                 _MK_SHIFT_CONST(2)
#define SATA0_DBG_CH_SELECT_0_PRIMARY_FIELD                (_MK_SHIFT_CONST(0x1) << SATA0_DBG_CH_SELECT_0_PRIMARY_SHIFT)
#define SATA0_DBG_CH_SELECT_0_PRIMARY_RANGE                2:2
#define SATA0_DBG_CH_SELECT_0_PRIMARY_WOFFSET              0
#define SATA0_DBG_CH_SELECT_0_PRIMARY_INIT                 _MK_ENUM_CONST(0x00000001)
#define SATA0_DBG_CH_SELECT_0_RSVD_SHIFT                    _MK_SHIFT_CONST(3)
#define SATA0_DBG_CH_SELECT_0_RSVD_FIELD                   (_MK_SHIFT_CONST(0x1fffffff) << SATA0_DBG_CH_SELECT_0_RSVD_SHIFT)
#define SATA0_DBG_CH_SELECT_0_RSVD_RANGE                   31:3
#define SATA0_DBG_CH_SELECT_0_RSVD_WOFFSET                 0
#define SATA0_DBG_CH_SELECT_0_RSVD_VAL                     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_DBG_31_0_0                              0x00000820
#define SATA0_AHCI_DBG_31_0_0_SECURE                       0
#define SATA0_AHCI_DBG_31_0_0_WORD_COUNT                   1
#define SATA0_AHCI_DBG_31_0_0_RESET_VAL                    0x0
#define SATA0_AHCI_DBG_31_0_0_RESET_MASK                   0x0
#define SATA0_AHCI_DBG_31_0_0_SW_DEFAULT_VAL               0x0
#define SATA0_AHCI_DBG_31_0_0_SW_DEFAULT_MASK              0x0
#define SATA0_AHCI_DBG_31_0_0_READ_MASK                    0xffffffff
#define SATA0_AHCI_DBG_31_0_0_WRITE_MASK                   0xffffffff
#define SATA0_AHCI_DBG_31_0_0_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA0_AHCI_DBG_31_0_0_SEL_FIELD                    (_MK_SHIFT_CONST(0xffffffff) << SATA0_AHCI_DBG_31_0_0_SEL_SHIFT)
#define SATA0_AHCI_DBG_31_0_0_SEL_RANGE                    31:0
#define SATA0_AHCI_DBG_31_0_0_SEL_WOFFSET                  0
#define SATA0_AHCI_DBG_31_0_0_SEL_INIT                     _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_DBG_63_32_0                             0x00000824
#define SATA0_AHCI_DBG_63_32_0_SECURE                      0
#define SATA0_AHCI_DBG_63_32_0_WORD_COUNT                  1
#define SATA0_AHCI_DBG_63_32_0_RESET_VAL                   0x0
#define SATA0_AHCI_DBG_63_32_0_RESET_MASK                  0x0
#define SATA0_AHCI_DBG_63_32_0_SW_DEFAULT_VAL              0x0
#define SATA0_AHCI_DBG_63_32_0_SW_DEFAULT_MASK             0x0
#define SATA0_AHCI_DBG_63_32_0_READ_MASK                   0xffffffff
#define SATA0_AHCI_DBG_63_32_0_WRITE_MASK                  0xffffffff
#define SATA0_AHCI_DBG_63_32_0_SEL_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_AHCI_DBG_63_32_0_SEL_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << SATA0_AHCI_DBG_63_32_0_SEL_SHIFT)
#define SATA0_AHCI_DBG_63_32_0_SEL_RANGE                   31:0
#define SATA0_AHCI_DBG_63_32_0_SEL_WOFFSET                 0
#define SATA0_AHCI_DBG_63_32_0_SEL_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_AHCI_DBG_95_64_0                             0x00000828
#define SATA0_AHCI_DBG_95_64_0_SECURE                      0
#define SATA0_AHCI_DBG_95_64_0_WORD_COUNT                  1
#define SATA0_AHCI_DBG_95_64_0_RESET_VAL                   0x0
#define SATA0_AHCI_DBG_95_64_0_RESET_MASK                  0x0
#define SATA0_AHCI_DBG_95_64_0_SW_DEFAULT_VAL              0x0
#define SATA0_AHCI_DBG_95_64_0_SW_DEFAULT_MASK             0x0
#define SATA0_AHCI_DBG_95_64_0_READ_MASK                   0xffffffff
#define SATA0_AHCI_DBG_95_64_0_WRITE_MASK                  0xffffffff
#define SATA0_AHCI_DBG_95_64_0_SEL_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_AHCI_DBG_95_64_0_SEL_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << SATA0_AHCI_DBG_95_64_0_SEL_SHIFT)
#define SATA0_AHCI_DBG_95_64_0_SEL_RANGE                   31:0
#define SATA0_AHCI_DBG_95_64_0_SEL_WOFFSET                 0
#define SATA0_AHCI_DBG_95_64_0_SEL_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_DBG_0_0                                  0x00000830
#define SATA0_PHY_DBG_0_0_SECURE                           0
#define SATA0_PHY_DBG_0_0_WORD_COUNT                       1
#define SATA0_PHY_DBG_0_0_RESET_VAL                        0x0
#define SATA0_PHY_DBG_0_0_RESET_MASK                       0x0
#define SATA0_PHY_DBG_0_0_SW_DEFAULT_VAL                   0x0
#define SATA0_PHY_DBG_0_0_SW_DEFAULT_MASK                  0x0
#define SATA0_PHY_DBG_0_0_READ_MASK                        0x7ffff
#define SATA0_PHY_DBG_0_0_WRITE_MASK                       0x70000
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_SHIFT             _MK_SHIFT_CONST(0)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_FIELD            (_MK_SHIFT_CONST(0xffff) << SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_SHIFT)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_RANGE            15:0
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_WOFFSET          0
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_SHIFT      _MK_SHIFT_CONST(16)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_FIELD     (_MK_SHIFT_CONST(0x3) << SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_SHIFT)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_RANGE     17:16
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_WOFFSET   0
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_CH_SEL_INIT      _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_SHIFT          _MK_SHIFT_CONST(18)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_FIELD         (_MK_SHIFT_CONST(0x1) << SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_SHIFT)
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_RANGE         18:18
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_WOFFSET       0
#define SATA0_PHY_DBG_0_0_8B10B_ERR_COUNT_EN_INIT          _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_LPM_TRACKER_CTRL_0                       0x00000834
#define SATA0_PHY_LPM_TRACKER_CTRL_0_SECURE                0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_WORD_COUNT            1
#define SATA0_PHY_LPM_TRACKER_CTRL_0_RESET_VAL             0x0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_RESET_MASK            0x0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_SW_DEFAULT_VAL        0x0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_SW_DEFAULT_MASK       0x0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_READ_MASK             0x13
#define SATA0_PHY_LPM_TRACKER_CTRL_0_WRITE_MASK            0x13
#define SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_SHIFT         _MK_SHIFT_CONST(0)
#define SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_FIELD        (_MK_SHIFT_CONST(0x3) << SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_SHIFT)
#define SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_RANGE        1:0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_WOFFSET      0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_PORT_SEL_INIT         _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_SHIFT         _MK_SHIFT_CONST(4)
#define SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_FIELD        (_MK_SHIFT_CONST(0x1) << SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_SHIFT)
#define SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_RANGE        4:4
#define SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_WOFFSET      0
#define SATA0_PHY_LPM_TRACKER_CTRL_0_COUNT_EN_INIT         _MK_ENUM_CONST(0x00000000)
#define SATA0_PHY_LPM_TRACKER_COUNT_0                      0x00000838
#define SATA0_PHY_LPM_TRACKER_COUNT_0_SECURE               0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_WORD_COUNT           1
#define SATA0_PHY_LPM_TRACKER_COUNT_0_RESET_VAL            0x0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_RESET_MASK           0x0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_SW_DEFAULT_VAL       0x0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_SW_DEFAULT_MASK      0x0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_READ_MASK            0xffffffff
#define SATA0_PHY_LPM_TRACKER_COUNT_0_WRITE_MASK           0x0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_PARTIAL_SHIFT    _MK_SHIFT_CONST(0)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_PARTIAL_FIELD   (_MK_SHIFT_CONST(0xff) << SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_PARTIAL_SHIFT)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_PARTIAL_RANGE   7:0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_PARTIAL_WOFFSET 0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_SLUMBER_SHIFT    _MK_SHIFT_CONST(8)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_SLUMBER_FIELD   (_MK_SHIFT_CONST(0xff) << SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_SLUMBER_SHIFT)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_SLUMBER_RANGE   15:8
#define SATA0_PHY_LPM_TRACKER_COUNT_0_DIPM_SLUMBER_WOFFSET 0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_PARTIAL_SHIFT    _MK_SHIFT_CONST(16)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_PARTIAL_FIELD   (_MK_SHIFT_CONST(0xff) << SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_PARTIAL_SHIFT)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_PARTIAL_RANGE   23:16
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_PARTIAL_WOFFSET 0
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_SLUMBER_SHIFT    _MK_SHIFT_CONST(24)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_SLUMBER_FIELD   (_MK_SHIFT_CONST(0xff) << SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_SLUMBER_SHIFT)
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_SLUMBER_RANGE   31:24
#define SATA0_PHY_LPM_TRACKER_COUNT_0_HIPM_SLUMBER_WOFFSET 0
#define SATA0_AHCI_FBS_DBG_0_0                             0x00000910
#define SATA0_AHCI_FBS_DBG_0_0_SECURE                      0
#define SATA0_AHCI_FBS_DBG_0_0_WORD_COUNT                  1
#define SATA0_AHCI_FBS_DBG_0_0_RESET_VAL                   0x0
#define SATA0_AHCI_FBS_DBG_0_0_RESET_MASK                  0x0
#define SATA0_AHCI_FBS_DBG_0_0_SW_DEFAULT_VAL              0x0
#define SATA0_AHCI_FBS_DBG_0_0_SW_DEFAULT_MASK             0x0
#define SATA0_AHCI_FBS_DBG_0_0_READ_MASK                   0x3ff
#define SATA0_AHCI_FBS_DBG_0_0_WRITE_MASK                  0x3ff
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_0_SHIFT              _MK_SHIFT_CONST(0)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_0_FIELD             (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_0_SHIFT)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_0_RANGE             3:0
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_0_WOFFSET           0
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_1_SHIFT              _MK_SHIFT_CONST(4)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_1_FIELD             (_MK_SHIFT_CONST(0xf) << SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_1_SHIFT)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_1_RANGE             7:4
#define SATA0_AHCI_FBS_DBG_0_0_PMP_SEL_1_WOFFSET           0
#define SATA0_AHCI_FBS_DBG_0_0_PMP_MUXSEL_SHIFT             _MK_SHIFT_CONST(8)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_MUXSEL_FIELD            (_MK_SHIFT_CONST(0x3) << SATA0_AHCI_FBS_DBG_0_0_PMP_MUXSEL_SHIFT)
#define SATA0_AHCI_FBS_DBG_0_0_PMP_MUXSEL_RANGE            9:8
#define SATA0_AHCI_FBS_DBG_0_0_PMP_MUXSEL_WOFFSET          0
#define SATA0_BM0_0                                        0x000009D0
#define SATA0_BM0_0_SECURE                                 0
#define SATA0_BM0_0_WORD_COUNT                             1
#define SATA0_BM0_0_RESET_VAL                              0x0
#define SATA0_BM0_0_RESET_MASK                             0x0
#define SATA0_BM0_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM0_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM0_0_READ_MASK                              0xffffffff
#define SATA0_BM0_0_WRITE_MASK                             0x0
#define SATA0_BM0_0_DBG_CHX_BM_ADDRESS_SHIFT                _MK_SHIFT_CONST(0)
#define SATA0_BM0_0_DBG_CHX_BM_ADDRESS_FIELD               (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM0_0_DBG_CHX_BM_ADDRESS_SHIFT)
#define SATA0_BM0_0_DBG_CHX_BM_ADDRESS_RANGE               31:0
#define SATA0_BM0_0_DBG_CHX_BM_ADDRESS_WOFFSET             0
#define SATA0_BM0_0_DBG_CHX_BM_ADDRESS_0                   _MK_ENUM_CONST(0x00000000)
// Warning: unsupported define: #define T_SATA0_BM0__NO_CHECK                                0x0 /*       */
#define SATA0_BM1_0                                        0x000009D4
#define SATA0_BM1_0_SECURE                                 0
#define SATA0_BM1_0_WORD_COUNT                             1
#define SATA0_BM1_0_RESET_VAL                              0x0
#define SATA0_BM1_0_RESET_MASK                             0x0
#define SATA0_BM1_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM1_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM1_0_READ_MASK                              0xffffffff
#define SATA0_BM1_0_WRITE_MASK                             0x0
#define SATA0_BM1_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM1_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM1_0_REG_SHIFT)
#define SATA0_BM1_0_REG_RANGE                              31:0
#define SATA0_BM1_0_REG_WOFFSET                            0
#define SATA0_BM1_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM2_0                                        0x000009D8
#define SATA0_BM2_0_SECURE                                 0
#define SATA0_BM2_0_WORD_COUNT                             1
#define SATA0_BM2_0_RESET_VAL                              0x0
#define SATA0_BM2_0_RESET_MASK                             0x0
#define SATA0_BM2_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM2_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM2_0_READ_MASK                              0xffffffff
#define SATA0_BM2_0_WRITE_MASK                             0x0
#define SATA0_BM2_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM2_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM2_0_REG_SHIFT)
#define SATA0_BM2_0_REG_RANGE                              31:0
#define SATA0_BM2_0_REG_WOFFSET                            0
#define SATA0_BM2_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM3_0                                        0x000009DC
#define SATA0_BM3_0_SECURE                                 0
#define SATA0_BM3_0_WORD_COUNT                             1
#define SATA0_BM3_0_RESET_VAL                              0x0
#define SATA0_BM3_0_RESET_MASK                             0x0
#define SATA0_BM3_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM3_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM3_0_READ_MASK                              0xffffffff
#define SATA0_BM3_0_WRITE_MASK                             0x0
#define SATA0_BM3_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM3_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM3_0_REG_SHIFT)
#define SATA0_BM3_0_REG_RANGE                              31:0
#define SATA0_BM3_0_REG_WOFFSET                            0
#define SATA0_BM3_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM4_0                                        0x000009E0
#define SATA0_BM4_0_SECURE                                 0
#define SATA0_BM4_0_WORD_COUNT                             1
#define SATA0_BM4_0_RESET_VAL                              0x0
#define SATA0_BM4_0_RESET_MASK                             0x0
#define SATA0_BM4_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM4_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM4_0_READ_MASK                              0xffffffff
#define SATA0_BM4_0_WRITE_MASK                             0x0
#define SATA0_BM4_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM4_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM4_0_REG_SHIFT)
#define SATA0_BM4_0_REG_RANGE                              31:0
#define SATA0_BM4_0_REG_WOFFSET                            0
#define SATA0_BM4_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM5_0                                        0x000009E4
#define SATA0_BM5_0_SECURE                                 0
#define SATA0_BM5_0_WORD_COUNT                             1
#define SATA0_BM5_0_RESET_VAL                              0x0
#define SATA0_BM5_0_RESET_MASK                             0x0
#define SATA0_BM5_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM5_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM5_0_READ_MASK                              0xffffffff
#define SATA0_BM5_0_WRITE_MASK                             0x0
#define SATA0_BM5_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM5_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM5_0_REG_SHIFT)
#define SATA0_BM5_0_REG_RANGE                              31:0
#define SATA0_BM5_0_REG_WOFFSET                            0
#define SATA0_BM5_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM6_0                                        0x000009E8
#define SATA0_BM6_0_SECURE                                 0
#define SATA0_BM6_0_WORD_COUNT                             1
#define SATA0_BM6_0_RESET_VAL                              0x0
#define SATA0_BM6_0_RESET_MASK                             0x0
#define SATA0_BM6_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM6_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM6_0_READ_MASK                              0xffffffff
#define SATA0_BM6_0_WRITE_MASK                             0x0
#define SATA0_BM6_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM6_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM6_0_REG_SHIFT)
#define SATA0_BM6_0_REG_RANGE                              31:0
#define SATA0_BM6_0_REG_WOFFSET                            0
#define SATA0_BM6_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM7_0                                        0x000009EC
#define SATA0_BM7_0_SECURE                                 0
#define SATA0_BM7_0_WORD_COUNT                             1
#define SATA0_BM7_0_RESET_VAL                              0x0
#define SATA0_BM7_0_RESET_MASK                             0x0
#define SATA0_BM7_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM7_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM7_0_READ_MASK                              0xffffffff
#define SATA0_BM7_0_WRITE_MASK                             0x0
#define SATA0_BM7_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM7_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM7_0_REG_SHIFT)
#define SATA0_BM7_0_REG_RANGE                              31:0
#define SATA0_BM7_0_REG_WOFFSET                            0
#define SATA0_BM7_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_BM8_0                                        0x000009F0
#define SATA0_BM8_0_SECURE                                 0
#define SATA0_BM8_0_WORD_COUNT                             1
#define SATA0_BM8_0_RESET_VAL                              0x0
#define SATA0_BM8_0_RESET_MASK                             0x0
#define SATA0_BM8_0_SW_DEFAULT_VAL                         0x0
#define SATA0_BM8_0_SW_DEFAULT_MASK                        0x0
#define SATA0_BM8_0_READ_MASK                              0xffffffff
#define SATA0_BM8_0_WRITE_MASK                             0x0
#define SATA0_BM8_0_REG_SHIFT                               _MK_SHIFT_CONST(0)
#define SATA0_BM8_0_REG_FIELD                              (_MK_SHIFT_CONST(0xffffffff) << SATA0_BM8_0_REG_SHIFT)
#define SATA0_BM8_0_REG_RANGE                              31:0
#define SATA0_BM8_0_REG_WOFFSET                            0
#define SATA0_BM8_0_REG_VAL                                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG2_0                                    0x000009F4
#define SATA0_CHXCFG2_0_SECURE                             0
#define SATA0_CHXCFG2_0_WORD_COUNT                         1
#define SATA0_CHXCFG2_0_RESET_VAL                          0x0
#define SATA0_CHXCFG2_0_RESET_MASK                         0x0
#define SATA0_CHXCFG2_0_SW_DEFAULT_VAL                     0x0
#define SATA0_CHXCFG2_0_SW_DEFAULT_MASK                    0x0
#define SATA0_CHXCFG2_0_READ_MASK                          0xbfffffff
#define SATA0_CHXCFG2_0_WRITE_MASK                         0x0
#define SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_SHIFT              _MK_SHIFT_CONST(0)
#define SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_FIELD             (_MK_SHIFT_CONST(0xffff) << SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_SHIFT)
#define SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_RANGE             15:0
#define SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_WOFFSET           0
#define SATA0_CHXCFG2_0_DBG_CHX_BM_COUNT_0                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_SHIFT           _MK_SHIFT_CONST(16)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_FIELD          (_MK_SHIFT_CONST(0x3fff) << SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_SHIFT)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_RANGE          29:16
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_WOFFSET        0
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_ADDRESS_0              _MK_ENUM_CONST(0x00000000)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_SHIFT              _MK_SHIFT_CONST(31)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_FIELD             (_MK_SHIFT_CONST(0x1) << SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_SHIFT)
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_RANGE             31:31
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_WOFFSET           0
#define SATA0_CHXCFG2_0_DBG_CHX_PRD_LAST_0                 _MK_ENUM_CONST(0x00000000)
#define SATA0_INTR_0                                       0x00000AC0
#define SATA0_INTR_0_SECURE                                0
#define SATA0_INTR_0_WORD_COUNT                            1
#define SATA0_INTR_0_RESET_VAL                             0x0
#define SATA0_INTR_0_RESET_MASK                            0x0
#define SATA0_INTR_0_SW_DEFAULT_VAL                        0x0
#define SATA0_INTR_0_SW_DEFAULT_MASK                       0x0
#define SATA0_INTR_0_READ_MASK                             0xc0c00000
#define SATA0_INTR_0_WRITE_MASK                            0x0
#define SATA0_INTR_0_SEC_INTR_SHIFT                         _MK_SHIFT_CONST(31)
#define SATA0_INTR_0_SEC_INTR_FIELD                        (_MK_SHIFT_CONST(0x1) << SATA0_INTR_0_SEC_INTR_SHIFT)
#define SATA0_INTR_0_SEC_INTR_RANGE                        31:31
#define SATA0_INTR_0_SEC_INTR_WOFFSET                      0
#define SATA0_INTR_0_SEC_INTR__WRNPRDCHK                   _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_SEC_INTR_PENDING                      _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_SEC_INTR_NOT_PENDING                  _MK_ENUM_CONST(0x00000000)
#define SATA0_INTR_0_PRI_INTR_SHIFT                         _MK_SHIFT_CONST(30)
#define SATA0_INTR_0_PRI_INTR_FIELD                        (_MK_SHIFT_CONST(0x1) << SATA0_INTR_0_PRI_INTR_SHIFT)
#define SATA0_INTR_0_PRI_INTR_RANGE                        30:30
#define SATA0_INTR_0_PRI_INTR_WOFFSET                      0
#define SATA0_INTR_0_PRI_INTR__WRNPRDCHK                   _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_PRI_INTR_PENDING                      _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_PRI_INTR_NOT_PENDING                  _MK_ENUM_CONST(0x00000000)
#define SATA0_INTR_0_SEC_INTR1_SHIFT                        _MK_SHIFT_CONST(23)
#define SATA0_INTR_0_SEC_INTR1_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_INTR_0_SEC_INTR1_SHIFT)
#define SATA0_INTR_0_SEC_INTR1_RANGE                       23:23
#define SATA0_INTR_0_SEC_INTR1_WOFFSET                     0
#define SATA0_INTR_0_SEC_INTR1__WRNPRDCHK                  _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_SEC_INTR1_PENDING                     _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_SEC_INTR1_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define SATA0_INTR_0_PRI_INTR1_SHIFT                        _MK_SHIFT_CONST(22)
#define SATA0_INTR_0_PRI_INTR1_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_INTR_0_PRI_INTR1_SHIFT)
#define SATA0_INTR_0_PRI_INTR1_RANGE                       22:22
#define SATA0_INTR_0_PRI_INTR1_WOFFSET                     0
#define SATA0_INTR_0_PRI_INTR1__WRNPRDCHK                  _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_PRI_INTR1_PENDING                     _MK_ENUM_CONST(0x00000001)
#define SATA0_INTR_0_PRI_INTR1_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PORT_STATES_0                            0x00000AC4
#define SATA0_CHX_PORT_STATES_0_SECURE                     0
#define SATA0_CHX_PORT_STATES_0_WORD_COUNT                 1
#define SATA0_CHX_PORT_STATES_0_RESET_VAL                  0x0
#define SATA0_CHX_PORT_STATES_0_RESET_MASK                 0x0
#define SATA0_CHX_PORT_STATES_0_SW_DEFAULT_VAL             0x0
#define SATA0_CHX_PORT_STATES_0_SW_DEFAULT_MASK            0x0
#define SATA0_CHX_PORT_STATES_0_READ_MASK                  0xffff7f3f
#define SATA0_CHX_PORT_STATES_0_WRITE_MASK                 0x0
#define SATA0_CHX_PORT_STATES_0_LINK_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA0_CHX_PORT_STATES_0_LINK_FIELD                 (_MK_SHIFT_CONST(0x3f) << SATA0_CHX_PORT_STATES_0_LINK_SHIFT)
#define SATA0_CHX_PORT_STATES_0_LINK_RANGE                 5:0
#define SATA0_CHX_PORT_STATES_0_LINK_WOFFSET               0
#define SATA0_CHX_PORT_STATES_0_LINK_INIT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PORT_STATES_0_TPRT_SHIFT                  _MK_SHIFT_CONST(8)
#define SATA0_CHX_PORT_STATES_0_TPRT_FIELD                 (_MK_SHIFT_CONST(0x7f) << SATA0_CHX_PORT_STATES_0_TPRT_SHIFT)
#define SATA0_CHX_PORT_STATES_0_TPRT_RANGE                 14:8
#define SATA0_CHX_PORT_STATES_0_TPRT_WOFFSET               0
#define SATA0_CHX_PORT_STATES_0_TPRT_INIT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PORT_STATES_0_H_AHCI_SHIFT                _MK_SHIFT_CONST(16)
#define SATA0_CHX_PORT_STATES_0_H_AHCI_FIELD               (_MK_SHIFT_CONST(0x7f) << SATA0_CHX_PORT_STATES_0_H_AHCI_SHIFT)
#define SATA0_CHX_PORT_STATES_0_H_AHCI_RANGE               22:16
#define SATA0_CHX_PORT_STATES_0_H_AHCI_WOFFSET             0
#define SATA0_CHX_PORT_STATES_0_H_AHCI_INIT                _MK_ENUM_CONST(0x00000000)
#define SATA0_CHX_PORT_STATES_0_P_AHCI_SHIFT                _MK_SHIFT_CONST(23)
#define SATA0_CHX_PORT_STATES_0_P_AHCI_FIELD               (_MK_SHIFT_CONST(0x1ff) << SATA0_CHX_PORT_STATES_0_P_AHCI_SHIFT)
#define SATA0_CHX_PORT_STATES_0_P_AHCI_RANGE               31:23
#define SATA0_CHX_PORT_STATES_0_P_AHCI_WOFFSET             0
#define SATA0_CHX_PORT_STATES_0_P_AHCI_INIT                _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0                                       0x00000C00
#define SATA0_EMU1_0_SECURE                                0
#define SATA0_EMU1_0_WORD_COUNT                            1
#define SATA0_EMU1_0_RESET_VAL                             0x0
#define SATA0_EMU1_0_RESET_MASK                            0x0
#define SATA0_EMU1_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU1_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU1_0_READ_MASK                             0xf7ffff7f
#define SATA0_EMU1_0_WRITE_MASK                            0xf7ffff71
#define SATA0_EMU1_0_RESET_ON_COMRESET_SHIFT                _MK_SHIFT_CONST(0)
#define SATA0_EMU1_0_RESET_ON_COMRESET_FIELD               (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_RESET_ON_COMRESET_SHIFT)
#define SATA0_EMU1_0_RESET_ON_COMRESET_RANGE               0:0
#define SATA0_EMU1_0_RESET_ON_COMRESET_WOFFSET             0
#define SATA0_EMU1_0_RESET_ON_COMRESET__WRNPRDCHK          _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_RESET_ON_COMRESET_YES                 _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_RESET_ON_COMRESET_NO                  _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_SEL_SHIFT                          _MK_SHIFT_CONST(1)
#define SATA0_EMU1_0_PHY_SEL_FIELD                         (_MK_SHIFT_CONST(0x7) << SATA0_EMU1_0_PHY_SEL_SHIFT)
#define SATA0_EMU1_0_PHY_SEL_RANGE                         3:1
#define SATA0_EMU1_0_PHY_SEL_WOFFSET                       0
#define SATA0_EMU1_0_PHY_SEL_NOTHING                       _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_SEL_MARVELL                       _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_SEL_SI                            _MK_ENUM_CONST(0x00000002)
#define SATA0_EMU1_0_PHY_SEL_NVDA_EXT                      _MK_ENUM_CONST(0x00000003)
#define SATA0_EMU1_0_PHY_SEL_NVDA_INT                      _MK_ENUM_CONST(0x00000004)
#define SATA0_EMU1_0_PHY_DATA_EARLY_SHIFT                   _MK_SHIFT_CONST(4)
#define SATA0_EMU1_0_PHY_DATA_EARLY_FIELD                  (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_DATA_EARLY_SHIFT)
#define SATA0_EMU1_0_PHY_DATA_EARLY_RANGE                  4:4
#define SATA0_EMU1_0_PHY_DATA_EARLY_WOFFSET                0
#define SATA0_EMU1_0_PHY_DATA_EARLY_NO                     _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_DATA_EARLY_YES                    _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_SHIFT                  _MK_SHIFT_CONST(5)
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_FIELD                 (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_TXCLK_EARLY_SHIFT)
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_RANGE                 5:5
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_WOFFSET               0
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_NO                    _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_TXCLK_EARLY_YES                   _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_PM_EN_SHIFT                        _MK_SHIFT_CONST(6)
#define SATA0_EMU1_0_PHY_PM_EN_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_PM_EN_SHIFT)
#define SATA0_EMU1_0_PHY_PM_EN_RANGE                       6:6
#define SATA0_EMU1_0_PHY_PM_EN_WOFFSET                     0
#define SATA0_EMU1_0_PHY_PM_EN_NO                          _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_PM_EN_YES                         _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_UART_DIV_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA0_EMU1_0_PHY_UART_DIV_FIELD                    (_MK_SHIFT_CONST(0xff) << SATA0_EMU1_0_PHY_UART_DIV_SHIFT)
#define SATA0_EMU1_0_PHY_UART_DIV_RANGE                    15:8
#define SATA0_EMU1_0_PHY_UART_DIV_WOFFSET                  0
#define SATA0_EMU1_0_PHY_UART_DIV_DEFAULT                  _MK_ENUM_CONST(0x0000000F)
#define SATA0_EMU1_0_PHY_UART_SAMPLE_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_EMU1_0_PHY_UART_SAMPLE_FIELD                 (_MK_SHIFT_CONST(0xff) << SATA0_EMU1_0_PHY_UART_SAMPLE_SHIFT)
#define SATA0_EMU1_0_PHY_UART_SAMPLE_RANGE                 23:16
#define SATA0_EMU1_0_PHY_UART_SAMPLE_WOFFSET               0
#define SATA0_EMU1_0_PHY_UART_SAMPLE_DEFAULT               _MK_ENUM_CONST(0x00000006)
#define SATA0_EMU1_0_PHY_BYPASS_EN_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA0_EMU1_0_PHY_BYPASS_EN_FIELD                   (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_BYPASS_EN_SHIFT)
#define SATA0_EMU1_0_PHY_BYPASS_EN_RANGE                   24:24
#define SATA0_EMU1_0_PHY_BYPASS_EN_WOFFSET                 0
#define SATA0_EMU1_0_PHY_BYPASS_EN_NO                      _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_BYPASS_EN_YES                     _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_SHIFT            _MK_SHIFT_CONST(25)
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_FIELD           (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_SHIFT)
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_RANGE           25:25
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_WOFFSET         0
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_NO              _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_ABSORB_ALIGN_PRIM_YES             _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_USE_RBC1_SHIFT                     _MK_SHIFT_CONST(26)
#define SATA0_EMU1_0_PHY_USE_RBC1_FIELD                    (_MK_SHIFT_CONST(0x1) << SATA0_EMU1_0_PHY_USE_RBC1_SHIFT)
#define SATA0_EMU1_0_PHY_USE_RBC1_RANGE                    26:26
#define SATA0_EMU1_0_PHY_USE_RBC1_WOFFSET                  0
#define SATA0_EMU1_0_PHY_USE_RBC1_NO                       _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU1_0_PHY_USE_RBC1_YES                      _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU1_0_PHY_UART_TIMEOUT_SHIFT                 _MK_SHIFT_CONST(28)
#define SATA0_EMU1_0_PHY_UART_TIMEOUT_FIELD                (_MK_SHIFT_CONST(0xf) << SATA0_EMU1_0_PHY_UART_TIMEOUT_SHIFT)
#define SATA0_EMU1_0_PHY_UART_TIMEOUT_RANGE                31:28
#define SATA0_EMU1_0_PHY_UART_TIMEOUT_WOFFSET              0
#define SATA0_EMU1_0_PHY_UART_TIMEOUT_INIT                 _MK_ENUM_CONST(0x00000004)
#define SATA0_EMU2_0                                       0x00000C04
#define SATA0_EMU2_0_SECURE                                0
#define SATA0_EMU2_0_WORD_COUNT                            1
#define SATA0_EMU2_0_RESET_VAL                             0x0
#define SATA0_EMU2_0_RESET_MASK                            0x0
#define SATA0_EMU2_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU2_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU2_0_READ_MASK                             0xff01ffff
#define SATA0_EMU2_0_WRITE_MASK                            0xff000000
#define SATA0_EMU2_0_RSVD_SHIFT                             _MK_SHIFT_CONST(0)
#define SATA0_EMU2_0_RSVD_FIELD                            (_MK_SHIFT_CONST(0x1ffff) << SATA0_EMU2_0_RSVD_SHIFT)
#define SATA0_EMU2_0_RSVD_RANGE                            16:0
#define SATA0_EMU2_0_RSVD_WOFFSET                          0
#define SATA0_EMU2_0_RSVD_INIT                             _MK_ENUM_CONST(0x0)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_SHIFT              _MK_SHIFT_CONST(24)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_FIELD             (_MK_SHIFT_CONST(0x7) << SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_SHIFT)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RANGE             26:24
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_WOFFSET           0
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_ZERO              _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_ONE               _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_TWO               _MK_ENUM_CONST(0x00000002)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_THREE             _MK_ENUM_CONST(0x00000003)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_SHIFT     _MK_SHIFT_CONST(27)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_FIELD    (_MK_SHIFT_CONST(0xf) << SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_SHIFT)
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_RANGE    30:27
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_WOFFSET  0
#define SATA0_EMU2_0_AHCI_DEBUG_PORT_SEL_RESERVED_ZERO     _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU2_0_RETRY_CTL_FIS_SRST_SHIFT               _MK_SHIFT_CONST(31)
#define SATA0_EMU2_0_RETRY_CTL_FIS_SRST_FIELD              (_MK_SHIFT_CONST(0x1) << SATA0_EMU2_0_RETRY_CTL_FIS_SRST_SHIFT)
#define SATA0_EMU2_0_RETRY_CTL_FIS_SRST_RANGE              31:31
#define SATA0_EMU2_0_RETRY_CTL_FIS_SRST_WOFFSET            0
#define SATA0_EMU2_0_RETRY_CTL_FIS_SRST_INIT               _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU3_0                                       0x00000C08
#define SATA0_EMU3_0_SECURE                                0
#define SATA0_EMU3_0_WORD_COUNT                            1
#define SATA0_EMU3_0_RESET_VAL                             0x0
#define SATA0_EMU3_0_RESET_MASK                            0x0
#define SATA0_EMU3_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU3_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU3_0_READ_MASK                             0xffffffff
#define SATA0_EMU3_0_WRITE_MASK                            0x1ff
#define SATA0_EMU3_0_UART_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_EMU3_0_UART_ADDR_FIELD                       (_MK_SHIFT_CONST(0xff) << SATA0_EMU3_0_UART_ADDR_SHIFT)
#define SATA0_EMU3_0_UART_ADDR_RANGE                       7:0
#define SATA0_EMU3_0_UART_ADDR_WOFFSET                     0
#define SATA0_EMU3_0_UART_ADDR__NOPRDCHK                   _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU3_0_UART_ADDR_0                           _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU3_0_UART_CMD_SHIFT                         _MK_SHIFT_CONST(8)
#define SATA0_EMU3_0_UART_CMD_FIELD                        (_MK_SHIFT_CONST(0x1) << SATA0_EMU3_0_UART_CMD_SHIFT)
#define SATA0_EMU3_0_UART_CMD_RANGE                        8:8
#define SATA0_EMU3_0_UART_CMD_WOFFSET                      0
#define SATA0_EMU3_0_UART_CMD__NOPRDCHK                    _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU3_0_UART_CMD_READ                         _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU3_0_UART_CMD_WRITE                        _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU3_0_UART_RESERVED1_SHIFT                   _MK_SHIFT_CONST(9)
#define SATA0_EMU3_0_UART_RESERVED1_FIELD                  (_MK_SHIFT_CONST(0x7) << SATA0_EMU3_0_UART_RESERVED1_SHIFT)
#define SATA0_EMU3_0_UART_RESERVED1_RANGE                  11:9
#define SATA0_EMU3_0_UART_RESERVED1_WOFFSET                0
#define SATA0_EMU3_0_UART_RESERVED1_0                      _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU3_0_UART_STATUS_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA0_EMU3_0_UART_STATUS_FIELD                     (_MK_SHIFT_CONST(0x1) << SATA0_EMU3_0_UART_STATUS_SHIFT)
#define SATA0_EMU3_0_UART_STATUS_RANGE                     12:12
#define SATA0_EMU3_0_UART_STATUS_WOFFSET                   0
#define SATA0_EMU3_0_UART_STATUS_BUSY                      _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU3_0_UART_STATUS_DONE                      _MK_ENUM_CONST(0x00000001)
#define SATA0_EMU3_0_UART_RESERVED_SHIFT                    _MK_SHIFT_CONST(13)
#define SATA0_EMU3_0_UART_RESERVED_FIELD                   (_MK_SHIFT_CONST(0x7ffff) << SATA0_EMU3_0_UART_RESERVED_SHIFT)
#define SATA0_EMU3_0_UART_RESERVED_RANGE                   31:13
#define SATA0_EMU3_0_UART_RESERVED_WOFFSET                 0
#define SATA0_EMU3_0_UART_RESERVED_0                       _MK_ENUM_CONST(0x00000000)
// Warning: unsupported define: #define T_SATA0_EMU3_UART_STATUS__NO_CHECK                    0x0 /*       */
#define SATA0_EMU4_0                                       0x00000C0C
#define SATA0_EMU4_0_SECURE                                0
#define SATA0_EMU4_0_WORD_COUNT                            1
#define SATA0_EMU4_0_RESET_VAL                             0x0
#define SATA0_EMU4_0_RESET_MASK                            0x0
#define SATA0_EMU4_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU4_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU4_0_READ_MASK                             0xffffffff
#define SATA0_EMU4_0_WRITE_MASK                            0x0
#define SATA0_EMU4_0_UART_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA0_EMU4_0_UART_DATA_FIELD                       (_MK_SHIFT_CONST(0xffffffff) << SATA0_EMU4_0_UART_DATA_SHIFT)
#define SATA0_EMU4_0_UART_DATA_RANGE                       31:0
#define SATA0_EMU4_0_UART_DATA_WOFFSET                     0
#define SATA0_EMU4_0_UART_DATA_0                           _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU5_0                                       0x00000C10
#define SATA0_EMU5_0_SECURE                                0
#define SATA0_EMU5_0_WORD_COUNT                            1
#define SATA0_EMU5_0_RESET_VAL                             0x0
#define SATA0_EMU5_0_RESET_MASK                            0x0
#define SATA0_EMU5_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU5_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU5_0_READ_MASK                             0xff0000
#define SATA0_EMU5_0_WRITE_MASK                            0x7f0000
#define SATA0_EMU5_0_RXDATA_IB_DELAY_SHIFT                  _MK_SHIFT_CONST(16)
#define SATA0_EMU5_0_RXDATA_IB_DELAY_FIELD                 (_MK_SHIFT_CONST(0x7) << SATA0_EMU5_0_RXDATA_IB_DELAY_SHIFT)
#define SATA0_EMU5_0_RXDATA_IB_DELAY_RANGE                 18:16
#define SATA0_EMU5_0_RXDATA_IB_DELAY_WOFFSET               0
#define SATA0_EMU5_0_RXDATA_IB_DELAY_INIT                  _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU5_0_IMP_19_SHIFT                           _MK_SHIFT_CONST(19)
#define SATA0_EMU5_0_IMP_19_FIELD                          (_MK_SHIFT_CONST(0x1) << SATA0_EMU5_0_IMP_19_SHIFT)
#define SATA0_EMU5_0_IMP_19_RANGE                          19:19
#define SATA0_EMU5_0_IMP_19_WOFFSET                        0
#define SATA0_EMU5_0_IMP_19_INIT                           _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU5_0_RXCLK_IB_DELAY_SHIFT                   _MK_SHIFT_CONST(20)
#define SATA0_EMU5_0_RXCLK_IB_DELAY_FIELD                  (_MK_SHIFT_CONST(0x7) << SATA0_EMU5_0_RXCLK_IB_DELAY_SHIFT)
#define SATA0_EMU5_0_RXCLK_IB_DELAY_RANGE                  22:20
#define SATA0_EMU5_0_RXCLK_IB_DELAY_WOFFSET                0
#define SATA0_EMU5_0_RXCLK_IB_DELAY_INIT                   _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU5_0_RESERVED2_SHIFT                        _MK_SHIFT_CONST(23)
#define SATA0_EMU5_0_RESERVED2_FIELD                       (_MK_SHIFT_CONST(0x1) << SATA0_EMU5_0_RESERVED2_SHIFT)
#define SATA0_EMU5_0_RESERVED2_RANGE                       23:23
#define SATA0_EMU5_0_RESERVED2_WOFFSET                     0
#define SATA0_EMU5_0_RESERVED2_0                           _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU6_0                                       0x00000C14
#define SATA0_EMU6_0_SECURE                                0
#define SATA0_EMU6_0_WORD_COUNT                            1
#define SATA0_EMU6_0_RESET_VAL                             0x0
#define SATA0_EMU6_0_RESET_MASK                            0x0
#define SATA0_EMU6_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU6_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU6_0_READ_MASK                             0xffffffff
#define SATA0_EMU6_0_WRITE_MASK                            0xffffffff
#define SATA0_EMU6_0_EMU_BUS_3_SEL_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA0_EMU6_0_EMU_BUS_3_SEL_FIELD                   (_MK_SHIFT_CONST(0xff) << SATA0_EMU6_0_EMU_BUS_3_SEL_SHIFT)
#define SATA0_EMU6_0_EMU_BUS_3_SEL_RANGE                   31:24
#define SATA0_EMU6_0_EMU_BUS_3_SEL_WOFFSET                 0
#define SATA0_EMU6_0_EMU_BUS_3_SEL_INIT                    _MK_ENUM_CONST(0x00000003)
#define SATA0_EMU6_0_EMU_BUS_2_SEL_SHIFT                    _MK_SHIFT_CONST(16)
#define SATA0_EMU6_0_EMU_BUS_2_SEL_FIELD                   (_MK_SHIFT_CONST(0xff) << SATA0_EMU6_0_EMU_BUS_2_SEL_SHIFT)
#define SATA0_EMU6_0_EMU_BUS_2_SEL_RANGE                   23:16
#define SATA0_EMU6_0_EMU_BUS_2_SEL_WOFFSET                 0
#define SATA0_EMU6_0_EMU_BUS_2_SEL_INIT                    _MK_ENUM_CONST(0x00000002)
#define SATA0_EMU6_0_EMU_BUS_1_SEL_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA0_EMU6_0_EMU_BUS_1_SEL_FIELD                   (_MK_SHIFT_CONST(0xff) << SATA0_EMU6_0_EMU_BUS_1_SEL_SHIFT)
#define SATA0_EMU6_0_EMU_BUS_1_SEL_RANGE                   15:8
#define SATA0_EMU6_0_EMU_BUS_1_SEL_WOFFSET                 0
#define SATA0_EMU6_0_EMU_BUS_1_SEL_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU6_0_EMU_BUS_0_SEL_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA0_EMU6_0_EMU_BUS_0_SEL_FIELD                   (_MK_SHIFT_CONST(0xff) << SATA0_EMU6_0_EMU_BUS_0_SEL_SHIFT)
#define SATA0_EMU6_0_EMU_BUS_0_SEL_RANGE                   7:0
#define SATA0_EMU6_0_EMU_BUS_0_SEL_WOFFSET                 0
#define SATA0_EMU6_0_EMU_BUS_0_SEL_INIT                    _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU7_0                                       0x00000C18
#define SATA0_EMU7_0_SECURE                                0
#define SATA0_EMU7_0_WORD_COUNT                            1
#define SATA0_EMU7_0_RESET_VAL                             0x0
#define SATA0_EMU7_0_RESET_MASK                            0x0
#define SATA0_EMU7_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU7_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU7_0_READ_MASK                             0xffffffff
#define SATA0_EMU7_0_WRITE_MASK                            0x0
#define SATA0_EMU7_0_RESERVED_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_EMU7_0_RESERVED_FIELD                        (_MK_SHIFT_CONST(0xffffffff) << SATA0_EMU7_0_RESERVED_SHIFT)
#define SATA0_EMU7_0_RESERVED_RANGE                        31:0
#define SATA0_EMU7_0_RESERVED_WOFFSET                      0
#define SATA0_EMU7_0_RESERVED_0                            _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU8_0                                       0x00000C1C
#define SATA0_EMU8_0_SECURE                                0
#define SATA0_EMU8_0_WORD_COUNT                            1
#define SATA0_EMU8_0_RESET_VAL                             0x0
#define SATA0_EMU8_0_RESET_MASK                            0x0
#define SATA0_EMU8_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU8_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU8_0_READ_MASK                             0xffffffff
#define SATA0_EMU8_0_WRITE_MASK                            0x0
#define SATA0_EMU8_0_RESERVED_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_EMU8_0_RESERVED_FIELD                        (_MK_SHIFT_CONST(0xffffffff) << SATA0_EMU8_0_RESERVED_SHIFT)
#define SATA0_EMU8_0_RESERVED_RANGE                        31:0
#define SATA0_EMU8_0_RESERVED_WOFFSET                      0
#define SATA0_EMU8_0_RESERVED_0                            _MK_ENUM_CONST(0x00000000)
#define SATA0_EMU9_0                                       0x00000C20
#define SATA0_EMU9_0_SECURE                                0
#define SATA0_EMU9_0_WORD_COUNT                            1
#define SATA0_EMU9_0_RESET_VAL                             0x0
#define SATA0_EMU9_0_RESET_MASK                            0x0
#define SATA0_EMU9_0_SW_DEFAULT_VAL                        0x0
#define SATA0_EMU9_0_SW_DEFAULT_MASK                       0x0
#define SATA0_EMU9_0_READ_MASK                             0xffffffff
#define SATA0_EMU9_0_WRITE_MASK                            0x0
#define SATA0_EMU9_0_RESERVED_SHIFT                         _MK_SHIFT_CONST(0)
#define SATA0_EMU9_0_RESERVED_FIELD                        (_MK_SHIFT_CONST(0xffffffff) << SATA0_EMU9_0_RESERVED_SHIFT)
#define SATA0_EMU9_0_RESERVED_RANGE                        31:0
#define SATA0_EMU9_0_RESERVED_WOFFSET                      0
#define SATA0_EMU9_0_RESERVED_0                            _MK_ENUM_CONST(0x00000000)

// REGISTER LIST

#define LIST_SATA0_REGS(_op_) \
  _op_(SATA0_CFG_0_0) \
  _op_(SATA0_CFG_1_0) \
  _op_(SATA0_CFG_2_0) \
  _op_(SATA0_CFG_3_0) \
  _op_(SATA0_CFG_4_0) \
  _op_(SATA0_CFG_5_0) \
  _op_(SATA0_CFG_6_0) \
  _op_(SATA0_CFG_7_0) \
  _op_(SATA0_CFG_8_0) \
  _op_(SATA0_CFG_9_0) \
  _op_(SATA0_CFG_10_0) \
  _op_(SATA0_CFG_11_0) \
  _op_(SATA0_CFG_12_0) \
  _op_(SATA0_CFG_13_0) \
  _op_(SATA0_CFG_14_0) \
  _op_(SATA0_CFG_15_0) \
  _op_(SATA0_CFG_16_0) \
  _op_(SATA0_CFG_17_0) \
  _op_(SATA0_CFG_18_0) \
  _op_(SATA0_FPCI_DBG_0_0) \
  _op_(SATA0_FPCI_DBG_1_0) \
  _op_(SATA0_FPCI_SW_0) \
  _op_(SATA0_ATACAP0_0) \
  _op_(SATA0_ATACAP1_0) \
  _op_(SATA0_CFG_35_0) \
  _op_(SATA0_AHCI_IDP1_0) \
  _op_(SATA0_MSI_CTRL_0) \
  _op_(SATA0_MSI_ADDR1_0) \
  _op_(SATA0_MSI_ADDR2_0) \
  _op_(SATA0_MSI_DATA_0) \
  _op_(SATA0_MSI_QUEUE_0) \
  _op_(SATA0_MSI_MAP_0) \
  _op_(SATA0_INDIRECT_IDP0_0) \
  _op_(SATA0_INDIRECT_IDP1_0) \
  _op_(SATA0_FPCICFG_0) \
  _op_(SATA0_SCRATCH_1_0) \
  _op_(SATA0_NVOOB_0) \
  _op_(SATA0_CROSS_BAR_0) \
  _op_(SATA0_PMUCTL_0) \
  _op_(SATA0_CFG_PHY_0_0) \
  _op_(SATA0_CFG_PHY_POWER_0) \
  _op_(SATA0_CFG_PHY_POWER_1_0) \
  _op_(SATA0_CFG_PHY_1_0) \
  _op_(SATA0_CFG2NVOOB_1_0) \
  _op_(SATA0_CFG2NVOOB_2_0) \
  _op_(SATA0_CFG_PHY_ACTIVE_0) \
  _op_(SATA0_FIFO_0) \
  _op_(SATA0_CFG_LINK_0_0) \
  _op_(SATA0_CFG_LINK_1_0) \
  _op_(SATA0_CFG_LINK_2_0) \
  _op_(SATA0_CFG_TRANS_0_0) \
  _op_(SATA0_ALPM_CTRL_0) \
  _op_(SATA0_FBS_CONFIG_0_0) \
  _op_(SATA0_CHX_FBS_CONFIG_1_0) \
  _op_(SATA0_AHCI_HBA_CAP_BKDR_0) \
  _op_(SATA0_AHCI_HBA_HOLD_GEN_0) \
  _op_(SATA0_AHCI_HBA_CYA_0_0) \
  _op_(SATA0_AHCI_HBA_BIST_OVERRIDE_CTL_0) \
  _op_(SATA0_AHCI_HBA_BIST_DWORD_0) \
  _op_(SATA0_AHCI_HBA_SPARE_1_0) \
  _op_(SATA0_AHCI_HBA_SPARE_2_0) \
  _op_(SATA0_AHCI_HBA_DYN_CLK_CLAMP_0) \
  _op_(SATA0_AHCI_CFG_ERR_CTRL_0) \
  _op_(SATA0_AHCI_HBA_CAP2_BKDR_0) \
  _op_(SATA0_AHCI_HBA_CYA_1_0) \
  _op_(SATA0_AHCI_HBA_PI_BKDR_0) \
  _op_(SATA0_AHCI_HBA_PRE_STAGING_CONTROL_0) \
  _op_(SATA0_CFG_0) \
  _op_(SATA0_CYA_SHADOW_0) \
  _op_(SATA0_CFG_FPCI_0_0) \
  _op_(SATA0_IDE1_0) \
  _op_(SATA0_CFG_ESATA_CTRL_0) \
  _op_(SATA0_FUSE_0) \
  _op_(SATA0_CYA1_0) \
  _op_(SATA0_BKDOOR_CC_0) \
  _op_(SATA0_CFG_CTRL_1_0) \
  _op_(SATA0_CFG_POWER_GATE_0) \
  _op_(SATA0_CFG_CTL_GLUE_0) \
  _op_(SATA0_CFG_CTL_FA_0) \
  _op_(SATA0_PERF0_0) \
  _op_(SATA0_PERF1_0) \
  _op_(SATA0_SPARE_0_0) \
  _op_(SATA0_SPARE_1_0) \
  _op_(SATA0_SPARE_2_0) \
  _op_(SATA0_SPARE_3_0) \
  _op_(SATA0_CHXCFG1_0) \
  _op_(SATA0_PHY_CTRL_0) \
  _op_(SATA0_LDT_0) \
  _op_(SATA0_CTRL_0) \
  _op_(SATA0_CFG_SATA_0) \
  _op_(SATA0_DBG0_0) \
  _op_(SATA0_LOWPOWER_COUNT_0) \
  _op_(SATA0_AO_SPARE_0_0) \
  _op_(SATA0_AO_SPARE_1_0) \
  _op_(SATA0_INDEX_0) \
  _op_(SATA0_CHX_MISC_0) \
  _op_(SATA0_CHX_PHY_CTRL1_GEN1_0) \
  _op_(SATA0_CHX_PHY_CTRL1_GEN2_0) \
  _op_(SATA0_CHX_PHY_CTRL1_GEN3_0) \
  _op_(SATA0_CHX_PHY_CTRL2_0) \
  _op_(SATA0_CHX_PHY_CTRL3_0) \
  _op_(SATA0_CHX_PHY_CTRL4_0) \
  _op_(SATA0_CHX_PHY_CTRL5_0) \
  _op_(SATA0_CHX_PHY_CTRL6_0) \
  _op_(SATA0_CHXCFG3_0) \
  _op_(SATA0_CHXCFG4_CHX_0) \
  _op_(SATA0_PRBS_CHX_0) \
  _op_(SATA0_CHX_LINK0_0) \
  _op_(SATA0_CHX_AHCI_PORT_PXTFD_BKDR_0) \
  _op_(SATA0_CHX_AHCI_PORT_PXSIG_BKDR_0) \
  _op_(SATA0_CHX_AHCI_PORT_PXSSTS_BKDR_0) \
  _op_(SATA0_CHX_GLUE_0) \
  _op_(SATA0_DBG_31_0_0) \
  _op_(SATA0_DBG_63_32_0) \
  _op_(SATA0_DBG_95_64_0) \
  _op_(SATA0_DBG_127_96_0) \
  _op_(SATA0_DBG_CH_SELECT_0) \
  _op_(SATA0_AHCI_DBG_31_0_0) \
  _op_(SATA0_AHCI_DBG_63_32_0) \
  _op_(SATA0_AHCI_DBG_95_64_0) \
  _op_(SATA0_PHY_DBG_0_0) \
  _op_(SATA0_PHY_LPM_TRACKER_CTRL_0) \
  _op_(SATA0_PHY_LPM_TRACKER_COUNT_0) \
  _op_(SATA0_AHCI_FBS_DBG_0_0) \
  _op_(SATA0_BM0_0) \
  _op_(SATA0_BM1_0) \
  _op_(SATA0_BM2_0) \
  _op_(SATA0_BM3_0) \
  _op_(SATA0_BM4_0) \
  _op_(SATA0_BM5_0) \
  _op_(SATA0_BM6_0) \
  _op_(SATA0_BM7_0) \
  _op_(SATA0_BM8_0) \
  _op_(SATA0_CHXCFG2_0) \
  _op_(SATA0_INTR_0) \
  _op_(SATA0_CHX_PORT_STATES_0) \
  _op_(SATA0_EMU1_0) \
  _op_(SATA0_EMU2_0) \
  _op_(SATA0_EMU3_0) \
  _op_(SATA0_EMU4_0) \
  _op_(SATA0_EMU5_0) \
  _op_(SATA0_EMU6_0) \
  _op_(SATA0_EMU7_0) \
  _op_(SATA0_EMU8_0) \
  _op_(SATA0_EMU9_0)


#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif
