

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Sat Jun  4 16:23:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.746|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  53873|  53873|  53873|  53873|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  53872|  53872|       296|          -|          -|   182|    no    |
        | + loop_width  |    293|    293|         3|          1|          1|   292|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      0|       0|     876|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      78|    -|
|Memory           |        3|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     117|    -|
|Register         |        -|      -|     236|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      2|     236|    1071|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |TOP_fuct_mux_32_8hbi_U67  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U68  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U69  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U70  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U71  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U72  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |TOP_fuct_mac_mulaibs_U73  |TOP_fuct_mac_mulaibs  | i0 + i1 * i2 |
    |TOP_fuct_mac_mulajbC_U74  |TOP_fuct_mac_mulajbC  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_1_2_fu_1043_p2              |     *    |      0|  0|  40|           4|           8|
    |r_V_10_1_fu_1017_p2                |     *    |      0|  0|  40|           3|           8|
    |r_V_10_2_1_fu_1075_p2              |     *    |      0|  0|  40|           3|           8|
    |r_V_10_2_fu_1062_p2                |     *    |      0|  0|  40|           2|           8|
    |ImagLoc_x_fu_670_p2                |     +    |      0|  0|  17|           2|          10|
    |i_V_fu_356_p2                      |     +    |      0|  0|  15|           8|           1|
    |j_V_fu_648_p2                      |     +    |      0|  0|  16|           9|           1|
    |p_Val2_1_fu_1146_p2                |     +    |      0|  0|  19|           8|           8|
    |p_Val2_s_fu_1114_p2                |     +    |      0|  0|  19|          12|          12|
    |p_assign_6_1_fu_488_p2             |     +    |      0|  0|  16|           3|           9|
    |p_assign_6_2_fu_514_p2             |     +    |      0|  0|  16|           3|           9|
    |sum_V_1_1_fu_1033_p2               |     +    |      0|  0|  19|          12|          12|
    |tmp3_fu_1088_p2                    |     +    |      0|  0|  19|          12|          12|
    |tmp4_fu_1104_p2                    |     +    |      0|  0|  18|          11|          11|
    |tmp5_fu_1094_p2                    |     +    |      0|  0|  17|          10|          10|
    |tmp6_fu_1128_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp7_fu_1140_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp8_fu_1134_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_14_fu_412_p2                   |     +    |      0|  0|  16|           2|           9|
    |tmp_30_cast_fu_418_p2              |     +    |      0|  0|   9|           2|           2|
    |tmp_31_fu_600_p2                   |     +    |      0|  0|   9|           1|           2|
    |tmp_38_fu_1052_p2                  |     +    |      0|  0|  19|           8|           8|
    |col_assign_3_t_fu_821_p2           |     -    |      0|  0|   9|           1|           2|
    |p_assign_1_fu_710_p2               |     -    |      0|  0|  17|           1|          10|
    |p_assign_2_fu_734_p2               |     -    |      0|  0|  17|          10|          10|
    |p_assign_7_fu_458_p2               |     -    |      0|  0|  16|           1|           9|
    |p_assign_8_fu_482_p2               |     -    |      0|  0|  11|           3|           2|
    |r_V_s_fu_992_p2                    |     -    |      0|  0|  16|           1|           9|
    |tmp_48_fu_568_p2                   |     -    |      0|  0|  11|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_933                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op165_store_state4    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_444_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_798_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_696_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1174_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_764_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_642_p2            |   icmp   |      0|  0|  13|           9|           9|
    |exitcond461_i_fu_350_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp1_fu_664_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_384_p2                     |   icmp   |      0|  0|  11|           7|           1|
    |not_i_i_fu_1168_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_11_fu_728_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_120_1_fu_396_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_12_fu_402_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_16_fu_438_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_18_fu_476_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_1_fu_390_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_2_fu_362_p2                    |   icmp   |      0|  0|  11|           8|           8|
    |tmp_9_fu_690_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_786_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_758_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1188_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_838_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_857_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_876_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_9_fu_1194_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_740_p3               |  select  |      0|  0|  10|           1|          10|
    |p_mux_i_i_cast_fu_1180_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_464_p3              |  select  |      0|  0|   9|           1|           9|
    |p_p2_i497_i_p_assign_8_fu_540_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_716_p3                 |  select  |      0|  0|  10|           1|          10|
    |src_kernel_win_0_va_6_fu_930_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_948_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_966_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_586_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_33_fu_624_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_44_fu_578_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_47_fu_616_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_770_p3                        |  select  |      0|  0|  11|           1|          11|
    |y_fu_548_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_684_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_432_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_t_fu_556_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_t_fu_594_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_2_t_fu_632_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_27_fu_562_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_50_fu_606_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_76_0_not_fu_368_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_not_fu_752_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_1162_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 876|         318|         440|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |  15|          3|    1|          3|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_311              |   9|          2|    9|         18|
    |t_V_reg_300                |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         24|   38|         96|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |brmerge_reg_1434                  |   1|   0|    1|          0|
    |exitcond460_i_reg_1416            |   1|   0|    1|          0|
    |i_V_reg_1367                      |   8|   0|    8|          0|
    |icmp_reg_1381                     |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1441       |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1447       |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1453       |  11|   0|   11|          0|
    |or_cond_i_i_reg_1425              |   1|   0|    1|          0|
    |or_cond_i_reg_1459                |   1|   0|    1|          0|
    |or_cond_i_reg_1459_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_9_reg_1463                 |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_166       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_170       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_174       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_178       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_182       |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_162       |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1401        |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1406        |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1411        |   2|   0|    2|          0|
    |src_kernel_win_0_va_1_fu_142      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_146      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_150      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_154      |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_158      |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_138        |   8|   0|    8|          0|
    |t_V_2_reg_311                     |   9|   0|    9|          0|
    |t_V_reg_300                       |   8|   0|    8|          0|
    |tmp_120_1_reg_1390                |   1|   0|    1|          0|
    |tmp_12_reg_1394                   |   1|   0|    1|          0|
    |tmp_161_0_1_cast_reg_1333         |  10|   0|   10|          0|
    |tmp_161_0_2_cast_reg_1338         |  10|   0|   10|          0|
    |tmp_161_1_2_cast_reg_1348         |   4|   0|   12|          8|
    |tmp_161_1_cast_reg_1343           |  11|   0|   11|          0|
    |tmp_161_2_1_cast_reg_1358         |   3|   0|   11|          8|
    |tmp_161_2_cast_reg_1353           |  10|   0|   10|          0|
    |tmp_1_reg_1386                    |   1|   0|    1|          0|
    |tmp_2_reg_1372                    |   1|   0|    1|          0|
    |tmp_55_reg_1429                   |   2|   0|    2|          0|
    |tmp_76_0_not_reg_1376             |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 236|   0|  252|         16|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

