<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8')">rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.88</td>
<td class="s6 cl rt"><a href="mod714.html#Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod714.html#Toggle" > 93.21</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_40005"  onclick="showContent('inst_tag_40005')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 43.05</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40005_Line" > 65.38</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40005_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod714.html#inst_tag_40005_Toggle" >  2.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40005_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_40009"  onclick="showContent('inst_tag_40009')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 43.05</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40009_Line" > 65.38</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40009_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod714.html#inst_tag_40009_Toggle" >  2.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40009_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_40008"  onclick="showContent('inst_tag_40008')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s6 cl rt"> 60.64</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40008_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40008_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40008_Toggle" > 64.25</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40008_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_40007"  onclick="showContent('inst_tag_40007')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></td>
<td class="s6 cl rt"> 65.62</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40007_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40007_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod714.html#inst_tag_40007_Toggle" > 84.16</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40007_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_40006"  onclick="showContent('inst_tag_40006')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></td>
<td class="s6 cl rt"> 67.54</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40006_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40006_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod714.html#inst_tag_40006_Toggle" > 91.86</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40006_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_40005'>
<hr>
<a name="inst_tag_40005"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_40005" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.05</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40005_Line" > 65.38</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40005_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod714.html#inst_tag_40005_Toggle" >  2.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40005_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.41</td>
<td class="s6 cl rt"> 68.97</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.22</td>
<td class="s6 cl rt"> 65.59</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.82</td>
<td class="wht cl rt"></td>
<td><a href="mod2234.html#inst_tag_197915" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_17801" id="tag_urg_inst_17801">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40009'>
<hr>
<a name="inst_tag_40009"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy29.html#tag_urg_inst_40009" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.05</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40009_Line" > 65.38</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40009_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod714.html#inst_tag_40009_Toggle" >  2.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40009_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.41</td>
<td class="s6 cl rt"> 68.97</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.79</td>
<td class="s6 cl rt"> 62.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.37</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.02</td>
<td class="wht cl rt"></td>
<td><a href="mod902.html#inst_tag_69169" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_17821" id="tag_urg_inst_17821">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40008'>
<hr>
<a name="inst_tag_40008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_40008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.64</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40008_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40008_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40008_Toggle" > 64.25</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40008_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.25</td>
<td class="s7 cl rt"> 72.41</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 64.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.78</td>
<td class="s9 cl rt"> 96.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 59.74</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.91</td>
<td class="wht cl rt"></td>
<td><a href="mod1116.html#inst_tag_76666" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_17808" id="tag_urg_inst_17808">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40007'>
<hr>
<a name="inst_tag_40007"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_40007" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.62</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40007_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40007_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod714.html#inst_tag_40007_Toggle" > 84.16</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40007_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.01</td>
<td class="s7 cl rt"> 72.41</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.12</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.03</td>
<td class="s9 cl rt"> 97.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.12</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.36</td>
<td class="wht cl rt"></td>
<td><a href="mod2482.html#inst_tag_217544" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_17805" id="tag_urg_inst_17805">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40006'>
<hr>
<a name="inst_tag_40006"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_40006" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.54</td>
<td class="s6 cl rt"><a href="mod714.html#inst_tag_40006_Line" > 69.23</a></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40006_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod714.html#inst_tag_40006_Toggle" > 91.86</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod714.html#inst_tag_40006_Branch" > 59.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.74</td>
<td class="s7 cl rt"> 72.41</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.04</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.95</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 84.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.42</td>
<td class="wht cl rt"></td>
<td><a href="mod492.html#inst_tag_32830" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_17803" id="tag_urg_inst_17803">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod714.html" >rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod714.html" >rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod714.html" >rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">26</td>
<td class="rt">63.41 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">412</td>
<td class="rt">93.21 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">207</td>
<td class="rt">93.67 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">205</td>
<td class="rt">92.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">26</td>
<td class="rt">63.41 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">412</td>
<td class="rt">93.21 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">207</td>
<td class="rt">93.67 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">205</td>
<td class="rt">92.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod714.html" >rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40005'>
<a name="inst_tag_40005_Line"></a>
<b>Line Coverage for Instance : <a href="mod714.html#inst_tag_40005" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>17</td><td>65.38</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_40005_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod714.html#inst_tag_40005" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40005_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod714.html#inst_tag_40005" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">10</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">6</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">1.81  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">10</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">6</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">1.81  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40005_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod714.html#inst_tag_40005" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "red">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40009'>
<a name="inst_tag_40009_Line"></a>
<b>Line Coverage for Instance : <a href="mod714.html#inst_tag_40009" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>17</td><td>65.38</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_40009_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod714.html#inst_tag_40009" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40009_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod714.html#inst_tag_40009" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">10</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">6</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">1.81  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">10</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">6</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">4</td>
<td class="rt">1.81  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40009_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod714.html#inst_tag_40009" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "red">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40008'>
<a name="inst_tag_40008_Line"></a>
<b>Line Coverage for Instance : <a href="mod714.html#inst_tag_40008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_40008_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod714.html#inst_tag_40008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40008_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod714.html#inst_tag_40008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">16</td>
<td class="rt">39.02 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">284</td>
<td class="rt">64.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">143</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">141</td>
<td class="rt">63.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">16</td>
<td class="rt">39.02 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">284</td>
<td class="rt">64.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">143</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">141</td>
<td class="rt">63.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40008_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod714.html#inst_tag_40008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40007'>
<a name="inst_tag_40007_Line"></a>
<b>Line Coverage for Instance : <a href="mod714.html#inst_tag_40007" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_40007_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod714.html#inst_tag_40007" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40007_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod714.html#inst_tag_40007" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">20</td>
<td class="rt">48.78 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">372</td>
<td class="rt">84.16 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">187</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">185</td>
<td class="rt">83.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">20</td>
<td class="rt">48.78 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">372</td>
<td class="rt">84.16 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">187</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">185</td>
<td class="rt">83.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40007_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod714.html#inst_tag_40007" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40006'>
<a name="inst_tag_40006_Line"></a>
<b>Line Coverage for Instance : <a href="mod714.html#inst_tag_40006" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207804</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207827</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207856</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
207803                  	always @( Ratio  or u_71c7  or u_e9c8  or u_ff9e ) begin
207804     1/1          		case ( Ratio )
207805     <font color = "red">0/1     ==>  			2'b10   : u_2ccd = u_e9c8 ;</font>
207806     <font color = "red">0/1     ==>  			2'b01   : u_2ccd = u_ff9e ;</font>
207807     1/1          			2'b0    : u_2ccd = u_71c7 ;
207808     1/1          			default : u_2ccd = 8'b0 ;
207809                  		endcase
207810                  	end
207811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207812     1/1          		if ( ! Sys_Clk_RstN )
207813     1/1          			First &lt;= #1.0 ( 1'b1 );
207814     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
207815     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
207816                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207817     1/1          		if ( ! Sys_Clk_RstN )
207818     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207819     1/1          		else if ( CntInc )
207820     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207821                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207822     1/1          		if ( ! Sys_Clk_RstN )
207823     1/1          			Ratio &lt;= #1.0 ( 2'b0 );
207824     1/1          		else if ( StrmCe )
207825     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207826                  	always @( Ratio ) begin
207827     1/1          		case ( Ratio )
207828     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207829     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207830     1/1          			2'b0    : MaxCnt = 2'b0 ;
207831     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207832                  		endcase
207833                  	end
207834                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
207835                  		.Clk( Sys_Clk )
207836                  	,	.Clk_ClkS( Sys_Clk_ClkS )
207837                  	,	.Clk_En( Sys_Clk_En )
207838                  	,	.Clk_EnS( Sys_Clk_EnS )
207839                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
207840                  	,	.Clk_RstN( Sys_Clk_RstN )
207841                  	,	.Clk_Tm( Sys_Clk_Tm )
207842                  	,	.O( u_156a )
207843                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
207844                  	,	.Set( StrmCe )
207845                  	);
207846                  	assign Sys_Pwr_Idle = 1'b1;
207847                  	assign Sys_Pwr_WakeUp = 1'b0;
207848                  	assign Tx_Req_Addr = Rx_Req_Addr;
207849                  	assign u_2393 = Rx_Req_Data;
207850                  	assign u_828c = u_2393;
207851                  	assign upreStrm_AddrLsb = u_828c [18:12];
207852                  	assign StrmAddr = upreStrm_AddrLsb;
207853                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
207854                  	assign Tx_Req_Be = ~ { 4 { Pad }  } &amp; Rx_Req_Be;
207855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207856     1/1          		if ( ! Sys_Clk_RstN )
207857     1/1          			Addr &lt;= #1.0 ( 2'b0 );
207858     1/1          		else if ( StrmCe )
207859     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3:2] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_40006_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod714.html#inst_tag_40006" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207801
 EXPRESSION (Wide ? u_2ccd : ({2'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40006_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod714.html#inst_tag_40006" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">23</td>
<td class="rt">56.10 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">406</td>
<td class="rt">91.86 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">204</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">202</td>
<td class="rt">91.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">23</td>
<td class="rt">56.10 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">406</td>
<td class="rt">91.86 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">204</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">202</td>
<td class="rt">91.40 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40006_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod714.html#inst_tag_40006" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207804</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207827</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207856</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207801     	assign NewLen1 = Wide ? u_2ccd : { 2'b0 , Rx_Req_Len1 };
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207804     		case ( Ratio )
           		<font color = "red">-1-</font>  
207805     			2'b10   : u_2ccd = u_e9c8 ;
           <font color = "red">			==></font>
207806     			2'b01   : u_2ccd = u_ff9e ;
           <font color = "red">			==></font>
207807     			2'b0    : u_2ccd = u_71c7 ;
           <font color = "green">			==></font>
207808     			default : u_2ccd = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207813     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
207814     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
207815     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207817     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207818     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207819     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207820     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207822     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207823     			Ratio <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207824     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207825     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207827     		case ( Ratio )
           		<font color = "red">-1-</font>  
207828     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207829     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207830     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207831     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207857     			Addr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207858     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
207859     			Addr <= #1.0 ( StrmAddr [3:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_40005">
    <li>
      <a href="#inst_tag_40005_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40005_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40005_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40005_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_40006">
    <li>
      <a href="#inst_tag_40006_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40006_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40006_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40006_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_40007">
    <li>
      <a href="#inst_tag_40007_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40007_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40007_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40007_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_40008">
    <li>
      <a href="#inst_tag_40008_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40008_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40008_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40008_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_40009">
    <li>
      <a href="#inst_tag_40009_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40009_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40009_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40009_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
