// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "06/29/2015 19:07:45"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	clk,
	reset,
	e1,
	e2,
	e3,
	e4,
	VGA_CLOCK,
	s1,
	s2,
	s3,
	s4,
	opcode,
	z,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_VS,
	VGA_HS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_CLK);
input 	clk;
input 	reset;
input 	[3:0] e1;
input 	[3:0] e2;
input 	[1:0] e3;
input 	[7:0] e4;
input 	VGA_CLOCK;
output 	[7:0] s1;
output 	[7:0] s2;
output 	[7:0] s3;
output 	[7:0] s4;
output 	[5:0] opcode;
output 	z;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_VS;
output 	VGA_HS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;

// Design Ports Information
// s1[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[1]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[2]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[3]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[4]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[5]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[6]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[7]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[2]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[3]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[5]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[6]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[7]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[0]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[1]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[3]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[4]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[6]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[7]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// z	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLK	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLOCK	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[2]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[1]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e3[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e3[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[4]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[5]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[7]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("scpu_v.sdo");
// synopsys translate_on

wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \microc_|sumador_|y[8]~17 ;
wire \microc_|sumador_|y[9]~18_combout ;
wire \microc_|PC_|q[9]~6_combout ;
wire \microc_|alu_|Add0~22_combout ;
wire \VGA1|controller|Add1~14_combout ;
wire \VGA1|mypll|altpll_component|_clk1 ;
wire \VGA1|mypll|altpll_component|_clk2 ;
wire \VGA1|controller|controller_translator|Add0~0_combout ;
wire \VGA1|controller|controller_translator|Add0~2_combout ;
wire \VGA1|controller|controller_translator|Add0~12_combout ;
wire \microc_|sub_reg|q[8]~24 ;
wire \microc_|sub_reg|q[9]~25_combout ;
wire \microc_|memoria_|mem~29_combout ;
wire \microc_|memoria_|mem~35_combout ;
wire \microc_|memoria_|mem~45_combout ;
wire \microc_|memoria_|mem~46_combout ;
wire \microc_|memoria_|mem~47_combout ;
wire \microc_|memoria_|mem~48_combout ;
wire \microc_|memoria_|mem~49_combout ;
wire \microc_|memoria_|mem~50_combout ;
wire \microc_|memoria_|mem~59_combout ;
wire \microc_|mux4_|y[9]~0_combout ;
wire \microc_|mux4_|y[6]~3_combout ;
wire \microc_|memoria_|mem~89_combout ;
wire \microc_|mux4_|y[1]~8_combout ;
wire \microc_|banco_|regb~10_regout ;
wire \microc_|banco_|regb~90_regout ;
wire \microc_|banco_|regb~122_regout ;
wire \microc_|banco_|regb~1_regout ;
wire \microc_|banco_|regb~57_regout ;
wire \microc_|banco_|regb~89_regout ;
wire \microc_|banco_|regb~17_regout ;
wire \microc_|banco_|regb~152_combout ;
wire \microc_|banco_|regb~113_regout ;
wire \microc_|banco_|regb~153_combout ;
wire \microc_|banco_|regb~165_combout ;
wire \microc_|banco_|regb~166_combout ;
wire \microc_|banco_|regb~56_regout ;
wire \microc_|banco_|regb~172_combout ;
wire \microc_|banco_|regb~173_combout ;
wire \microc_|banco_|regb~8_regout ;
wire \microc_|banco_|regb~104_regout ;
wire \microc_|banco_|regb~12_regout ;
wire \microc_|banco_|regb~116_regout ;
wire \microc_|banco_|regb~52_regout ;
wire \microc_|banco_|regb~100_regout ;
wire \microc_|banco_|regb~76_regout ;
wire \microc_|banco_|regb~195_combout ;
wire \microc_|banco_|regb~108_regout ;
wire \microc_|banco_|regb~196_combout ;
wire \microc_|banco_|regb~202_combout ;
wire \microc_|banco_|regb~205_combout ;
wire \microc_|banco_|regb~206_combout ;
wire \microc_|banco_|regb~75_regout ;
wire \microc_|banco_|regb~99_regout ;
wire \microc_|banco_|regb~220_combout ;
wire \microc_|banco_|regb~221_combout ;
wire \microc_|banco_|regb~117_regout ;
wire \microc_|banco_|regb~5_regout ;
wire \microc_|banco_|regb~45_regout ;
wire \microc_|banco_|regb~240_combout ;
wire \microc_|banco_|regb~241_combout ;
wire \microc_|banco_|rd2[5]~4_combout ;
wire \microc_|alu_|Mux2~0_combout ;
wire \microc_|banco_|regb~118_regout ;
wire \microc_|banco_|regb~6_regout ;
wire \microc_|banco_|regb~30_regout ;
wire \microc_|banco_|regb~62_regout ;
wire \microc_|banco_|regb~78_regout ;
wire \microc_|banco_|regb~102_regout ;
wire \microc_|banco_|regb~70_regout ;
wire \microc_|banco_|regb~257_combout ;
wire \microc_|banco_|regb~110_regout ;
wire \microc_|banco_|regb~258_combout ;
wire \microc_|banco_|regb~260_combout ;
wire \microc_|banco_|regb~261_combout ;
wire \microc_|banco_|regb~262_combout ;
wire \microc_|banco_|regb~263_combout ;
wire \microc_|banco_|regb~264_combout ;
wire \microc_|banco_|regb~265_combout ;
wire \microc_|banco_|regb~266_combout ;
wire \microc_|banco_|regb~267_combout ;
wire \microc_|banco_|regb~268_combout ;
wire \microc_|banco_|regb~269_combout ;
wire \microc_|banco_|rd2[6]~5_combout ;
wire \microc_|alu_|Add0~39_combout ;
wire \microc_|banco_|regb~7_regout ;
wire \microc_|banco_|regb~127_regout ;
wire \microc_|banco_|regb~47_regout ;
wire \microc_|banco_|regb~63_regout ;
wire \microc_|banco_|regb~277_combout ;
wire \microc_|banco_|regb~278_combout ;
wire \microc_|banco_|regb~287_combout ;
wire \microc_|banco_|regb~288_combout ;
wire \VGA1|controller|always1~1_combout ;
wire \microc_|banco_|regb~314_combout ;
wire \microc_|mux3_|y[1]~20_combout ;
wire \microc_|mux3_|y[1]~21_combout ;
wire \microc_|mux3_|y[0]~24_combout ;
wire \uc_|swe~3_combout ;
wire \microc_|alu_|Add0~45_combout ;
wire \microc_|alu_|Add0~46_combout ;
wire \microc_|alu_|Add0~47_combout ;
wire \microc_|alu_|Add0~48_combout ;
wire \microc_|alu_|Add0~49_combout ;
wire \microc_|alu_|Add0~50_combout ;
wire \uc_|swe~combout ;
wire \clk~combout ;
wire \uc_|swe~clkctrl_outclk ;
wire \microc_|banco_|regb~122feeder_combout ;
wire \microc_|banco_|regb~57feeder_combout ;
wire \microc_|banco_|regb~89feeder_combout ;
wire \microc_|banco_|regb~104feeder_combout ;
wire \microc_|banco_|regb~76feeder_combout ;
wire \microc_|banco_|regb~12feeder_combout ;
wire \microc_|banco_|regb~116feeder_combout ;
wire \microc_|banco_|regb~99feeder_combout ;
wire \microc_|banco_|regb~45feeder_combout ;
wire \microc_|banco_|regb~5feeder_combout ;
wire \microc_|banco_|regb~118feeder_combout ;
wire \microc_|banco_|regb~78feeder_combout ;
wire \microc_|banco_|regb~70feeder_combout ;
wire \microc_|banco_|regb~127feeder_combout ;
wire \reset~combout ;
wire \microc_|sumador_|y[0]~0_combout ;
wire \microc_|PC_|q[0]~3_combout ;
wire \microc_|sub_reg|q[0]~27_combout ;
wire \microc_|memoria_|mem~66_combout ;
wire \microc_|mux4_|y[3]~6_combout ;
wire \microc_|sumador_|y[1]~3 ;
wire \microc_|sumador_|y[2]~5 ;
wire \microc_|sumador_|y[3]~6_combout ;
wire \microc_|PC_|q[3]~0_combout ;
wire \microc_|sub_reg|q[1]~10 ;
wire \microc_|sub_reg|q[2]~12 ;
wire \microc_|sub_reg|q[3]~13_combout ;
wire \microc_|memoria_|mem~25_combout ;
wire \microc_|memoria_|mem~100_combout ;
wire \microc_|memoria_|mem~62_combout ;
wire \microc_|memoria_|mem~18_combout ;
wire \microc_|memoria_|mem~21_combout ;
wire \microc_|memoria_|mem~61_combout ;
wire \microc_|memoria_|mem~63_combout ;
wire \microc_|memoria_|mem~37_combout ;
wire \microc_|memoria_|mem~44_combout ;
wire \microc_|memoria_|mem~60_combout ;
wire \microc_|memoria_|mem~64_combout ;
wire \microc_|memoria_|mem~65_combout ;
wire \uc_|s_ret~2_combout ;
wire \microc_|memoria_|mem~43_combout ;
wire \microc_|memoria_|mem~79_combout ;
wire \microc_|memoria_|mem~80_combout ;
wire \microc_|memoria_|mem~101_combout ;
wire \microc_|memoria_|mem~81_combout ;
wire \microc_|mux4_|y[4]~5_combout ;
wire \microc_|sumador_|y[3]~7 ;
wire \microc_|sumador_|y[4]~8_combout ;
wire \microc_|PC_|q[4]~4_combout ;
wire \microc_|sub_reg|q[3]~14 ;
wire \microc_|sub_reg|q[4]~15_combout ;
wire \microc_|memoria_|mem~94_combout ;
wire \microc_|memoria_|mem~95_combout ;
wire \microc_|memoria_|mem~96_combout ;
wire \microc_|mux4_|y[0]~9_combout ;
wire \microc_|sumador_|y[0]~1 ;
wire \microc_|sumador_|y[1]~2_combout ;
wire \microc_|PC_|q[1]~2_combout ;
wire \microc_|sub_reg|q[1]~9_combout ;
wire \microc_|memoria_|mem~67_combout ;
wire \microc_|memoria_|mem~68_combout ;
wire \microc_|memoria_|mem~69_combout ;
wire \microc_|mux4_|y[8]~1_combout ;
wire \microc_|memoria_|mem~71_combout ;
wire \microc_|memoria_|mem~72_combout ;
wire \microc_|mux4_|y[7]~2_combout ;
wire \microc_|mux4_|y[5]~4_combout ;
wire \microc_|sumador_|y[4]~9 ;
wire \microc_|sumador_|y[5]~11 ;
wire \microc_|sumador_|y[6]~12_combout ;
wire \microc_|PC_|q[6]~9_combout ;
wire \microc_|sub_reg|q[4]~16 ;
wire \microc_|sub_reg|q[5]~18 ;
wire \microc_|sub_reg|q[6]~19_combout ;
wire \microc_|sumador_|y[6]~13 ;
wire \microc_|sumador_|y[7]~15 ;
wire \microc_|sumador_|y[8]~16_combout ;
wire \microc_|PC_|q[8]~7_combout ;
wire \microc_|sumador_|y[7]~14_combout ;
wire \microc_|PC_|q[7]~8_combout ;
wire \microc_|sub_reg|q[6]~20 ;
wire \microc_|sub_reg|q[7]~21_combout ;
wire \microc_|sub_reg|q[7]~22 ;
wire \microc_|sub_reg|q[8]~23_combout ;
wire \microc_|memoria_|mem~16_combout ;
wire \microc_|memoria_|mem~17_combout ;
wire \microc_|memoria_|mem~19_combout ;
wire \microc_|memoria_|mem~22_combout ;
wire \microc_|memoria_|mem~20_combout ;
wire \microc_|memoria_|mem~23_combout ;
wire \microc_|memoria_|mem~24_combout ;
wire \microc_|memoria_|mem~26_combout ;
wire \microc_|alu_|Mux7~0_combout ;
wire \microc_|memoria_|mem~98_combout ;
wire \microc_|memoria_|mem~51_combout ;
wire \uc_|sec~0_combout ;
wire \uc_|swe~2_combout ;
wire \microc_|mux4_|y[2]~7_combout ;
wire \microc_|sumador_|y[2]~4_combout ;
wire \microc_|PC_|q[2]~1_combout ;
wire \microc_|sub_reg|q[2]~11_combout ;
wire \microc_|memoria_|mem~97_combout ;
wire \microc_|memoria_|mem~38_combout ;
wire \microc_|memoria_|mem~36_combout ;
wire \microc_|memoria_|mem~39_combout ;
wire \microc_|memoria_|mem~40_combout ;
wire \microc_|memoria_|mem~41_combout ;
wire \microc_|memoria_|mem~42_combout ;
wire \microc_|memoria_|mem~27_combout ;
wire \microc_|memoria_|mem~28_combout ;
wire \microc_|memoria_|mem~30_combout ;
wire \microc_|memoria_|mem~31_combout ;
wire \microc_|memoria_|mem~32_combout ;
wire \microc_|memoria_|mem~33_combout ;
wire \microc_|memoria_|mem~34_combout ;
wire \microc_|memoria_|mem~83_combout ;
wire \microc_|memoria_|mem~82_combout ;
wire \microc_|memoria_|mem~84_combout ;
wire \microc_|memoria_|mem~85_combout ;
wire \microc_|mux3_|y[0]~43_combout ;
wire \uc_|s_inm~0_combout ;
wire \uc_|s_es~0_combout ;
wire \microc_|mux3_|y[7]~42_combout ;
wire \microc_|mux3_|y[5]~33_combout ;
wire \microc_|mux3_|y[5]~34_combout ;
wire \microc_|memoria_|mem~52_combout ;
wire \uc_|WideOr0~0_combout ;
wire \microc_|banco_|regb~315_combout ;
wire \microc_|banco_|regb~77_regout ;
wire \microc_|memoria_|mem~76_combout ;
wire \microc_|memoria_|mem~77_combout ;
wire \microc_|memoria_|mem~78_combout ;
wire \microc_|banco_|regb~13feeder_combout ;
wire \microc_|memoria_|mem~70_combout ;
wire \microc_|memoria_|mem~74_combout ;
wire \microc_|memoria_|mem~73_combout ;
wire \microc_|memoria_|mem~75_combout ;
wire \microc_|banco_|regb~290_combout ;
wire \microc_|banco_|regb~291_combout ;
wire \microc_|banco_|regb~13_regout ;
wire \microc_|banco_|regb~242_combout ;
wire \microc_|banco_|regb~243_combout ;
wire \microc_|banco_|regb~316_combout ;
wire \microc_|banco_|regb~317_combout ;
wire \microc_|banco_|regb~101_regout ;
wire \microc_|banco_|regb~318_combout ;
wire \microc_|banco_|regb~319_combout ;
wire \microc_|banco_|regb~69_regout ;
wire \microc_|banco_|regb~244_combout ;
wire \microc_|banco_|regb~245_combout ;
wire \microc_|banco_|regb~246_combout ;
wire \microc_|banco_|regb~302_combout ;
wire \microc_|banco_|regb~303_combout ;
wire \microc_|banco_|regb~125_regout ;
wire \microc_|banco_|regb~29feeder_combout ;
wire \microc_|banco_|regb~306_combout ;
wire \microc_|banco_|regb~307_combout ;
wire \microc_|banco_|regb~29_regout ;
wire \microc_|banco_|regb~61feeder_combout ;
wire \microc_|banco_|regb~310_combout ;
wire \microc_|banco_|regb~311_combout ;
wire \microc_|banco_|regb~61_regout ;
wire \microc_|banco_|regb~247_combout ;
wire \microc_|banco_|regb~93feeder_combout ;
wire \microc_|banco_|regb~298_combout ;
wire \microc_|banco_|regb~299_combout ;
wire \microc_|banco_|regb~93_regout ;
wire \microc_|banco_|regb~248_combout ;
wire \microc_|banco_|regb~249_combout ;
wire \microc_|alu_|Add0~35_combout ;
wire \microc_|memoria_|mem~91_combout ;
wire \microc_|memoria_|mem~92_combout ;
wire \microc_|memoria_|mem~93_combout ;
wire \microc_|banco_|Equal0~0_combout ;
wire \microc_|banco_|regb~230_combout ;
wire \microc_|banco_|regb~231_combout ;
wire \microc_|banco_|regb~292_combout ;
wire \microc_|banco_|regb~293_combout ;
wire \microc_|banco_|regb~37_regout ;
wire \microc_|banco_|regb~312_combout ;
wire \microc_|banco_|regb~313_combout ;
wire \microc_|banco_|regb~53_regout ;
wire \microc_|banco_|regb~232_combout ;
wire \microc_|banco_|regb~233_combout ;
wire \microc_|banco_|regb~300_combout ;
wire \microc_|banco_|regb~301_combout ;
wire \microc_|banco_|regb~85_regout ;
wire \microc_|banco_|regb~308_combout ;
wire \microc_|banco_|regb~309_combout ;
wire \microc_|banco_|regb~21_regout ;
wire \microc_|banco_|regb~234_combout ;
wire \microc_|banco_|regb~235_combout ;
wire \microc_|banco_|regb~236_combout ;
wire \microc_|banco_|regb~320_combout ;
wire \microc_|banco_|regb~321_combout ;
wire \microc_|banco_|regb~109_regout ;
wire \microc_|banco_|regb~237_combout ;
wire \microc_|banco_|regb~238_combout ;
wire \microc_|banco_|regb~239_combout ;
wire \microc_|alu_|Add0~36_combout ;
wire \microc_|memoria_|mem~87_combout ;
wire \microc_|memoria_|mem~86_combout ;
wire \microc_|memoria_|mem~88_combout ;
wire \microc_|memoria_|mem~90_combout ;
wire \microc_|banco_|Equal1~0_combout ;
wire \microc_|banco_|regb~44feeder_combout ;
wire \microc_|banco_|regb~296_combout ;
wire \microc_|banco_|regb~297_combout ;
wire \microc_|banco_|regb~44_regout ;
wire \microc_|banco_|regb~4feeder_combout ;
wire \microc_|banco_|regb~294_combout ;
wire \microc_|banco_|regb~295_combout ;
wire \microc_|banco_|regb~4_regout ;
wire \microc_|banco_|regb~188_combout ;
wire \microc_|banco_|regb~189_combout ;
wire \microc_|banco_|regb~124feeder_combout ;
wire \microc_|banco_|regb~124_regout ;
wire \microc_|banco_|regb~92feeder_combout ;
wire \microc_|banco_|regb~92_regout ;
wire \microc_|banco_|regb~190_combout ;
wire \microc_|banco_|regb~191_combout ;
wire \microc_|banco_|regb~28feeder_combout ;
wire \microc_|banco_|regb~28_regout ;
wire \microc_|banco_|regb~60_regout ;
wire \microc_|banco_|regb~192_combout ;
wire \microc_|banco_|regb~193_combout ;
wire \microc_|banco_|regb~194_combout ;
wire \microc_|banco_|regb~197_combout ;
wire \microc_|banco_|rd1[4]~3_combout ;
wire \microc_|alu_|Mux3~0_combout ;
wire \microc_|mux3_|y[2]~39_combout ;
wire \microc_|mux3_|y[2]~40_combout ;
wire \microc_|banco_|rd1[3]~7_combout ;
wire \microc_|banco_|regb~123_regout ;
wire \microc_|banco_|regb~27_regout ;
wire \microc_|banco_|regb~227_combout ;
wire \microc_|banco_|regb~228_combout ;
wire \microc_|banco_|regb~67_regout ;
wire \microc_|banco_|regb~35_regout ;
wire \microc_|banco_|regb~224_combout ;
wire \microc_|banco_|regb~225_combout ;
wire \microc_|banco_|regb~115feeder_combout ;
wire \microc_|banco_|regb~304_combout ;
wire \microc_|banco_|regb~305_combout ;
wire \microc_|banco_|regb~115_regout ;
wire \microc_|banco_|regb~51_regout ;
wire \microc_|banco_|regb~222_combout ;
wire \microc_|banco_|regb~223_combout ;
wire \microc_|banco_|regb~226_combout ;
wire \microc_|banco_|regb~229_combout ;
wire \microc_|banco_|rd2[3]~7_combout ;
wire \microc_|alu_|Mux4~0_combout ;
wire \microc_|alu_|Mux0~0_combout ;
wire \microc_|banco_|regb~42feeder_combout ;
wire \microc_|banco_|regb~42_regout ;
wire \microc_|banco_|regb~2_regout ;
wire \microc_|banco_|regb~128_combout ;
wire \microc_|banco_|regb~129_combout ;
wire \microc_|banco_|regb~74_regout ;
wire \microc_|banco_|regb~66_regout ;
wire \microc_|banco_|regb~135_combout ;
wire \microc_|banco_|regb~136_combout ;
wire \microc_|banco_|regb~18feeder_combout ;
wire \microc_|banco_|regb~18_regout ;
wire \microc_|banco_|regb~58feeder_combout ;
wire \microc_|banco_|regb~58_regout ;
wire \microc_|banco_|regb~132_combout ;
wire \microc_|banco_|regb~133_combout ;
wire \microc_|banco_|regb~82_regout ;
wire \microc_|banco_|regb~130_combout ;
wire \microc_|banco_|regb~131_combout ;
wire \microc_|banco_|regb~134_combout ;
wire \microc_|banco_|regb~137_combout ;
wire \microc_|banco_|rd1[2]~0_combout ;
wire \microc_|alu_|Mux5~0_combout ;
wire \microc_|mux3_|y[0]~25_combout ;
wire \microc_|mux3_|y[0]~26_combout ;
wire \microc_|alu_|Mux7~3_combout ;
wire \microc_|alu_|Mux7~1_combout ;
wire \microc_|alu_|Mux0~1_combout ;
wire \microc_|alu_|Add0~52_combout ;
wire \microc_|banco_|regb~111_regout ;
wire \microc_|banco_|regb~15feeder_combout ;
wire \microc_|banco_|regb~15_regout ;
wire \microc_|banco_|regb~280_combout ;
wire \microc_|banco_|regb~281_combout ;
wire \microc_|banco_|regb~119_regout ;
wire \microc_|banco_|regb~23_regout ;
wire \microc_|banco_|regb~282_combout ;
wire \microc_|banco_|regb~283_combout ;
wire \microc_|banco_|regb~103_regout ;
wire \microc_|banco_|regb~39feeder_combout ;
wire \microc_|banco_|regb~39_regout ;
wire \microc_|banco_|regb~284_combout ;
wire \microc_|banco_|regb~285_combout ;
wire \microc_|banco_|regb~286_combout ;
wire \microc_|banco_|regb~289_combout ;
wire \microc_|banco_|rd2[7]~6_combout ;
wire \microc_|alu_|Add0~42_combout ;
wire \microc_|banco_|rd1[6]~5_combout ;
wire \microc_|alu_|Mux1~0_combout ;
wire \microc_|alu_|Add0~38 ;
wire \microc_|alu_|Add0~40_combout ;
wire \microc_|alu_|Mux1~1_combout ;
wire \microc_|mux3_|y[6]~35_combout ;
wire \microc_|mux3_|y[6]~36_combout ;
wire \microc_|banco_|regb~126feeder_combout ;
wire \microc_|banco_|regb~126_regout ;
wire \microc_|banco_|regb~94_regout ;
wire \microc_|banco_|regb~86feeder_combout ;
wire \microc_|banco_|regb~86_regout ;
wire \microc_|banco_|regb~250_combout ;
wire \microc_|banco_|regb~251_combout ;
wire \microc_|banco_|regb~38feeder_combout ;
wire \microc_|banco_|regb~38_regout ;
wire \microc_|banco_|regb~46_regout ;
wire \microc_|banco_|regb~14_regout ;
wire \microc_|banco_|regb~252_combout ;
wire \microc_|banco_|regb~253_combout ;
wire \microc_|banco_|regb~54_regout ;
wire \microc_|banco_|regb~22_regout ;
wire \microc_|banco_|regb~254_combout ;
wire \microc_|banco_|regb~255_combout ;
wire \microc_|banco_|regb~256_combout ;
wire \microc_|banco_|regb~259_combout ;
wire \microc_|alu_|Add0~51_combout ;
wire \microc_|alu_|Add0~41 ;
wire \microc_|alu_|Add0~43_combout ;
wire \microc_|alu_|Mux0~2_combout ;
wire \microc_|mux3_|y[7]~37_combout ;
wire \microc_|mux3_|y[7]~38_combout ;
wire \microc_|banco_|regb~79_regout ;
wire \microc_|banco_|regb~95_regout ;
wire \microc_|banco_|regb~31_regout ;
wire \microc_|banco_|regb~270_combout ;
wire \microc_|banco_|regb~271_combout ;
wire \microc_|banco_|regb~87_regout ;
wire \microc_|banco_|regb~274_combout ;
wire \microc_|banco_|regb~71_regout ;
wire \microc_|banco_|regb~275_combout ;
wire \microc_|banco_|regb~55_regout ;
wire \microc_|banco_|regb~272_combout ;
wire \microc_|banco_|regb~273_combout ;
wire \microc_|banco_|regb~276_combout ;
wire \microc_|banco_|regb~279_combout ;
wire \microc_|banco_|rd1[7]~6_combout ;
wire \microc_|banco_|rd1[5]~4_combout ;
wire \microc_|alu_|LessThan0~1_cout ;
wire \microc_|alu_|LessThan0~3_cout ;
wire \microc_|alu_|LessThan0~5_cout ;
wire \microc_|alu_|LessThan0~7_cout ;
wire \microc_|alu_|LessThan0~9_cout ;
wire \microc_|alu_|LessThan0~11_cout ;
wire \microc_|alu_|LessThan0~13_cout ;
wire \microc_|alu_|LessThan0~14_combout ;
wire \microc_|alu_|Mux7~2_combout ;
wire \microc_|mux3_|y[0]~23_combout ;
wire \microc_|mux3_|y[0]~27_combout ;
wire \microc_|banco_|regb~80_regout ;
wire \microc_|banco_|regb~72_regout ;
wire \microc_|banco_|regb~64feeder_combout ;
wire \microc_|banco_|regb~64_regout ;
wire \microc_|banco_|regb~178_combout ;
wire \microc_|banco_|regb~179_combout ;
wire \microc_|banco_|regb~120_regout ;
wire \microc_|banco_|regb~112_regout ;
wire \microc_|banco_|regb~185_combout ;
wire \microc_|banco_|regb~186_combout ;
wire \microc_|banco_|regb~40_regout ;
wire \microc_|banco_|regb~48_regout ;
wire \microc_|banco_|regb~180_combout ;
wire \microc_|banco_|regb~181_combout ;
wire \microc_|banco_|regb~16_regout ;
wire \microc_|banco_|regb~24_regout ;
wire \microc_|banco_|regb~0_regout ;
wire \microc_|banco_|regb~182_combout ;
wire \microc_|banco_|regb~183_combout ;
wire \microc_|banco_|regb~184_combout ;
wire \microc_|banco_|regb~187_combout ;
wire \microc_|banco_|rd2[0]~2_combout ;
wire \microc_|banco_|regb~175_combout ;
wire \microc_|banco_|regb~176_combout ;
wire \microc_|banco_|regb~32feeder_combout ;
wire \microc_|banco_|regb~32_regout ;
wire \microc_|banco_|regb~170_combout ;
wire \microc_|banco_|regb~96feeder_combout ;
wire \microc_|banco_|regb~96_regout ;
wire \microc_|banco_|regb~171_combout ;
wire \microc_|banco_|regb~174_combout ;
wire \microc_|banco_|regb~88_regout ;
wire \microc_|banco_|regb~168_combout ;
wire \microc_|banco_|regb~169_combout ;
wire \microc_|banco_|regb~177_combout ;
wire \microc_|banco_|rd1[0]~2_combout ;
wire \microc_|alu_|Add0~19_combout ;
wire \microc_|alu_|Add0~21_cout ;
wire \microc_|alu_|Add0~23 ;
wire \microc_|alu_|Add0~24_combout ;
wire \microc_|banco_|regb~121_regout ;
wire \microc_|banco_|regb~25_regout ;
wire \microc_|banco_|regb~150_combout ;
wire \microc_|banco_|regb~151_combout ;
wire \microc_|banco_|regb~154_combout ;
wire \microc_|banco_|regb~97_regout ;
wire \microc_|banco_|regb~33_regout ;
wire \microc_|banco_|regb~148_combout ;
wire \microc_|banco_|regb~149_combout ;
wire \microc_|banco_|regb~41feeder_combout ;
wire \microc_|banco_|regb~41_regout ;
wire \microc_|banco_|regb~9_regout ;
wire \microc_|banco_|regb~73_regout ;
wire \microc_|banco_|regb~155_combout ;
wire \microc_|banco_|regb~156_combout ;
wire \microc_|banco_|regb~157_combout ;
wire \microc_|banco_|rd1[1]~1_combout ;
wire \microc_|alu_|Mux6~0_combout ;
wire \microc_|alu_|Mux6~1_combout ;
wire \microc_|mux3_|y[1]~19_combout ;
wire \microc_|mux3_|y[1]~22_combout ;
wire \microc_|banco_|regb~105_regout ;
wire \microc_|banco_|regb~160_combout ;
wire \microc_|banco_|regb~161_combout ;
wire \microc_|banco_|regb~65feeder_combout ;
wire \microc_|banco_|regb~65_regout ;
wire \microc_|banco_|regb~162_combout ;
wire \microc_|banco_|regb~163_combout ;
wire \microc_|banco_|regb~164_combout ;
wire \microc_|banco_|regb~49_regout ;
wire \microc_|banco_|regb~81_regout ;
wire \microc_|banco_|regb~158_combout ;
wire \microc_|banco_|regb~159_combout ;
wire \microc_|banco_|regb~167_combout ;
wire \microc_|banco_|rd2[1]~1_combout ;
wire \microc_|alu_|Add0~18_combout ;
wire \microc_|alu_|Add0~25 ;
wire \microc_|alu_|Add0~26_combout ;
wire \microc_|alu_|Mux5~1_combout ;
wire \microc_|mux3_|y[2]~41_combout ;
wire \microc_|mux3_|y[2]~16_combout ;
wire \microc_|mux3_|y[2]~17_combout ;
wire \microc_|mux3_|y[2]~18_combout ;
wire \microc_|banco_|regb~114_regout ;
wire \microc_|banco_|regb~106_regout ;
wire \microc_|banco_|regb~98_regout ;
wire \microc_|banco_|regb~145_combout ;
wire \microc_|banco_|regb~146_combout ;
wire \microc_|banco_|regb~50_regout ;
wire \microc_|banco_|regb~34_regout ;
wire \microc_|banco_|regb~138_combout ;
wire \microc_|banco_|regb~139_combout ;
wire \microc_|banco_|regb~26_regout ;
wire \microc_|banco_|regb~142_combout ;
wire \microc_|banco_|regb~143_combout ;
wire \microc_|banco_|regb~140_combout ;
wire \microc_|banco_|regb~141_combout ;
wire \microc_|banco_|regb~144_combout ;
wire \microc_|banco_|regb~147_combout ;
wire \microc_|banco_|rd2[2]~0_combout ;
wire \microc_|alu_|Add0~17_combout ;
wire \microc_|alu_|Add0~27 ;
wire \microc_|alu_|Add0~31_combout ;
wire \microc_|alu_|Mux4~1_combout ;
wire \microc_|mux3_|y[3]~30_combout ;
wire \microc_|mux3_|y[3]~31_combout ;
wire \microc_|mux3_|y[3]~32_combout ;
wire \microc_|banco_|regb~107_regout ;
wire \microc_|banco_|regb~43_regout ;
wire \microc_|banco_|regb~59feeder_combout ;
wire \microc_|banco_|regb~59_regout ;
wire \microc_|banco_|regb~217_combout ;
wire \microc_|banco_|regb~218_combout ;
wire \microc_|banco_|regb~3feeder_combout ;
wire \microc_|banco_|regb~3_regout ;
wire \microc_|banco_|regb~83feeder_combout ;
wire \microc_|banco_|regb~83_regout ;
wire \microc_|banco_|regb~19_regout ;
wire \microc_|banco_|regb~213_combout ;
wire \microc_|banco_|regb~214_combout ;
wire \microc_|banco_|regb~215_combout ;
wire \microc_|banco_|regb~210_combout ;
wire \microc_|banco_|regb~211_combout ;
wire \microc_|banco_|regb~212_combout ;
wire \microc_|banco_|regb~216_combout ;
wire \microc_|banco_|regb~11_regout ;
wire \microc_|banco_|regb~91_regout ;
wire \microc_|banco_|regb~208_combout ;
wire \microc_|banco_|regb~209_combout ;
wire \microc_|banco_|regb~219_combout ;
wire \microc_|alu_|Add0~29_combout ;
wire \microc_|alu_|Add0~30_combout ;
wire \microc_|alu_|Add0~32 ;
wire \microc_|alu_|Add0~33_combout ;
wire \microc_|alu_|Mux3~1_combout ;
wire \microc_|mux3_|y[4]~28_combout ;
wire \microc_|mux3_|y[4]~29_combout ;
wire \microc_|banco_|regb~20_regout ;
wire \microc_|banco_|regb~203_combout ;
wire \microc_|banco_|regb~36_regout ;
wire \microc_|banco_|regb~200_combout ;
wire \microc_|banco_|regb~201_combout ;
wire \microc_|banco_|regb~204_combout ;
wire \microc_|banco_|regb~84feeder_combout ;
wire \microc_|banco_|regb~84_regout ;
wire \microc_|banco_|regb~68feeder_combout ;
wire \microc_|banco_|regb~68_regout ;
wire \microc_|banco_|regb~198_combout ;
wire \microc_|banco_|regb~199_combout ;
wire \microc_|banco_|regb~207_combout ;
wire \microc_|banco_|rd2[4]~3_combout ;
wire \microc_|alu_|Add0~28_combout ;
wire \microc_|alu_|Add0~34 ;
wire \microc_|alu_|Add0~37_combout ;
wire \microc_|alu_|Mux2~1_combout ;
wire \microc_|alu_|WideOr0~0_combout ;
wire \microc_|alu_|WideOr0~1_combout ;
wire \microc_|alu_|WideOr0~combout ;
wire \uc_|Selector0~1_combout ;
wire \uc_|Selector0~2_combout ;
wire \uc_|Selector0~0_combout ;
wire \uc_|Selector0~3_combout ;
wire \microc_|sumador_|y[5]~10_combout ;
wire \microc_|PC_|q[5]~5_combout ;
wire \microc_|sub_reg|q[5]~17_combout ;
wire \microc_|memoria_|mem~55_combout ;
wire \microc_|memoria_|mem~56_combout ;
wire \microc_|memoria_|mem~57_combout ;
wire \microc_|memoria_|mem~53_combout ;
wire \microc_|memoria_|mem~54_combout ;
wire \microc_|memoria_|mem~58_combout ;
wire \microc_|memoria_|mem~99_combout ;
wire \uc_|sec~1_combout ;
wire \e_s_|mux_salida|aux[0]~0_combout ;
wire \uc_|Equal0~0_combout ;
wire \uc_|Equal0~0clkctrl_outclk ;
wire \uc_|WideOr5~0_combout ;
wire \uc_|rwe1~0_combout ;
wire \uc_|rwe1~0clkctrl_outclk ;
wire \e_s_|mux_salida|aux[1]~1_combout ;
wire \e_s_|mux_salida|aux[2]~2_combout ;
wire \e_s_|mux_salida|aux[3]~3_combout ;
wire \e_s_|mux_salida|aux[4]~4_combout ;
wire \e_s_|mux_salida|aux[5]~5_combout ;
wire \e_s_|mux_salida|aux[6]~6_combout ;
wire \e_s_|mux_salida|aux[7]~7_combout ;
wire \uc_|rwe3~3_combout ;
wire \uc_|rwe3~3clkctrl_outclk ;
wire \uc_|rwe3~0_combout ;
wire \uc_|rwe3~0clkctrl_outclk ;
wire \uc_|rwe3~1_combout ;
wire \uc_|rwe3~1clkctrl_outclk ;
wire \e_s_|mux_salida|Decoder0~0_combout ;
wire \e_s_|mux_salida|Decoder0~0clkctrl_outclk ;
wire \e_s_|mux_salida|Decoder0~1_combout ;
wire \e_s_|mux_salida|Decoder0~1clkctrl_outclk ;
wire \uc_|rwe3~2_combout ;
wire \uc_|rwe3~2clkctrl_outclk ;
wire \VGA_CLOCK~combout ;
wire \VGA1|mypll|altpll_component|_clk0 ;
wire \VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA_CLOCK~clkctrl_outclk ;
wire \VGA1|controller|Add0~0_combout ;
wire \VGA1|controller|Add0~1 ;
wire \VGA1|controller|Add0~2_combout ;
wire \VGA1|controller|Add0~3 ;
wire \VGA1|controller|Add0~4_combout ;
wire \VGA1|controller|Add0~5 ;
wire \VGA1|controller|Add0~7 ;
wire \VGA1|controller|Add0~8_combout ;
wire \VGA1|controller|Add0~9 ;
wire \VGA1|controller|Add0~11 ;
wire \VGA1|controller|Add0~13 ;
wire \VGA1|controller|Add0~14_combout ;
wire \VGA1|controller|Add0~15 ;
wire \VGA1|controller|Add0~17 ;
wire \VGA1|controller|Add0~18_combout ;
wire \VGA1|controller|xCounter~0_combout ;
wire \VGA1|controller|Add0~12_combout ;
wire \VGA1|controller|Add0~16_combout ;
wire \VGA1|controller|xCounter~1_combout ;
wire \VGA1|controller|Equal0~0_combout ;
wire \VGA1|controller|Add0~6_combout ;
wire \VGA1|controller|Equal0~1_combout ;
wire \VGA1|controller|Equal0~2_combout ;
wire \VGA1|controller|Add1~0_combout ;
wire \VGA1|controller|yCounter[0]~9_combout ;
wire \VGA1|controller|Add1~1 ;
wire \VGA1|controller|Add1~2_combout ;
wire \VGA1|controller|yCounter[1]~8_combout ;
wire \VGA1|controller|Add1~3 ;
wire \VGA1|controller|Add1~4_combout ;
wire \VGA1|controller|yCounter[2]~7_combout ;
wire \VGA1|controller|Add1~5 ;
wire \VGA1|controller|Add1~6_combout ;
wire \VGA1|controller|yCounter[3]~6_combout ;
wire \VGA1|controller|Add1~7 ;
wire \VGA1|controller|Add1~9 ;
wire \VGA1|controller|Add1~10_combout ;
wire \VGA1|controller|yCounter[5]~3_combout ;
wire \VGA1|controller|Add1~11 ;
wire \VGA1|controller|Add1~12_combout ;
wire \VGA1|controller|yCounter[6]~2_combout ;
wire \VGA1|controller|Add1~13 ;
wire \VGA1|controller|Add1~15 ;
wire \VGA1|controller|Add1~17 ;
wire \VGA1|controller|Add1~18_combout ;
wire \VGA1|controller|yCounter[9]~4_combout ;
wire \VGA1|controller|always1~0_combout ;
wire \VGA1|controller|always1~2_combout ;
wire \VGA1|controller|Add1~16_combout ;
wire \VGA1|controller|yCounter[8]~0_combout ;
wire \VGA1|controller|yCounter[7]~1_combout ;
wire \VGA1|controller|Add1~8_combout ;
wire \VGA1|controller|yCounter[4]~5_combout ;
wire \VGA1|controller|controller_translator|Add0~1 ;
wire \VGA1|controller|controller_translator|Add0~3 ;
wire \VGA1|controller|controller_translator|Add0~5 ;
wire \VGA1|controller|controller_translator|Add0~7 ;
wire \VGA1|controller|controller_translator|Add0~9 ;
wire \VGA1|controller|controller_translator|Add0~10_combout ;
wire \VGA1|controller|controller_translator|Add0~8_combout ;
wire \VGA1|controller|controller_translator|Add0~6_combout ;
wire \VGA1|controller|controller_translator|Add0~4_combout ;
wire \VGA1|controller|controller_translator|mem_address[5]~1 ;
wire \VGA1|controller|controller_translator|mem_address[6]~3 ;
wire \VGA1|controller|controller_translator|mem_address[7]~5 ;
wire \VGA1|controller|controller_translator|mem_address[8]~7 ;
wire \VGA1|controller|controller_translator|mem_address[9]~9 ;
wire \VGA1|controller|controller_translator|mem_address[10]~11 ;
wire \VGA1|controller|controller_translator|mem_address[11]~13 ;
wire \VGA1|controller|controller_translator|mem_address[12]~15 ;
wire \VGA1|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA1|controller|controller_translator|Add0~11 ;
wire \VGA1|controller|controller_translator|Add0~13 ;
wire \VGA1|controller|controller_translator|Add0~14_combout ;
wire \VGA1|controller|controller_translator|mem_address[13]~17 ;
wire \VGA1|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA1|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA1|controller|Add0~10_combout ;
wire \VGA1|controller|xCounter~2_combout ;
wire \VGA1|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA1|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA1|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA1|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA1|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA1|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA1|controller|controller_translator|mem_address[11]~12_combout ;
wire \~GND~combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA1|controller|VGA_VS1~0_combout ;
wire \VGA1|controller|on_screen~0_combout ;
wire \VGA1|controller|on_screen~1_combout ;
wire \VGA1|controller|on_screen~2_combout ;
wire \VGA1|controller|on_screen~3_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder_combout ;
wire \VGA1|controller|VGA_R[0]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA1|controller|VGA_G[0]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA1|controller|VGA_B[0]~0_combout ;
wire \VGA1|controller|VGA_VS1~1_combout ;
wire \VGA1|controller|VGA_VS1~2_combout ;
wire \VGA1|controller|VGA_VS1~regout ;
wire \VGA1|controller|VGA_VS~feeder_combout ;
wire \VGA1|controller|VGA_VS~regout ;
wire \VGA1|controller|VGA_HS1~0_combout ;
wire \VGA1|controller|VGA_HS1~1_combout ;
wire \VGA1|controller|VGA_HS1~2_combout ;
wire \VGA1|controller|VGA_HS1~regout ;
wire \VGA1|controller|VGA_HS~feeder_combout ;
wire \VGA1|controller|VGA_HS~regout ;
wire [7:0] \e_s_|sal2|q ;
wire [7:0] \e_s_|sal3|q ;
wire [7:0] \e_s_|sal4|q ;
wire [9:0] \microc_|PC_|q ;
wire [0:0] \microc_|ffzero|q ;
wire [9:0] \microc_|sub_reg|q ;
wire [7:0] \e_s_|mux_salida|d3 ;
wire [7:0] \e_s_|mux_salida|d2 ;
wire [7:0] \e_s_|mux_salida|d1 ;
wire [7:0] \e_s_|mux_salida|d0 ;
wire [7:0] \e_s_|sal1|q ;
wire [2:0] \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \VGA1|controller|yCounter ;
wire [9:0] \VGA1|controller|xCounter ;
wire [7:0] \e4~combout ;
wire [1:0] \e3~combout ;
wire [3:0] \e2~combout ;
wire [3:0] \e1~combout ;

wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [2:0] \VGA1|mypll|altpll_component|pll_CLK_bus ;

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \VGA1|mypll|altpll_component|_clk0  = \VGA1|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA1|mypll|altpll_component|_clk1  = \VGA1|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA1|mypll|altpll_component|_clk2  = \VGA1|mypll|altpll_component|pll_CLK_bus [2];

// Location: LCFF_X35_Y14_N11
cycloneii_lcell_ff \microc_|PC_|q[9] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[9]~6_combout ),
	.sdata(\microc_|sub_reg|q [9]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [9]));

// Location: M4K_X17_Y15
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
// synopsys translate_on

// Location: M4K_X41_Y8
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000001800000000003FFFFFFFFFFFFFFFFC00000000001800000000003FFFFFFFFFFFFFFFFC00000000001800000000001FFFFFFFFFFFFFFFF800000000001800000000000FFFFFFFFFFFFFFFF000000000001800000000000FFFFFFFFFFFFFFFF0000000000018000000000007FFFFFFFFFFFFFFE0000000000018000000000003FFFFFFFFFFFFFFC0000000000018000000000003FFFFFFFFFFFFFFC0000000000018000000000001FFFFFFFFFFFFFF80000000000018000000000000FFFFFFFFFFFFFF00000000000018000000000000FFFFFFFFFFFFFF000000000000180000000000007FFFFFFFFFFFFE000000000000180000000000003FFFFFFFFFF;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'hFFC000000000000180000000000003FFFFFFFFFFFFC000000000000180000000000001FFFFFFFFFFFF8000000000000180000000000000FFFFFFFFFFFF0000000000000180000000000000FFFFFFFFFFFF00000000000001800000000000007FFFFFFFFFFE00000000000001800000000000003FFFFFFFFFFC00000000000001800000000000003FFFFFFFFFFC00000000000001800000000000001FFFFFFFFFF800000000000001800000000000000FFFFFFFFFF000000000000001800000000000000FFFFFFFFFF0000000000000018000000000000007FFFFFFFFE0000000000000018000000000000003FFFFFFFFC0000000000000018000000000000003;
// synopsys translate_on

// Location: M4K_X17_Y10
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'hFFFFFFFFC0000000000000018000000000000001FFFFFFFF80000000000000018000000000000000FFFFFFFF00000000000000018000000000000000FFFFFFFF000000000000000180000000000000007FFFFFFE000000000000000180000000000000003FFFFFFC000000000000000180000000000000003FFFFFFC000000000000000180000000000000001FFFFFF8000000000000000180000000000000000FFFFFF0000000000000000180000000000000000FFFFFF00000000000000001800000000000000007FFFFE00000000000000001800000000000000003FFFFC00000000000000001800000000000000003FFFFC0000000000000000180000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h0000000001FFFF800000000000000001800000000000000000FFFF000000000000000001800000000000000000FFFF0000000000000000018000000000000000007FFE0000000000000000018000000000000000003FFC0000000000000000018000000000000000003FFC0000000000000000018000000000000000001FF80000000000000000018000000000000000000FF00000000000000000018000000000000000000FF000000000000000000180000000000000000007E000000000000000000180000000000000000003C000000000000000000180000000000000000003C0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \microc_|sumador_|y[8]~16 (
// Equation(s):
// \microc_|sumador_|y[8]~16_combout  = ((\microc_|PC_|q [8] $ (\microc_|mux4_|y[8]~1_combout  $ (!\microc_|sumador_|y[7]~15 )))) # (GND)
// \microc_|sumador_|y[8]~17  = CARRY((\microc_|PC_|q [8] & ((\microc_|mux4_|y[8]~1_combout ) # (!\microc_|sumador_|y[7]~15 ))) # (!\microc_|PC_|q [8] & (\microc_|mux4_|y[8]~1_combout  & !\microc_|sumador_|y[7]~15 )))

	.dataa(\microc_|PC_|q [8]),
	.datab(\microc_|mux4_|y[8]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[7]~15 ),
	.combout(\microc_|sumador_|y[8]~16_combout ),
	.cout(\microc_|sumador_|y[8]~17 ));
// synopsys translate_off
defparam \microc_|sumador_|y[8]~16 .lut_mask = 16'h698E;
defparam \microc_|sumador_|y[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \microc_|sumador_|y[9]~18 (
// Equation(s):
// \microc_|sumador_|y[9]~18_combout  = \microc_|PC_|q [9] $ (\microc_|sumador_|y[8]~17  $ (\microc_|mux4_|y[9]~0_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [9]),
	.datac(vcc),
	.datad(\microc_|mux4_|y[9]~0_combout ),
	.cin(\microc_|sumador_|y[8]~17 ),
	.combout(\microc_|sumador_|y[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|sumador_|y[9]~18 .lut_mask = 16'hC33C;
defparam \microc_|sumador_|y[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneii_lcell_comb \microc_|PC_|q[9]~6 (
// Equation(s):
// \microc_|PC_|q[9]~6_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[9]~18_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~70_combout ))

	.dataa(\uc_|Selector0~3_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[9]~18_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[9]~6 .lut_mask = 16'hEE44;
defparam \microc_|PC_|q[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N19
cycloneii_lcell_ff \microc_|sub_reg|q[9] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[9]~25_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [9]));

// Location: LCCOMB_X39_Y14_N6
cycloneii_lcell_comb \microc_|alu_|Add0~22 (
// Equation(s):
// \microc_|alu_|Add0~22_combout  = (\microc_|alu_|Add0~47_combout  & ((\microc_|alu_|Add0~19_combout  & (!\microc_|alu_|Add0~21_cout )) # (!\microc_|alu_|Add0~19_combout  & (\microc_|alu_|Add0~21_cout  & VCC)))) # (!\microc_|alu_|Add0~47_combout  & 
// ((\microc_|alu_|Add0~19_combout  & ((\microc_|alu_|Add0~21_cout ) # (GND))) # (!\microc_|alu_|Add0~19_combout  & (!\microc_|alu_|Add0~21_cout ))))
// \microc_|alu_|Add0~23  = CARRY((\microc_|alu_|Add0~47_combout  & (\microc_|alu_|Add0~19_combout  & !\microc_|alu_|Add0~21_cout )) # (!\microc_|alu_|Add0~47_combout  & ((\microc_|alu_|Add0~19_combout ) # (!\microc_|alu_|Add0~21_cout ))))

	.dataa(\microc_|alu_|Add0~47_combout ),
	.datab(\microc_|alu_|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~21_cout ),
	.combout(\microc_|alu_|Add0~22_combout ),
	.cout(\microc_|alu_|Add0~23 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~22 .lut_mask = 16'h694D;
defparam \microc_|alu_|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \VGA1|controller|Add1~14 (
// Equation(s):
// \VGA1|controller|Add1~14_combout  = (\VGA1|controller|yCounter [7] & (!\VGA1|controller|Add1~13 )) # (!\VGA1|controller|yCounter [7] & ((\VGA1|controller|Add1~13 ) # (GND)))
// \VGA1|controller|Add1~15  = CARRY((!\VGA1|controller|Add1~13 ) # (!\VGA1|controller|yCounter [7]))

	.dataa(\VGA1|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~13 ),
	.combout(\VGA1|controller|Add1~14_combout ),
	.cout(\VGA1|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA1|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N4
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~0_combout  = (\VGA1|controller|yCounter [4] & (\VGA1|controller|yCounter [2] $ (VCC))) # (!\VGA1|controller|yCounter [4] & (\VGA1|controller|yCounter [2] & VCC))
// \VGA1|controller|controller_translator|Add0~1  = CARRY((\VGA1|controller|yCounter [4] & \VGA1|controller|yCounter [2]))

	.dataa(\VGA1|controller|yCounter [4]),
	.datab(\VGA1|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA1|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N6
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~2_combout  = (\VGA1|controller|yCounter [5] & ((\VGA1|controller|yCounter [3] & (\VGA1|controller|controller_translator|Add0~1  & VCC)) # (!\VGA1|controller|yCounter [3] & 
// (!\VGA1|controller|controller_translator|Add0~1 )))) # (!\VGA1|controller|yCounter [5] & ((\VGA1|controller|yCounter [3] & (!\VGA1|controller|controller_translator|Add0~1 )) # (!\VGA1|controller|yCounter [3] & 
// ((\VGA1|controller|controller_translator|Add0~1 ) # (GND)))))
// \VGA1|controller|controller_translator|Add0~3  = CARRY((\VGA1|controller|yCounter [5] & (!\VGA1|controller|yCounter [3] & !\VGA1|controller|controller_translator|Add0~1 )) # (!\VGA1|controller|yCounter [5] & 
// ((!\VGA1|controller|controller_translator|Add0~1 ) # (!\VGA1|controller|yCounter [3]))))

	.dataa(\VGA1|controller|yCounter [5]),
	.datab(\VGA1|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~1 ),
	.combout(\VGA1|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA1|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N16
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~12_combout  = (\VGA1|controller|yCounter [8] & (\VGA1|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA1|controller|yCounter [8] & (!\VGA1|controller|controller_translator|Add0~11  & VCC))
// \VGA1|controller|controller_translator|Add0~13  = CARRY((\VGA1|controller|yCounter [8] & !\VGA1|controller|controller_translator|Add0~11 ))

	.dataa(\VGA1|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~11 ),
	.combout(\VGA1|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA1|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneii_lcell_comb \microc_|sub_reg|q[8]~23 (
// Equation(s):
// \microc_|sub_reg|q[8]~23_combout  = (\microc_|PC_|q [8] & (!\microc_|sub_reg|q[7]~22 )) # (!\microc_|PC_|q [8] & ((\microc_|sub_reg|q[7]~22 ) # (GND)))
// \microc_|sub_reg|q[8]~24  = CARRY((!\microc_|sub_reg|q[7]~22 ) # (!\microc_|PC_|q [8]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[7]~22 ),
	.combout(\microc_|sub_reg|q[8]~23_combout ),
	.cout(\microc_|sub_reg|q[8]~24 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[8]~23 .lut_mask = 16'h3C3F;
defparam \microc_|sub_reg|q[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneii_lcell_comb \microc_|sub_reg|q[9]~25 (
// Equation(s):
// \microc_|sub_reg|q[9]~25_combout  = \microc_|sub_reg|q[8]~24  $ (!\microc_|PC_|q [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|PC_|q [9]),
	.cin(\microc_|sub_reg|q[8]~24 ),
	.combout(\microc_|sub_reg|q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|sub_reg|q[9]~25 .lut_mask = 16'hF00F;
defparam \microc_|sub_reg|q[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneii_lcell_comb \microc_|memoria_|mem~29 (
// Equation(s):
// \microc_|memoria_|mem~29_combout  = (\microc_|PC_|q [2]) # (!\microc_|PC_|q [1])

	.dataa(vcc),
	.datab(\microc_|PC_|q [2]),
	.datac(vcc),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~29 .lut_mask = 16'hCCFF;
defparam \microc_|memoria_|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneii_lcell_comb \microc_|memoria_|mem~35 (
// Equation(s):
// \microc_|memoria_|mem~35_combout  = (\microc_|PC_|q [0]) # (!\microc_|PC_|q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [0]),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~35 .lut_mask = 16'hF0FF;
defparam \microc_|memoria_|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneii_lcell_comb \microc_|memoria_|mem~45 (
// Equation(s):
// \microc_|memoria_|mem~45_combout  = (\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~44_combout ))) # (!\microc_|PC_|q [3] & (\microc_|memoria_|mem~43_combout ))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~43_combout ),
	.datac(\microc_|memoria_|mem~44_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~45 .lut_mask = 16'h0FCC;
defparam \microc_|memoria_|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneii_lcell_comb \microc_|memoria_|mem~46 (
// Equation(s):
// \microc_|memoria_|mem~46_combout  = (\microc_|PC_|q [2] & (\microc_|memoria_|mem~19_combout )) # (!\microc_|PC_|q [2] & ((\microc_|PC_|q [0])))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~19_combout ),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~46 .lut_mask = 16'hCFC0;
defparam \microc_|memoria_|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneii_lcell_comb \microc_|memoria_|mem~47 (
// Equation(s):
// \microc_|memoria_|mem~47_combout  = (\microc_|PC_|q [1] & ((\microc_|PC_|q [0]))) # (!\microc_|PC_|q [1] & (!\microc_|PC_|q [0]))

	.dataa(\microc_|PC_|q [1]),
	.datab(vcc),
	.datac(\microc_|PC_|q [0]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~47 .lut_mask = 16'hAF05;
defparam \microc_|memoria_|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneii_lcell_comb \microc_|memoria_|mem~48 (
// Equation(s):
// \microc_|memoria_|mem~48_combout  = (\microc_|PC_|q [2] & (\microc_|memoria_|mem~37_combout )) # (!\microc_|PC_|q [2] & ((!\microc_|memoria_|mem~47_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|memoria_|mem~37_combout ),
	.datad(\microc_|memoria_|mem~47_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~48 .lut_mask = 16'hC0F3;
defparam \microc_|memoria_|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneii_lcell_comb \microc_|memoria_|mem~49 (
// Equation(s):
// \microc_|memoria_|mem~49_combout  = (\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~48_combout ))) # (!\microc_|PC_|q [3] & (!\microc_|memoria_|mem~46_combout ))

	.dataa(\microc_|memoria_|mem~46_combout ),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~48_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~49 .lut_mask = 16'h0F55;
defparam \microc_|memoria_|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneii_lcell_comb \microc_|memoria_|mem~50 (
// Equation(s):
// \microc_|memoria_|mem~50_combout  = (\microc_|PC_|q [4] & ((\microc_|memoria_|mem~49_combout ))) # (!\microc_|PC_|q [4] & (\microc_|memoria_|mem~45_combout ))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~45_combout ),
	.datac(\microc_|memoria_|mem~49_combout ),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~50 .lut_mask = 16'hF0CC;
defparam \microc_|memoria_|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneii_lcell_comb \microc_|memoria_|mem~59 (
// Equation(s):
// \microc_|memoria_|mem~59_combout  = (!\microc_|PC_|q [5] & \microc_|memoria_|mem~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [5]),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~59 .lut_mask = 16'h0F00;
defparam \microc_|memoria_|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \microc_|mux4_|y[9]~0 (
// Equation(s):
// \microc_|mux4_|y[9]~0_combout  = (\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~66_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~70_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[9]~0 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \microc_|mux4_|y[6]~3 (
// Equation(s):
// \microc_|mux4_|y[6]~3_combout  = (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~75_combout  & (\microc_|memoria_|mem~66_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|memoria_|mem~75_combout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[6]~3 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneii_lcell_comb \microc_|memoria_|mem~89 (
// Equation(s):
// \microc_|memoria_|mem~89_combout  = (\microc_|PC_|q [0] & (\microc_|memoria_|mem~86_combout  & (\microc_|PC_|q [1] $ (\microc_|memoria_|mem~87_combout )))) # (!\microc_|PC_|q [0] & (!\microc_|PC_|q [1] & (\microc_|memoria_|mem~87_combout  & 
// !\microc_|memoria_|mem~86_combout )))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|memoria_|mem~87_combout ),
	.datad(\microc_|memoria_|mem~86_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~89 .lut_mask = 16'h2810;
defparam \microc_|memoria_|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \microc_|mux4_|y[1]~8 (
// Equation(s):
// \microc_|mux4_|y[1]~8_combout  = (\microc_|memoria_|mem~93_combout  & (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~66_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[1]~8 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N9
cycloneii_lcell_ff \microc_|banco_|regb~10 (
	.clk(\clk~combout ),
	.datain(\microc_|mux3_|y[2]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~10_regout ));

// Location: LCFF_X39_Y15_N13
cycloneii_lcell_ff \microc_|banco_|regb~90 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~90_regout ));

// Location: LCFF_X40_Y12_N21
cycloneii_lcell_ff \microc_|banco_|regb~122 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~122feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~122_regout ));

// Location: LCFF_X37_Y11_N1
cycloneii_lcell_ff \microc_|banco_|regb~1 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~1_regout ));

// Location: LCFF_X38_Y15_N25
cycloneii_lcell_ff \microc_|banco_|regb~57 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~57feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~57_regout ));

// Location: LCFF_X39_Y15_N5
cycloneii_lcell_ff \microc_|banco_|regb~89 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~89feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~89_regout ));

// Location: LCFF_X38_Y10_N31
cycloneii_lcell_ff \microc_|banco_|regb~17 (
	.clk(\clk~combout ),
	.datain(\microc_|mux3_|y[1]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~17_regout ));

// Location: LCCOMB_X38_Y10_N24
cycloneii_lcell_comb \microc_|banco_|regb~152 (
// Equation(s):
// \microc_|banco_|regb~152_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~49_regout ))) # 
// (!\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~17_regout ))))

	.dataa(\microc_|banco_|regb~17_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~49_regout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~152_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~152 .lut_mask = 16'hFC22;
defparam \microc_|banco_|regb~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N13
cycloneii_lcell_ff \microc_|banco_|regb~113 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~113_regout ));

// Location: LCCOMB_X39_Y10_N12
cycloneii_lcell_comb \microc_|banco_|regb~153 (
// Equation(s):
// \microc_|banco_|regb~153_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~152_combout  & ((\microc_|banco_|regb~113_regout ))) # (!\microc_|banco_|regb~152_combout  & (\microc_|banco_|regb~81_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~152_combout ))))

	.dataa(\microc_|banco_|regb~81_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~113_regout ),
	.datad(\microc_|banco_|regb~152_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~153_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~153 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneii_lcell_comb \microc_|banco_|regb~165 (
// Equation(s):
// \microc_|banco_|regb~165_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~57_regout ) # ((\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~25_regout  & 
// !\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|regb~57_regout ),
	.datab(\microc_|banco_|regb~25_regout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~165_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~165 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneii_lcell_comb \microc_|banco_|regb~166 (
// Equation(s):
// \microc_|banco_|regb~166_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~165_combout  & (\microc_|banco_|regb~121_regout )) # (!\microc_|banco_|regb~165_combout  & ((\microc_|banco_|regb~89_regout ))))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~165_combout ))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|banco_|regb~121_regout ),
	.datac(\microc_|banco_|regb~89_regout ),
	.datad(\microc_|banco_|regb~165_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~166_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~166 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N31
cycloneii_lcell_ff \microc_|banco_|regb~56 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~56_regout ));

// Location: LCCOMB_X38_Y10_N4
cycloneii_lcell_comb \microc_|banco_|regb~172 (
// Equation(s):
// \microc_|banco_|regb~172_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~48_regout ) # (\microc_|memoria_|mem~93_combout )))) # (!\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~16_regout  & 
// ((!\microc_|memoria_|mem~93_combout ))))

	.dataa(\microc_|banco_|regb~16_regout ),
	.datab(\microc_|banco_|regb~48_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~172_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~172 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N20
cycloneii_lcell_comb \microc_|banco_|regb~173 (
// Equation(s):
// \microc_|banco_|regb~173_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~172_combout  & (\microc_|banco_|regb~112_regout )) # (!\microc_|banco_|regb~172_combout  & ((\microc_|banco_|regb~80_regout ))))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~172_combout ))))

	.dataa(\microc_|banco_|regb~112_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~80_regout ),
	.datad(\microc_|banco_|regb~172_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~173_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~173 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N21
cycloneii_lcell_ff \microc_|banco_|regb~8 (
	.clk(\clk~combout ),
	.datain(\microc_|mux3_|y[0]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~8_regout ));

// Location: LCFF_X36_Y11_N17
cycloneii_lcell_ff \microc_|banco_|regb~104 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~104feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~104_regout ));

// Location: LCFF_X37_Y11_N9
cycloneii_lcell_ff \microc_|banco_|regb~12 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~12feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~12_regout ));

// Location: LCFF_X40_Y11_N21
cycloneii_lcell_ff \microc_|banco_|regb~116 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~116feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~116_regout ));

// Location: LCFF_X37_Y12_N21
cycloneii_lcell_ff \microc_|banco_|regb~52 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~52_regout ));

// Location: LCFF_X38_Y11_N15
cycloneii_lcell_ff \microc_|banco_|regb~100 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~100_regout ));

// Location: LCFF_X36_Y11_N7
cycloneii_lcell_ff \microc_|banco_|regb~76 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~76feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~76_regout ));

// Location: LCCOMB_X36_Y11_N0
cycloneii_lcell_comb \microc_|banco_|regb~195 (
// Equation(s):
// \microc_|banco_|regb~195_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~76_regout )) # 
// (!\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~68_regout )))))

	.dataa(\microc_|banco_|regb~76_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~68_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~195_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~195 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y11_N31
cycloneii_lcell_ff \microc_|banco_|regb~108 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~108_regout ));

// Location: LCCOMB_X36_Y11_N4
cycloneii_lcell_comb \microc_|banco_|regb~196 (
// Equation(s):
// \microc_|banco_|regb~196_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~195_combout  & ((\microc_|banco_|regb~108_regout ))) # (!\microc_|banco_|regb~195_combout  & (\microc_|banco_|regb~100_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~195_combout ))))

	.dataa(\microc_|banco_|regb~100_regout ),
	.datab(\microc_|banco_|regb~108_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~195_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~196_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~196 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneii_lcell_comb \microc_|banco_|regb~202 (
// Equation(s):
// \microc_|banco_|regb~202_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~12_regout ))) # 
// (!\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~4_regout ))))

	.dataa(\microc_|banco_|regb~4_regout ),
	.datab(\microc_|banco_|regb~12_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~202_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~202 .lut_mask = 16'hFC0A;
defparam \microc_|banco_|regb~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N2
cycloneii_lcell_comb \microc_|banco_|regb~205 (
// Equation(s):
// \microc_|banco_|regb~205_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~116_regout ) # ((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~100_regout  & 
// !\microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|regb~116_regout ),
	.datab(\microc_|banco_|regb~100_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~205_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~205 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneii_lcell_comb \microc_|banco_|regb~206 (
// Equation(s):
// \microc_|banco_|regb~206_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~205_combout  & (\microc_|banco_|regb~124_regout )) # (!\microc_|banco_|regb~205_combout  & ((\microc_|banco_|regb~108_regout ))))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~205_combout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|banco_|regb~124_regout ),
	.datac(\microc_|banco_|regb~108_regout ),
	.datad(\microc_|banco_|regb~205_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~206_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~206 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N31
cycloneii_lcell_ff \microc_|banco_|regb~75 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~75_regout ));

// Location: LCFF_X38_Y11_N21
cycloneii_lcell_ff \microc_|banco_|regb~99 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~99feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~99_regout ));

// Location: LCCOMB_X39_Y11_N30
cycloneii_lcell_comb \microc_|banco_|regb~220 (
// Equation(s):
// \microc_|banco_|regb~220_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & ((\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~75_regout ))) # 
// (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~11_regout ))))

	.dataa(\microc_|banco_|regb~11_regout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~75_regout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~220_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~220 .lut_mask = 16'hFC22;
defparam \microc_|banco_|regb~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneii_lcell_comb \microc_|banco_|regb~221 (
// Equation(s):
// \microc_|banco_|regb~221_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~220_combout  & ((\microc_|banco_|regb~107_regout ))) # (!\microc_|banco_|regb~220_combout  & (\microc_|banco_|regb~43_regout )))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~220_combout ))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~43_regout ),
	.datac(\microc_|banco_|regb~107_regout ),
	.datad(\microc_|banco_|regb~220_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~221_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~221 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N29
cycloneii_lcell_ff \microc_|banco_|regb~117 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~117_regout ));

// Location: LCFF_X37_Y11_N29
cycloneii_lcell_ff \microc_|banco_|regb~5 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~5_regout ));

// Location: LCFF_X38_Y15_N13
cycloneii_lcell_ff \microc_|banco_|regb~45 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~45feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~45_regout ));

// Location: LCCOMB_X39_Y10_N30
cycloneii_lcell_comb \microc_|banco_|regb~240 (
// Equation(s):
// \microc_|banco_|regb~240_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~85_regout ) # (\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~21_regout  & 
// ((!\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~21_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~85_regout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~240_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~240 .lut_mask = 16'hCCE2;
defparam \microc_|banco_|regb~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
cycloneii_lcell_comb \microc_|banco_|regb~241 (
// Equation(s):
// \microc_|banco_|regb~241_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~240_combout  & (\microc_|banco_|regb~117_regout )) # (!\microc_|banco_|regb~240_combout  & ((\microc_|banco_|regb~53_regout ))))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~240_combout ))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~117_regout ),
	.datac(\microc_|banco_|regb~53_regout ),
	.datad(\microc_|banco_|regb~240_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~241_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~241 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N12
cycloneii_lcell_comb \microc_|banco_|rd2[5]~4 (
// Equation(s):
// \microc_|banco_|rd2[5]~4_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~249_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|Equal1~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~249_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[5]~4 .lut_mask = 16'h3300;
defparam \microc_|banco_|rd2[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N0
cycloneii_lcell_comb \microc_|alu_|Mux2~0 (
// Equation(s):
// \microc_|alu_|Mux2~0_combout  = (\microc_|memoria_|mem~42_combout  & ((\microc_|banco_|rd2[5]~4_combout  & ((\microc_|alu_|Mux7~0_combout ) # (\microc_|banco_|rd1[5]~4_combout ))) # (!\microc_|banco_|rd2[5]~4_combout  & (\microc_|alu_|Mux7~0_combout  & 
// \microc_|banco_|rd1[5]~4_combout )))) # (!\microc_|memoria_|mem~42_combout  & ((\microc_|alu_|Mux7~0_combout  $ (\microc_|banco_|rd1[5]~4_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|banco_|rd2[5]~4_combout ),
	.datac(\microc_|alu_|Mux7~0_combout ),
	.datad(\microc_|banco_|rd1[5]~4_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux2~0 .lut_mask = 16'hADD0;
defparam \microc_|alu_|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N3
cycloneii_lcell_ff \microc_|banco_|regb~118 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~118feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~118_regout ));

// Location: LCFF_X37_Y11_N7
cycloneii_lcell_ff \microc_|banco_|regb~6 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~6_regout ));

// Location: LCFF_X37_Y10_N29
cycloneii_lcell_ff \microc_|banco_|regb~30 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~30_regout ));

// Location: LCFF_X38_Y15_N5
cycloneii_lcell_ff \microc_|banco_|regb~62 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~62_regout ));

// Location: LCFF_X36_Y10_N3
cycloneii_lcell_ff \microc_|banco_|regb~78 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~78feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~78_regout ));

// Location: LCFF_X37_Y15_N21
cycloneii_lcell_ff \microc_|banco_|regb~102 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~102_regout ));

// Location: LCFF_X36_Y10_N25
cycloneii_lcell_ff \microc_|banco_|regb~70 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~70feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~70_regout ));

// Location: LCCOMB_X37_Y11_N12
cycloneii_lcell_comb \microc_|banco_|regb~257 (
// Equation(s):
// \microc_|banco_|regb~257_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~102_regout ) # ((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~70_regout  & 
// !\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~102_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~70_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~257_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~257 .lut_mask = 16'hCCB8;
defparam \microc_|banco_|regb~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N27
cycloneii_lcell_ff \microc_|banco_|regb~110 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~110_regout ));

// Location: LCCOMB_X37_Y11_N14
cycloneii_lcell_comb \microc_|banco_|regb~258 (
// Equation(s):
// \microc_|banco_|regb~258_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~257_combout  & ((\microc_|banco_|regb~110_regout ))) # (!\microc_|banco_|regb~257_combout  & (\microc_|banco_|regb~78_regout )))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~257_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~78_regout ),
	.datac(\microc_|banco_|regb~110_regout ),
	.datad(\microc_|banco_|regb~257_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~258_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~258 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneii_lcell_comb \microc_|banco_|regb~260 (
// Equation(s):
// \microc_|banco_|regb~260_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~46_regout ))) # 
// (!\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~38_regout ))))

	.dataa(\microc_|banco_|regb~38_regout ),
	.datab(\microc_|banco_|regb~46_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~260_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~260 .lut_mask = 16'hFC0A;
defparam \microc_|banco_|regb~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneii_lcell_comb \microc_|banco_|regb~261 (
// Equation(s):
// \microc_|banco_|regb~261_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~260_combout  & ((\microc_|banco_|regb~62_regout ))) # (!\microc_|banco_|regb~260_combout  & (\microc_|banco_|regb~54_regout )))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~260_combout ))))

	.dataa(\microc_|banco_|regb~54_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~62_regout ),
	.datad(\microc_|banco_|regb~260_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~261_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~261 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneii_lcell_comb \microc_|banco_|regb~262 (
// Equation(s):
// \microc_|banco_|regb~262_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~86_regout ) # (\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~70_regout  & 
// ((!\microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|regb~70_regout ),
	.datab(\microc_|banco_|regb~86_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~262_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~262 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N16
cycloneii_lcell_comb \microc_|banco_|regb~263 (
// Equation(s):
// \microc_|banco_|regb~263_combout  = (\microc_|banco_|regb~262_combout  & ((\microc_|banco_|regb~94_regout ) # ((!\microc_|memoria_|mem~90_combout )))) # (!\microc_|banco_|regb~262_combout  & (((\microc_|banco_|regb~78_regout  & 
// \microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|regb~94_regout ),
	.datab(\microc_|banco_|regb~78_regout ),
	.datac(\microc_|banco_|regb~262_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~263_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~263 .lut_mask = 16'hACF0;
defparam \microc_|banco_|regb~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N22
cycloneii_lcell_comb \microc_|banco_|regb~264 (
// Equation(s):
// \microc_|banco_|regb~264_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~22_regout ) # ((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~6_regout  & 
// !\microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|regb~22_regout ),
	.datab(\microc_|banco_|regb~6_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~264_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~264 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N16
cycloneii_lcell_comb \microc_|banco_|regb~265 (
// Equation(s):
// \microc_|banco_|regb~265_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~264_combout  & ((\microc_|banco_|regb~30_regout ))) # (!\microc_|banco_|regb~264_combout  & (\microc_|banco_|regb~14_regout )))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~264_combout ))))

	.dataa(\microc_|banco_|regb~14_regout ),
	.datab(\microc_|banco_|regb~30_regout ),
	.datac(\microc_|memoria_|mem~90_combout ),
	.datad(\microc_|banco_|regb~264_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~265_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~265 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneii_lcell_comb \microc_|banco_|regb~266 (
// Equation(s):
// \microc_|banco_|regb~266_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|memoria_|mem~81_combout ) # ((\microc_|banco_|regb~263_combout )))) # (!\microc_|memoria_|mem~78_combout  & (!\microc_|memoria_|mem~81_combout  & 
// (\microc_|banco_|regb~265_combout )))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~265_combout ),
	.datad(\microc_|banco_|regb~263_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~266_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~266 .lut_mask = 16'hBA98;
defparam \microc_|banco_|regb~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneii_lcell_comb \microc_|banco_|regb~267 (
// Equation(s):
// \microc_|banco_|regb~267_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~110_regout )) # 
// (!\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~102_regout )))))

	.dataa(\microc_|banco_|regb~110_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~102_regout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~267_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~267 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneii_lcell_comb \microc_|banco_|regb~268 (
// Equation(s):
// \microc_|banco_|regb~268_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~267_combout  & ((\microc_|banco_|regb~126_regout ))) # (!\microc_|banco_|regb~267_combout  & (\microc_|banco_|regb~118_regout )))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~267_combout ))))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\microc_|banco_|regb~118_regout ),
	.datac(\microc_|banco_|regb~267_combout ),
	.datad(\microc_|banco_|regb~126_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~268_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~268 .lut_mask = 16'hF858;
defparam \microc_|banco_|regb~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneii_lcell_comb \microc_|banco_|regb~269 (
// Equation(s):
// \microc_|banco_|regb~269_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~266_combout  & (\microc_|banco_|regb~268_combout )) # (!\microc_|banco_|regb~266_combout  & ((\microc_|banco_|regb~261_combout ))))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~266_combout ))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~268_combout ),
	.datac(\microc_|banco_|regb~261_combout ),
	.datad(\microc_|banco_|regb~266_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~269_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~269 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneii_lcell_comb \microc_|banco_|rd2[6]~5 (
// Equation(s):
// \microc_|banco_|rd2[6]~5_combout  = (\microc_|banco_|regb~269_combout  & !\microc_|banco_|Equal1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|regb~269_combout ),
	.datad(\microc_|banco_|Equal1~0_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[6]~5 .lut_mask = 16'h00F0;
defparam \microc_|banco_|rd2[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneii_lcell_comb \microc_|alu_|Add0~39 (
// Equation(s):
// \microc_|alu_|Add0~39_combout  = (\microc_|memoria_|mem~42_combout  & (((\microc_|banco_|rd1[6]~5_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ (((!\microc_|banco_|rd2[6]~5_combout )))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|banco_|rd1[6]~5_combout ),
	.datad(\microc_|banco_|rd2[6]~5_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~39 .lut_mask = 16'hE4B1;
defparam \microc_|alu_|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N31
cycloneii_lcell_ff \microc_|banco_|regb~7 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~7_regout ));

// Location: LCFF_X39_Y13_N5
cycloneii_lcell_ff \microc_|banco_|regb~127 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~127feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~127_regout ));

// Location: LCFF_X40_Y12_N23
cycloneii_lcell_ff \microc_|banco_|regb~47 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~47_regout ));

// Location: LCFF_X38_Y15_N1
cycloneii_lcell_ff \microc_|banco_|regb~63 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~63_regout ));

// Location: LCCOMB_X40_Y13_N12
cycloneii_lcell_comb \microc_|banco_|regb~277 (
// Equation(s):
// \microc_|banco_|regb~277_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~47_regout ))) # 
// (!\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~63_regout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~63_regout ),
	.datac(\microc_|banco_|regb~47_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~277_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~277 .lut_mask = 16'hFA44;
defparam \microc_|banco_|regb~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
cycloneii_lcell_comb \microc_|banco_|regb~278 (
// Equation(s):
// \microc_|banco_|regb~278_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~277_combout  & ((\microc_|banco_|regb~111_regout ))) # (!\microc_|banco_|regb~277_combout  & (\microc_|banco_|regb~127_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~277_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~127_regout ),
	.datac(\microc_|banco_|regb~111_regout ),
	.datad(\microc_|banco_|regb~277_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~278_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~278 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N24
cycloneii_lcell_comb \microc_|banco_|regb~287 (
// Equation(s):
// \microc_|banco_|regb~287_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & ((\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~95_regout )) # 
// (!\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~31_regout )))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~95_regout ),
	.datac(\microc_|banco_|regb~31_regout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~287_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~287 .lut_mask = 16'hEE50;
defparam \microc_|banco_|regb~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneii_lcell_comb \microc_|banco_|regb~288 (
// Equation(s):
// \microc_|banco_|regb~288_combout  = (\microc_|banco_|regb~287_combout  & (((\microc_|banco_|regb~127_regout ) # (!\microc_|memoria_|mem~81_combout )))) # (!\microc_|banco_|regb~287_combout  & (\microc_|banco_|regb~63_regout  & 
// ((\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~63_regout ),
	.datab(\microc_|banco_|regb~127_regout ),
	.datac(\microc_|banco_|regb~287_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~288_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~288 .lut_mask = 16'hCAF0;
defparam \microc_|banco_|regb~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \VGA1|controller|always1~1 (
// Equation(s):
// \VGA1|controller|always1~1_combout  = (!\VGA1|controller|yCounter [0] & (!\VGA1|controller|yCounter [7] & (!\VGA1|controller|yCounter [8] & !\VGA1|controller|yCounter [1])))

	.dataa(\VGA1|controller|yCounter [0]),
	.datab(\VGA1|controller|yCounter [7]),
	.datac(\VGA1|controller|yCounter [8]),
	.datad(\VGA1|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA1|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA1|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneii_lcell_comb \microc_|banco_|regb~314 (
// Equation(s):
// \microc_|banco_|regb~314_combout  = (!\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~314_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~314 .lut_mask = 16'h0040;
defparam \microc_|banco_|regb~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneii_lcell_comb \microc_|mux3_|y[1]~20 (
// Equation(s):
// \microc_|mux3_|y[1]~20_combout  = (\microc_|memoria_|mem~66_combout  & (((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~66_combout  & ((\microc_|memoria_|mem~99_combout  & ((\e4~combout [1]))) # (!\microc_|memoria_|mem~99_combout  & 
// (\e3~combout [1]))))

	.dataa(\e3~combout [1]),
	.datab(\e4~combout [1]),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[1]~20 .lut_mask = 16'hFC0A;
defparam \microc_|mux3_|y[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneii_lcell_comb \microc_|mux3_|y[1]~21 (
// Equation(s):
// \microc_|mux3_|y[1]~21_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|mux3_|y[1]~20_combout  & (\e2~combout [1])) # (!\microc_|mux3_|y[1]~20_combout  & ((\e1~combout [1]))))) # (!\microc_|memoria_|mem~66_combout  & 
// (((\microc_|mux3_|y[1]~20_combout ))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\e2~combout [1]),
	.datac(\microc_|mux3_|y[1]~20_combout ),
	.datad(\e1~combout [1]),
	.cin(gnd),
	.combout(\microc_|mux3_|y[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[1]~21 .lut_mask = 16'hDAD0;
defparam \microc_|mux3_|y[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneii_lcell_comb \microc_|mux3_|y[0]~24 (
// Equation(s):
// \microc_|mux3_|y[0]~24_combout  = (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~99_combout  & !\uc_|s_es~0_combout ))

	.dataa(vcc),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~24 .lut_mask = 16'h00C0;
defparam \microc_|mux3_|y[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneii_lcell_comb \uc_|swe~3 (
// Equation(s):
// \uc_|swe~3_combout  = (!\microc_|memoria_|mem~33_combout  & (\microc_|memoria_|mem~26_combout  & (!\microc_|memoria_|mem~99_combout  & !\microc_|memoria_|mem~65_combout )))

	.dataa(\microc_|memoria_|mem~33_combout ),
	.datab(\microc_|memoria_|mem~26_combout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|memoria_|mem~65_combout ),
	.cin(gnd),
	.combout(\uc_|swe~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|swe~3 .lut_mask = 16'h0004;
defparam \uc_|swe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
cycloneii_lcell_comb \microc_|alu_|Add0~45 (
// Equation(s):
// \microc_|alu_|Add0~45_combout  = (\microc_|banco_|regb~137_combout  & (!\microc_|banco_|Equal0~0_combout  & ((!\microc_|memoria_|mem~16_combout ) # (!\microc_|memoria_|mem~41_combout ))))

	.dataa(\microc_|banco_|regb~137_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\microc_|memoria_|mem~41_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~45 .lut_mask = 16'h0222;
defparam \microc_|alu_|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneii_lcell_comb \microc_|alu_|Add0~46 (
// Equation(s):
// \microc_|alu_|Add0~46_combout  = (!\microc_|banco_|Equal0~0_combout  & (\microc_|banco_|regb~157_combout  & ((!\microc_|memoria_|mem~41_combout ) # (!\microc_|memoria_|mem~16_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~157_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~46 .lut_mask = 16'h0700;
defparam \microc_|alu_|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N26
cycloneii_lcell_comb \microc_|alu_|Add0~47 (
// Equation(s):
// \microc_|alu_|Add0~47_combout  = (\microc_|banco_|regb~177_combout  & (((\microc_|memoria_|mem~16_combout  & \microc_|memoria_|mem~41_combout )) # (!\microc_|banco_|Equal0~0_combout ))) # (!\microc_|banco_|regb~177_combout  & 
// (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~41_combout ))))

	.dataa(\microc_|banco_|regb~177_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|memoria_|mem~41_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~47 .lut_mask = 16'hCE0A;
defparam \microc_|alu_|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N16
cycloneii_lcell_comb \microc_|alu_|Add0~48 (
// Equation(s):
// \microc_|alu_|Add0~48_combout  = (!\microc_|banco_|Equal0~0_combout  & (\microc_|banco_|regb~197_combout  & ((!\microc_|memoria_|mem~41_combout ) # (!\microc_|memoria_|mem~16_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~197_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~48 .lut_mask = 16'h0700;
defparam \microc_|alu_|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneii_lcell_comb \microc_|alu_|Add0~49 (
// Equation(s):
// \microc_|alu_|Add0~49_combout  = (\microc_|banco_|regb~219_combout  & (!\microc_|banco_|Equal0~0_combout  & ((!\microc_|memoria_|mem~16_combout ) # (!\microc_|memoria_|mem~41_combout ))))

	.dataa(\microc_|memoria_|mem~41_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|banco_|regb~219_combout ),
	.datad(\microc_|banco_|Equal0~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~49 .lut_mask = 16'h0070;
defparam \microc_|alu_|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N4
cycloneii_lcell_comb \microc_|alu_|Add0~50 (
// Equation(s):
// \microc_|alu_|Add0~50_combout  = (!\microc_|banco_|Equal0~0_combout  & (\microc_|banco_|regb~239_combout  & ((!\microc_|memoria_|mem~41_combout ) # (!\microc_|memoria_|mem~16_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~239_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~50 .lut_mask = 16'h0700;
defparam \microc_|alu_|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneii_lcell_comb \uc_|swe (
// Equation(s):
// \uc_|swe~combout  = LCELL((\uc_|sec~0_combout  & (\microc_|memoria_|mem~16_combout  & (\uc_|swe~3_combout  & !\microc_|memoria_|mem~41_combout ))))

	.dataa(\uc_|sec~0_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\uc_|swe~3_combout ),
	.datad(\microc_|memoria_|mem~41_combout ),
	.cin(gnd),
	.combout(\uc_|swe~combout ),
	.cout());
// synopsys translate_off
defparam \uc_|swe .lut_mask = 16'h0080;
defparam \uc_|swe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[2]));
// synopsys translate_off
defparam \e2[2]~I .input_async_reset = "none";
defparam \e2[2]~I .input_power_up = "low";
defparam \e2[2]~I .input_register_mode = "none";
defparam \e2[2]~I .input_sync_reset = "none";
defparam \e2[2]~I .oe_async_reset = "none";
defparam \e2[2]~I .oe_power_up = "low";
defparam \e2[2]~I .oe_register_mode = "none";
defparam \e2[2]~I .oe_sync_reset = "none";
defparam \e2[2]~I .operation_mode = "input";
defparam \e2[2]~I .output_async_reset = "none";
defparam \e2[2]~I .output_power_up = "low";
defparam \e2[2]~I .output_register_mode = "none";
defparam \e2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[2]));
// synopsys translate_off
defparam \e4[2]~I .input_async_reset = "none";
defparam \e4[2]~I .input_power_up = "low";
defparam \e4[2]~I .input_register_mode = "none";
defparam \e4[2]~I .input_sync_reset = "none";
defparam \e4[2]~I .oe_async_reset = "none";
defparam \e4[2]~I .oe_power_up = "low";
defparam \e4[2]~I .oe_register_mode = "none";
defparam \e4[2]~I .oe_sync_reset = "none";
defparam \e4[2]~I .operation_mode = "input";
defparam \e4[2]~I .output_async_reset = "none";
defparam \e4[2]~I .output_power_up = "low";
defparam \e4[2]~I .output_register_mode = "none";
defparam \e4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[1]));
// synopsys translate_off
defparam \e1[1]~I .input_async_reset = "none";
defparam \e1[1]~I .input_power_up = "low";
defparam \e1[1]~I .input_register_mode = "none";
defparam \e1[1]~I .input_sync_reset = "none";
defparam \e1[1]~I .oe_async_reset = "none";
defparam \e1[1]~I .oe_power_up = "low";
defparam \e1[1]~I .oe_register_mode = "none";
defparam \e1[1]~I .oe_sync_reset = "none";
defparam \e1[1]~I .operation_mode = "input";
defparam \e1[1]~I .output_async_reset = "none";
defparam \e1[1]~I .output_power_up = "low";
defparam \e1[1]~I .output_register_mode = "none";
defparam \e1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[1]));
// synopsys translate_off
defparam \e4[1]~I .input_async_reset = "none";
defparam \e4[1]~I .input_power_up = "low";
defparam \e4[1]~I .input_register_mode = "none";
defparam \e4[1]~I .input_sync_reset = "none";
defparam \e4[1]~I .oe_async_reset = "none";
defparam \e4[1]~I .oe_power_up = "low";
defparam \e4[1]~I .oe_register_mode = "none";
defparam \e4[1]~I .oe_sync_reset = "none";
defparam \e4[1]~I .operation_mode = "input";
defparam \e4[1]~I .output_async_reset = "none";
defparam \e4[1]~I .output_power_up = "low";
defparam \e4[1]~I .output_register_mode = "none";
defparam \e4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e3[1]));
// synopsys translate_off
defparam \e3[1]~I .input_async_reset = "none";
defparam \e3[1]~I .input_power_up = "low";
defparam \e3[1]~I .input_register_mode = "none";
defparam \e3[1]~I .input_sync_reset = "none";
defparam \e3[1]~I .oe_async_reset = "none";
defparam \e3[1]~I .oe_power_up = "low";
defparam \e3[1]~I .oe_register_mode = "none";
defparam \e3[1]~I .oe_sync_reset = "none";
defparam \e3[1]~I .operation_mode = "input";
defparam \e3[1]~I .output_async_reset = "none";
defparam \e3[1]~I .output_power_up = "low";
defparam \e3[1]~I .output_register_mode = "none";
defparam \e3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[1]));
// synopsys translate_off
defparam \e2[1]~I .input_async_reset = "none";
defparam \e2[1]~I .input_power_up = "low";
defparam \e2[1]~I .input_register_mode = "none";
defparam \e2[1]~I .input_sync_reset = "none";
defparam \e2[1]~I .oe_async_reset = "none";
defparam \e2[1]~I .oe_power_up = "low";
defparam \e2[1]~I .oe_register_mode = "none";
defparam \e2[1]~I .oe_sync_reset = "none";
defparam \e2[1]~I .operation_mode = "input";
defparam \e2[1]~I .output_async_reset = "none";
defparam \e2[1]~I .output_power_up = "low";
defparam \e2[1]~I .output_register_mode = "none";
defparam \e2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[0]));
// synopsys translate_off
defparam \e4[0]~I .input_async_reset = "none";
defparam \e4[0]~I .input_power_up = "low";
defparam \e4[0]~I .input_register_mode = "none";
defparam \e4[0]~I .input_sync_reset = "none";
defparam \e4[0]~I .oe_async_reset = "none";
defparam \e4[0]~I .oe_power_up = "low";
defparam \e4[0]~I .oe_register_mode = "none";
defparam \e4[0]~I .oe_sync_reset = "none";
defparam \e4[0]~I .operation_mode = "input";
defparam \e4[0]~I .output_async_reset = "none";
defparam \e4[0]~I .output_power_up = "low";
defparam \e4[0]~I .output_register_mode = "none";
defparam \e4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[0]));
// synopsys translate_off
defparam \e1[0]~I .input_async_reset = "none";
defparam \e1[0]~I .input_power_up = "low";
defparam \e1[0]~I .input_register_mode = "none";
defparam \e1[0]~I .input_sync_reset = "none";
defparam \e1[0]~I .oe_async_reset = "none";
defparam \e1[0]~I .oe_power_up = "low";
defparam \e1[0]~I .oe_register_mode = "none";
defparam \e1[0]~I .oe_sync_reset = "none";
defparam \e1[0]~I .operation_mode = "input";
defparam \e1[0]~I .output_async_reset = "none";
defparam \e1[0]~I .output_power_up = "low";
defparam \e1[0]~I .output_register_mode = "none";
defparam \e1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[4]));
// synopsys translate_off
defparam \e4[4]~I .input_async_reset = "none";
defparam \e4[4]~I .input_power_up = "low";
defparam \e4[4]~I .input_register_mode = "none";
defparam \e4[4]~I .input_sync_reset = "none";
defparam \e4[4]~I .oe_async_reset = "none";
defparam \e4[4]~I .oe_power_up = "low";
defparam \e4[4]~I .oe_register_mode = "none";
defparam \e4[4]~I .oe_sync_reset = "none";
defparam \e4[4]~I .operation_mode = "input";
defparam \e4[4]~I .output_async_reset = "none";
defparam \e4[4]~I .output_power_up = "low";
defparam \e4[4]~I .output_register_mode = "none";
defparam \e4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[3]));
// synopsys translate_off
defparam \e2[3]~I .input_async_reset = "none";
defparam \e2[3]~I .input_power_up = "low";
defparam \e2[3]~I .input_register_mode = "none";
defparam \e2[3]~I .input_sync_reset = "none";
defparam \e2[3]~I .oe_async_reset = "none";
defparam \e2[3]~I .oe_power_up = "low";
defparam \e2[3]~I .oe_register_mode = "none";
defparam \e2[3]~I .oe_sync_reset = "none";
defparam \e2[3]~I .operation_mode = "input";
defparam \e2[3]~I .output_async_reset = "none";
defparam \e2[3]~I .output_power_up = "low";
defparam \e2[3]~I .output_register_mode = "none";
defparam \e2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[3]));
// synopsys translate_off
defparam \e4[3]~I .input_async_reset = "none";
defparam \e4[3]~I .input_power_up = "low";
defparam \e4[3]~I .input_register_mode = "none";
defparam \e4[3]~I .input_sync_reset = "none";
defparam \e4[3]~I .oe_async_reset = "none";
defparam \e4[3]~I .oe_power_up = "low";
defparam \e4[3]~I .oe_register_mode = "none";
defparam \e4[3]~I .oe_sync_reset = "none";
defparam \e4[3]~I .operation_mode = "input";
defparam \e4[3]~I .output_async_reset = "none";
defparam \e4[3]~I .output_power_up = "low";
defparam \e4[3]~I .output_register_mode = "none";
defparam \e4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[5]));
// synopsys translate_off
defparam \e4[5]~I .input_async_reset = "none";
defparam \e4[5]~I .input_power_up = "low";
defparam \e4[5]~I .input_register_mode = "none";
defparam \e4[5]~I .input_sync_reset = "none";
defparam \e4[5]~I .oe_async_reset = "none";
defparam \e4[5]~I .oe_power_up = "low";
defparam \e4[5]~I .oe_register_mode = "none";
defparam \e4[5]~I .oe_sync_reset = "none";
defparam \e4[5]~I .operation_mode = "input";
defparam \e4[5]~I .output_async_reset = "none";
defparam \e4[5]~I .output_power_up = "low";
defparam \e4[5]~I .output_register_mode = "none";
defparam \e4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[6]));
// synopsys translate_off
defparam \e4[6]~I .input_async_reset = "none";
defparam \e4[6]~I .input_power_up = "low";
defparam \e4[6]~I .input_register_mode = "none";
defparam \e4[6]~I .input_sync_reset = "none";
defparam \e4[6]~I .oe_async_reset = "none";
defparam \e4[6]~I .oe_power_up = "low";
defparam \e4[6]~I .oe_register_mode = "none";
defparam \e4[6]~I .oe_sync_reset = "none";
defparam \e4[6]~I .operation_mode = "input";
defparam \e4[6]~I .output_async_reset = "none";
defparam \e4[6]~I .output_power_up = "low";
defparam \e4[6]~I .output_register_mode = "none";
defparam \e4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \uc_|swe~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|swe~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|swe~clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|swe~clkctrl .clock_type = "global clock";
defparam \uc_|swe~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N20
cycloneii_lcell_comb \microc_|banco_|regb~122feeder (
// Equation(s):
// \microc_|banco_|regb~122feeder_combout  = \microc_|mux3_|y[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[2]~18_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~122feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneii_lcell_comb \microc_|banco_|regb~57feeder (
// Equation(s):
// \microc_|banco_|regb~57feeder_combout  = \microc_|mux3_|y[1]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[1]~22_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~57feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneii_lcell_comb \microc_|banco_|regb~89feeder (
// Equation(s):
// \microc_|banco_|regb~89feeder_combout  = \microc_|mux3_|y[1]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[1]~22_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~89feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneii_lcell_comb \microc_|banco_|regb~104feeder (
// Equation(s):
// \microc_|banco_|regb~104feeder_combout  = \microc_|mux3_|y[0]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[0]~27_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~104feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneii_lcell_comb \microc_|banco_|regb~76feeder (
// Equation(s):
// \microc_|banco_|regb~76feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|mux3_|y[4]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~76feeder .lut_mask = 16'hF0F0;
defparam \microc_|banco_|regb~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneii_lcell_comb \microc_|banco_|regb~12feeder (
// Equation(s):
// \microc_|banco_|regb~12feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~12feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N20
cycloneii_lcell_comb \microc_|banco_|regb~116feeder (
// Equation(s):
// \microc_|banco_|regb~116feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~116feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneii_lcell_comb \microc_|banco_|regb~99feeder (
// Equation(s):
// \microc_|banco_|regb~99feeder_combout  = \microc_|mux3_|y[3]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[3]~32_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~99feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneii_lcell_comb \microc_|banco_|regb~45feeder (
// Equation(s):
// \microc_|banco_|regb~45feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[5]~34_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~45feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneii_lcell_comb \microc_|banco_|regb~5feeder (
// Equation(s):
// \microc_|banco_|regb~5feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[5]~34_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~5feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneii_lcell_comb \microc_|banco_|regb~118feeder (
// Equation(s):
// \microc_|banco_|regb~118feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~118feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N2
cycloneii_lcell_comb \microc_|banco_|regb~78feeder (
// Equation(s):
// \microc_|banco_|regb~78feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~78feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneii_lcell_comb \microc_|banco_|regb~70feeder (
// Equation(s):
// \microc_|banco_|regb~70feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~70feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneii_lcell_comb \microc_|banco_|regb~127feeder (
// Equation(s):
// \microc_|banco_|regb~127feeder_combout  = \microc_|mux3_|y[7]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[7]~38_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~127feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \microc_|sumador_|y[0]~0 (
// Equation(s):
// \microc_|sumador_|y[0]~0_combout  = (\microc_|PC_|q [0] & (\microc_|mux4_|y[0]~9_combout  $ (VCC))) # (!\microc_|PC_|q [0] & (\microc_|mux4_|y[0]~9_combout  & VCC))
// \microc_|sumador_|y[0]~1  = CARRY((\microc_|PC_|q [0] & \microc_|mux4_|y[0]~9_combout ))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|mux4_|y[0]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|sumador_|y[0]~0_combout ),
	.cout(\microc_|sumador_|y[0]~1 ));
// synopsys translate_off
defparam \microc_|sumador_|y[0]~0 .lut_mask = 16'h6688;
defparam \microc_|sumador_|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneii_lcell_comb \microc_|PC_|q[0]~3 (
// Equation(s):
// \microc_|PC_|q[0]~3_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[0]~0_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~96_combout ))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[0]~0_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[0]~3 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneii_lcell_comb \microc_|sub_reg|q[0]~27 (
// Equation(s):
// \microc_|sub_reg|q[0]~27_combout  = !\microc_|PC_|q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|sub_reg|q[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|sub_reg|q[0]~27 .lut_mask = 16'h0F0F;
defparam \microc_|sub_reg|q[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N5
cycloneii_lcell_ff \microc_|sub_reg|q[0] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[0]~27_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [0]));

// Location: LCCOMB_X36_Y12_N16
cycloneii_lcell_comb \microc_|memoria_|mem~66 (
// Equation(s):
// \microc_|memoria_|mem~66_combout  = (\microc_|memoria_|mem~65_combout ) # (!\microc_|memoria_|mem~16_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~65_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~66 .lut_mask = 16'hFF33;
defparam \microc_|memoria_|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneii_lcell_comb \microc_|mux4_|y[3]~6 (
// Equation(s):
// \microc_|mux4_|y[3]~6_combout  = (\microc_|memoria_|mem~85_combout  & (\microc_|memoria_|mem~99_combout  & (\uc_|swe~2_combout  & \microc_|memoria_|mem~66_combout )))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\uc_|swe~2_combout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[3]~6 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \microc_|sumador_|y[1]~2 (
// Equation(s):
// \microc_|sumador_|y[1]~2_combout  = (\microc_|mux4_|y[1]~8_combout  & ((\microc_|PC_|q [1] & (\microc_|sumador_|y[0]~1  & VCC)) # (!\microc_|PC_|q [1] & (!\microc_|sumador_|y[0]~1 )))) # (!\microc_|mux4_|y[1]~8_combout  & ((\microc_|PC_|q [1] & 
// (!\microc_|sumador_|y[0]~1 )) # (!\microc_|PC_|q [1] & ((\microc_|sumador_|y[0]~1 ) # (GND)))))
// \microc_|sumador_|y[1]~3  = CARRY((\microc_|mux4_|y[1]~8_combout  & (!\microc_|PC_|q [1] & !\microc_|sumador_|y[0]~1 )) # (!\microc_|mux4_|y[1]~8_combout  & ((!\microc_|sumador_|y[0]~1 ) # (!\microc_|PC_|q [1]))))

	.dataa(\microc_|mux4_|y[1]~8_combout ),
	.datab(\microc_|PC_|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[0]~1 ),
	.combout(\microc_|sumador_|y[1]~2_combout ),
	.cout(\microc_|sumador_|y[1]~3 ));
// synopsys translate_off
defparam \microc_|sumador_|y[1]~2 .lut_mask = 16'h9617;
defparam \microc_|sumador_|y[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \microc_|sumador_|y[2]~4 (
// Equation(s):
// \microc_|sumador_|y[2]~4_combout  = ((\microc_|PC_|q [2] $ (\microc_|mux4_|y[2]~7_combout  $ (!\microc_|sumador_|y[1]~3 )))) # (GND)
// \microc_|sumador_|y[2]~5  = CARRY((\microc_|PC_|q [2] & ((\microc_|mux4_|y[2]~7_combout ) # (!\microc_|sumador_|y[1]~3 ))) # (!\microc_|PC_|q [2] & (\microc_|mux4_|y[2]~7_combout  & !\microc_|sumador_|y[1]~3 )))

	.dataa(\microc_|PC_|q [2]),
	.datab(\microc_|mux4_|y[2]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[1]~3 ),
	.combout(\microc_|sumador_|y[2]~4_combout ),
	.cout(\microc_|sumador_|y[2]~5 ));
// synopsys translate_off
defparam \microc_|sumador_|y[2]~4 .lut_mask = 16'h698E;
defparam \microc_|sumador_|y[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \microc_|sumador_|y[3]~6 (
// Equation(s):
// \microc_|sumador_|y[3]~6_combout  = (\microc_|PC_|q [3] & ((\microc_|mux4_|y[3]~6_combout  & (\microc_|sumador_|y[2]~5  & VCC)) # (!\microc_|mux4_|y[3]~6_combout  & (!\microc_|sumador_|y[2]~5 )))) # (!\microc_|PC_|q [3] & ((\microc_|mux4_|y[3]~6_combout  
// & (!\microc_|sumador_|y[2]~5 )) # (!\microc_|mux4_|y[3]~6_combout  & ((\microc_|sumador_|y[2]~5 ) # (GND)))))
// \microc_|sumador_|y[3]~7  = CARRY((\microc_|PC_|q [3] & (!\microc_|mux4_|y[3]~6_combout  & !\microc_|sumador_|y[2]~5 )) # (!\microc_|PC_|q [3] & ((!\microc_|sumador_|y[2]~5 ) # (!\microc_|mux4_|y[3]~6_combout ))))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|mux4_|y[3]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[2]~5 ),
	.combout(\microc_|sumador_|y[3]~6_combout ),
	.cout(\microc_|sumador_|y[3]~7 ));
// synopsys translate_off
defparam \microc_|sumador_|y[3]~6 .lut_mask = 16'h9617;
defparam \microc_|sumador_|y[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneii_lcell_comb \microc_|PC_|q[3]~0 (
// Equation(s):
// \microc_|PC_|q[3]~0_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[3]~6_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~85_combout ))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[3]~6_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[3]~0 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneii_lcell_comb \microc_|sub_reg|q[1]~9 (
// Equation(s):
// \microc_|sub_reg|q[1]~9_combout  = (\microc_|PC_|q [0] & (\microc_|PC_|q [1] $ (VCC))) # (!\microc_|PC_|q [0] & (\microc_|PC_|q [1] & VCC))
// \microc_|sub_reg|q[1]~10  = CARRY((\microc_|PC_|q [0] & \microc_|PC_|q [1]))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|sub_reg|q[1]~9_combout ),
	.cout(\microc_|sub_reg|q[1]~10 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[1]~9 .lut_mask = 16'h6688;
defparam \microc_|sub_reg|q[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneii_lcell_comb \microc_|sub_reg|q[2]~11 (
// Equation(s):
// \microc_|sub_reg|q[2]~11_combout  = (\microc_|PC_|q [2] & (!\microc_|sub_reg|q[1]~10 )) # (!\microc_|PC_|q [2] & ((\microc_|sub_reg|q[1]~10 ) # (GND)))
// \microc_|sub_reg|q[2]~12  = CARRY((!\microc_|sub_reg|q[1]~10 ) # (!\microc_|PC_|q [2]))

	.dataa(\microc_|PC_|q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[1]~10 ),
	.combout(\microc_|sub_reg|q[2]~11_combout ),
	.cout(\microc_|sub_reg|q[2]~12 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[2]~11 .lut_mask = 16'h5A5F;
defparam \microc_|sub_reg|q[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneii_lcell_comb \microc_|sub_reg|q[3]~13 (
// Equation(s):
// \microc_|sub_reg|q[3]~13_combout  = (\microc_|PC_|q [3] & (\microc_|sub_reg|q[2]~12  $ (GND))) # (!\microc_|PC_|q [3] & (!\microc_|sub_reg|q[2]~12  & VCC))
// \microc_|sub_reg|q[3]~14  = CARRY((\microc_|PC_|q [3] & !\microc_|sub_reg|q[2]~12 ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[2]~12 ),
	.combout(\microc_|sub_reg|q[3]~13_combout ),
	.cout(\microc_|sub_reg|q[3]~14 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[3]~13 .lut_mask = 16'hC30C;
defparam \microc_|sub_reg|q[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N7
cycloneii_lcell_ff \microc_|sub_reg|q[3] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [3]));

// Location: LCFF_X37_Y14_N15
cycloneii_lcell_ff \microc_|PC_|q[3] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[3]~0_combout ),
	.sdata(\microc_|sub_reg|q [3]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [3]));

// Location: LCCOMB_X36_Y14_N26
cycloneii_lcell_comb \microc_|memoria_|mem~25 (
// Equation(s):
// \microc_|memoria_|mem~25_combout  = (!\microc_|PC_|q [3] & (!\microc_|PC_|q [2] & !\microc_|PC_|q [4]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~25 .lut_mask = 16'h0003;
defparam \microc_|memoria_|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneii_lcell_comb \microc_|memoria_|mem~100 (
// Equation(s):
// \microc_|memoria_|mem~100_combout  = (\microc_|PC_|q [1]) # ((\microc_|PC_|q [0]) # (!\microc_|memoria_|mem~25_combout ))

	.dataa(\microc_|PC_|q [1]),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~25_combout ),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~100 .lut_mask = 16'hFFAF;
defparam \microc_|memoria_|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneii_lcell_comb \microc_|memoria_|mem~62 (
// Equation(s):
// \microc_|memoria_|mem~62_combout  = (\microc_|PC_|q [0]) # (!\microc_|PC_|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~62 .lut_mask = 16'hFF0F;
defparam \microc_|memoria_|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneii_lcell_comb \microc_|memoria_|mem~18 (
// Equation(s):
// \microc_|memoria_|mem~18_combout  = (!\microc_|PC_|q [1] & !\microc_|PC_|q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [1]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~18 .lut_mask = 16'h000F;
defparam \microc_|memoria_|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneii_lcell_comb \microc_|memoria_|mem~21 (
// Equation(s):
// \microc_|memoria_|mem~21_combout  = (\microc_|PC_|q [1] & \microc_|PC_|q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [1]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~21 .lut_mask = 16'hF000;
defparam \microc_|memoria_|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneii_lcell_comb \microc_|memoria_|mem~61 (
// Equation(s):
// \microc_|memoria_|mem~61_combout  = (\microc_|PC_|q [2] & ((!\microc_|memoria_|mem~21_combout ))) # (!\microc_|PC_|q [2] & (!\microc_|memoria_|mem~18_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|memoria_|mem~18_combout ),
	.datad(\microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~61 .lut_mask = 16'h03CF;
defparam \microc_|memoria_|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneii_lcell_comb \microc_|memoria_|mem~63 (
// Equation(s):
// \microc_|memoria_|mem~63_combout  = (\microc_|PC_|q [3] & (!\microc_|memoria_|mem~62_combout )) # (!\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~61_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|memoria_|mem~62_combout ),
	.datad(\microc_|memoria_|mem~61_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~63 .lut_mask = 16'h0C3F;
defparam \microc_|memoria_|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneii_lcell_comb \microc_|memoria_|mem~37 (
// Equation(s):
// \microc_|memoria_|mem~37_combout  = (!\microc_|PC_|q [1] & \microc_|PC_|q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [1]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~37 .lut_mask = 16'h0F00;
defparam \microc_|memoria_|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneii_lcell_comb \microc_|memoria_|mem~44 (
// Equation(s):
// \microc_|memoria_|mem~44_combout  = (\microc_|PC_|q [2] & ((!\microc_|memoria_|mem~37_combout ))) # (!\microc_|PC_|q [2] & (!\microc_|PC_|q [0]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|memoria_|mem~37_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~44 .lut_mask = 16'h03F3;
defparam \microc_|memoria_|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneii_lcell_comb \microc_|memoria_|mem~60 (
// Equation(s):
// \microc_|memoria_|mem~60_combout  = (\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~44_combout ))) # (!\microc_|PC_|q [3] & (\microc_|PC_|q [1]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|memoria_|mem~44_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~60 .lut_mask = 16'h0FCC;
defparam \microc_|memoria_|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneii_lcell_comb \microc_|memoria_|mem~64 (
// Equation(s):
// \microc_|memoria_|mem~64_combout  = (\microc_|PC_|q [4] & (\microc_|memoria_|mem~63_combout )) # (!\microc_|PC_|q [4] & ((\microc_|memoria_|mem~60_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|memoria_|mem~63_combout ),
	.datad(\microc_|memoria_|mem~60_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~64 .lut_mask = 16'hF3C0;
defparam \microc_|memoria_|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneii_lcell_comb \microc_|memoria_|mem~65 (
// Equation(s):
// \microc_|memoria_|mem~65_combout  = (\microc_|PC_|q [5] & (\microc_|memoria_|mem~100_combout )) # (!\microc_|PC_|q [5] & ((!\microc_|memoria_|mem~64_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~100_combout ),
	.datad(\microc_|memoria_|mem~64_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~65 .lut_mask = 16'hC0F3;
defparam \microc_|memoria_|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneii_lcell_comb \uc_|s_ret~2 (
// Equation(s):
// \uc_|s_ret~2_combout  = (\microc_|memoria_|mem~16_combout  & (\microc_|memoria_|mem~99_combout  & (!\microc_|memoria_|mem~65_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\uc_|s_ret~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|s_ret~2 .lut_mask = 16'h0800;
defparam \uc_|s_ret~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N31
cycloneii_lcell_ff \microc_|PC_|q[0] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[0]~3_combout ),
	.sdata(\microc_|sub_reg|q [0]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [0]));

// Location: LCCOMB_X37_Y13_N14
cycloneii_lcell_comb \microc_|memoria_|mem~43 (
// Equation(s):
// \microc_|memoria_|mem~43_combout  = (\microc_|PC_|q [0] & (\microc_|PC_|q [2] & \microc_|PC_|q [1]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~43 .lut_mask = 16'hC000;
defparam \microc_|memoria_|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneii_lcell_comb \microc_|memoria_|mem~79 (
// Equation(s):
// \microc_|memoria_|mem~79_combout  = (\microc_|PC_|q [2] & ((\microc_|PC_|q [0]) # ((\microc_|PC_|q [4] & !\microc_|PC_|q [1])))) # (!\microc_|PC_|q [2] & (((\microc_|PC_|q [4] & \microc_|PC_|q [1]))))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~79 .lut_mask = 16'hACE0;
defparam \microc_|memoria_|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneii_lcell_comb \microc_|memoria_|mem~80 (
// Equation(s):
// \microc_|memoria_|mem~80_combout  = (!\microc_|PC_|q [5] & ((\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~79_combout ))) # (!\microc_|PC_|q [3] & (\microc_|memoria_|mem~43_combout ))))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~43_combout ),
	.datad(\microc_|memoria_|mem~79_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~80 .lut_mask = 16'h1032;
defparam \microc_|memoria_|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneii_lcell_comb \microc_|memoria_|mem~101 (
// Equation(s):
// \microc_|memoria_|mem~101_combout  = (\microc_|PC_|q [0] & (!\microc_|PC_|q [1] & (\microc_|PC_|q [5] & \microc_|memoria_|mem~25_combout )))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|PC_|q [5]),
	.datad(\microc_|memoria_|mem~25_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~101 .lut_mask = 16'h2000;
defparam \microc_|memoria_|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneii_lcell_comb \microc_|memoria_|mem~81 (
// Equation(s):
// \microc_|memoria_|mem~81_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~80_combout ) # (\microc_|memoria_|mem~101_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|memoria_|mem~80_combout ),
	.datad(\microc_|memoria_|mem~101_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~81 .lut_mask = 16'hCCC0;
defparam \microc_|memoria_|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \microc_|mux4_|y[4]~5 (
// Equation(s):
// \microc_|mux4_|y[4]~5_combout  = (\microc_|memoria_|mem~66_combout  & (\microc_|memoria_|mem~81_combout  & (\microc_|memoria_|mem~99_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[4]~5 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \microc_|sumador_|y[4]~8 (
// Equation(s):
// \microc_|sumador_|y[4]~8_combout  = ((\microc_|PC_|q [4] $ (\microc_|mux4_|y[4]~5_combout  $ (!\microc_|sumador_|y[3]~7 )))) # (GND)
// \microc_|sumador_|y[4]~9  = CARRY((\microc_|PC_|q [4] & ((\microc_|mux4_|y[4]~5_combout ) # (!\microc_|sumador_|y[3]~7 ))) # (!\microc_|PC_|q [4] & (\microc_|mux4_|y[4]~5_combout  & !\microc_|sumador_|y[3]~7 )))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|mux4_|y[4]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[3]~7 ),
	.combout(\microc_|sumador_|y[4]~8_combout ),
	.cout(\microc_|sumador_|y[4]~9 ));
// synopsys translate_off
defparam \microc_|sumador_|y[4]~8 .lut_mask = 16'h698E;
defparam \microc_|sumador_|y[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneii_lcell_comb \microc_|PC_|q[4]~4 (
// Equation(s):
// \microc_|PC_|q[4]~4_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[4]~8_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~81_combout ))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[4]~8_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[4]~4 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneii_lcell_comb \microc_|sub_reg|q[4]~15 (
// Equation(s):
// \microc_|sub_reg|q[4]~15_combout  = (\microc_|PC_|q [4] & (!\microc_|sub_reg|q[3]~14 )) # (!\microc_|PC_|q [4] & ((\microc_|sub_reg|q[3]~14 ) # (GND)))
// \microc_|sub_reg|q[4]~16  = CARRY((!\microc_|sub_reg|q[3]~14 ) # (!\microc_|PC_|q [4]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[3]~14 ),
	.combout(\microc_|sub_reg|q[4]~15_combout ),
	.cout(\microc_|sub_reg|q[4]~16 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[4]~15 .lut_mask = 16'h3C3F;
defparam \microc_|sub_reg|q[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N9
cycloneii_lcell_ff \microc_|sub_reg|q[4] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [4]));

// Location: LCFF_X36_Y14_N1
cycloneii_lcell_ff \microc_|PC_|q[4] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[4]~4_combout ),
	.sdata(\microc_|sub_reg|q [4]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [4]));

// Location: LCCOMB_X37_Y14_N24
cycloneii_lcell_comb \microc_|memoria_|mem~94 (
// Equation(s):
// \microc_|memoria_|mem~94_combout  = (\microc_|PC_|q [0] & (!\microc_|PC_|q [1] & (\microc_|PC_|q [4] & !\microc_|PC_|q [2]))) # (!\microc_|PC_|q [0] & (\microc_|PC_|q [1] & ((\microc_|PC_|q [2]))))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|PC_|q [4]),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~94 .lut_mask = 16'h4420;
defparam \microc_|memoria_|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneii_lcell_comb \microc_|memoria_|mem~95 (
// Equation(s):
// \microc_|memoria_|mem~95_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|PC_|q [5] & ((\microc_|memoria_|mem~25_combout ))) # (!\microc_|PC_|q [5] & (\microc_|PC_|q [3]))))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|memoria_|mem~25_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~95 .lut_mask = 16'hE020;
defparam \microc_|memoria_|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \microc_|memoria_|mem~96 (
// Equation(s):
// \microc_|memoria_|mem~96_combout  = (\microc_|memoria_|mem~95_combout  & ((\microc_|PC_|q [5] & (\microc_|memoria_|mem~19_combout )) # (!\microc_|PC_|q [5] & ((\microc_|memoria_|mem~94_combout )))))

	.dataa(\microc_|memoria_|mem~19_combout ),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~94_combout ),
	.datad(\microc_|memoria_|mem~95_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~96 .lut_mask = 16'hB800;
defparam \microc_|memoria_|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \microc_|mux4_|y[0]~9 (
// Equation(s):
// \microc_|mux4_|y[0]~9_combout  = (((\microc_|memoria_|mem~96_combout ) # (!\uc_|swe~2_combout )) # (!\microc_|memoria_|mem~99_combout )) # (!\microc_|memoria_|mem~66_combout )

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[0]~9 .lut_mask = 16'hF7FF;
defparam \microc_|mux4_|y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneii_lcell_comb \microc_|PC_|q[1]~2 (
// Equation(s):
// \microc_|PC_|q[1]~2_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[1]~2_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~93_combout ))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[1]~2_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[1]~2 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N3
cycloneii_lcell_ff \microc_|sub_reg|q[1] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [1]));

// Location: LCFF_X36_Y14_N25
cycloneii_lcell_ff \microc_|PC_|q[1] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[1]~2_combout ),
	.sdata(\microc_|sub_reg|q [1]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [1]));

// Location: LCCOMB_X34_Y14_N18
cycloneii_lcell_comb \microc_|memoria_|mem~67 (
// Equation(s):
// \microc_|memoria_|mem~67_combout  = (\microc_|PC_|q [4] & (\microc_|PC_|q [1] & (\microc_|PC_|q [2] $ (\microc_|PC_|q [0])))) # (!\microc_|PC_|q [4] & (\microc_|PC_|q [0] & ((!\microc_|PC_|q [2]) # (!\microc_|PC_|q [1]))))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~67 .lut_mask = 16'h1D80;
defparam \microc_|memoria_|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneii_lcell_comb \microc_|memoria_|mem~68 (
// Equation(s):
// \microc_|memoria_|mem~68_combout  = (\microc_|PC_|q [1] & (\microc_|PC_|q [0] $ ((\microc_|PC_|q [2])))) # (!\microc_|PC_|q [1] & ((\microc_|PC_|q [4] & (\microc_|PC_|q [0])) # (!\microc_|PC_|q [4] & ((\microc_|PC_|q [2])))))

	.dataa(\microc_|PC_|q [1]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~68 .lut_mask = 16'h6C78;
defparam \microc_|memoria_|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneii_lcell_comb \microc_|memoria_|mem~69 (
// Equation(s):
// \microc_|memoria_|mem~69_combout  = (\microc_|memoria_|mem~59_combout  & ((\microc_|PC_|q [3] & (\microc_|memoria_|mem~67_combout )) # (!\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~68_combout )))))

	.dataa(\microc_|memoria_|mem~59_combout ),
	.datab(\microc_|memoria_|mem~67_combout ),
	.datac(\microc_|memoria_|mem~68_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~69 .lut_mask = 16'h880A;
defparam \microc_|memoria_|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \microc_|mux4_|y[8]~1 (
// Equation(s):
// \microc_|mux4_|y[8]~1_combout  = (\microc_|memoria_|mem~66_combout  & (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~69_combout  & \uc_|swe~2_combout )))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~69_combout ),
	.datad(\uc_|swe~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[8]~1 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneii_lcell_comb \microc_|memoria_|mem~71 (
// Equation(s):
// \microc_|memoria_|mem~71_combout  = (!\microc_|PC_|q [3] & (!\microc_|PC_|q [4] & (\microc_|PC_|q [0] $ (\microc_|PC_|q [1]))))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|PC_|q [0]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~71 .lut_mask = 16'h0110;
defparam \microc_|memoria_|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneii_lcell_comb \microc_|memoria_|mem~72 (
// Equation(s):
// \microc_|memoria_|mem~72_combout  = (!\microc_|PC_|q [5] & (\microc_|memoria_|mem~71_combout  & \microc_|memoria_|mem~16_combout ))

	.dataa(\microc_|PC_|q [5]),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~71_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~72 .lut_mask = 16'h5000;
defparam \microc_|memoria_|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \microc_|mux4_|y[7]~2 (
// Equation(s):
// \microc_|mux4_|y[7]~2_combout  = (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~66_combout  & (\uc_|swe~2_combout  & \microc_|memoria_|mem~72_combout )))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\uc_|swe~2_combout ),
	.datad(\microc_|memoria_|mem~72_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[7]~2 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneii_lcell_comb \microc_|mux4_|y[5]~4 (
// Equation(s):
// \microc_|mux4_|y[5]~4_combout  = (\microc_|memoria_|mem~78_combout  & (\microc_|memoria_|mem~99_combout  & (\uc_|swe~2_combout  & \microc_|memoria_|mem~66_combout )))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\uc_|swe~2_combout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[5]~4 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \microc_|sumador_|y[5]~10 (
// Equation(s):
// \microc_|sumador_|y[5]~10_combout  = (\microc_|PC_|q [5] & ((\microc_|mux4_|y[5]~4_combout  & (\microc_|sumador_|y[4]~9  & VCC)) # (!\microc_|mux4_|y[5]~4_combout  & (!\microc_|sumador_|y[4]~9 )))) # (!\microc_|PC_|q [5] & ((\microc_|mux4_|y[5]~4_combout  
// & (!\microc_|sumador_|y[4]~9 )) # (!\microc_|mux4_|y[5]~4_combout  & ((\microc_|sumador_|y[4]~9 ) # (GND)))))
// \microc_|sumador_|y[5]~11  = CARRY((\microc_|PC_|q [5] & (!\microc_|mux4_|y[5]~4_combout  & !\microc_|sumador_|y[4]~9 )) # (!\microc_|PC_|q [5] & ((!\microc_|sumador_|y[4]~9 ) # (!\microc_|mux4_|y[5]~4_combout ))))

	.dataa(\microc_|PC_|q [5]),
	.datab(\microc_|mux4_|y[5]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[4]~9 ),
	.combout(\microc_|sumador_|y[5]~10_combout ),
	.cout(\microc_|sumador_|y[5]~11 ));
// synopsys translate_off
defparam \microc_|sumador_|y[5]~10 .lut_mask = 16'h9617;
defparam \microc_|sumador_|y[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \microc_|sumador_|y[6]~12 (
// Equation(s):
// \microc_|sumador_|y[6]~12_combout  = ((\microc_|mux4_|y[6]~3_combout  $ (\microc_|PC_|q [6] $ (!\microc_|sumador_|y[5]~11 )))) # (GND)
// \microc_|sumador_|y[6]~13  = CARRY((\microc_|mux4_|y[6]~3_combout  & ((\microc_|PC_|q [6]) # (!\microc_|sumador_|y[5]~11 ))) # (!\microc_|mux4_|y[6]~3_combout  & (\microc_|PC_|q [6] & !\microc_|sumador_|y[5]~11 )))

	.dataa(\microc_|mux4_|y[6]~3_combout ),
	.datab(\microc_|PC_|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[5]~11 ),
	.combout(\microc_|sumador_|y[6]~12_combout ),
	.cout(\microc_|sumador_|y[6]~13 ));
// synopsys translate_off
defparam \microc_|sumador_|y[6]~12 .lut_mask = 16'h698E;
defparam \microc_|sumador_|y[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneii_lcell_comb \microc_|PC_|q[6]~9 (
// Equation(s):
// \microc_|PC_|q[6]~9_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[6]~12_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~75_combout ))

	.dataa(\microc_|memoria_|mem~75_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[6]~12_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[6]~9 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneii_lcell_comb \microc_|sub_reg|q[5]~17 (
// Equation(s):
// \microc_|sub_reg|q[5]~17_combout  = (\microc_|PC_|q [5] & (\microc_|sub_reg|q[4]~16  $ (GND))) # (!\microc_|PC_|q [5] & (!\microc_|sub_reg|q[4]~16  & VCC))
// \microc_|sub_reg|q[5]~18  = CARRY((\microc_|PC_|q [5] & !\microc_|sub_reg|q[4]~16 ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[4]~16 ),
	.combout(\microc_|sub_reg|q[5]~17_combout ),
	.cout(\microc_|sub_reg|q[5]~18 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[5]~17 .lut_mask = 16'hC30C;
defparam \microc_|sub_reg|q[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneii_lcell_comb \microc_|sub_reg|q[6]~19 (
// Equation(s):
// \microc_|sub_reg|q[6]~19_combout  = (\microc_|PC_|q [6] & (!\microc_|sub_reg|q[5]~18 )) # (!\microc_|PC_|q [6] & ((\microc_|sub_reg|q[5]~18 ) # (GND)))
// \microc_|sub_reg|q[6]~20  = CARRY((!\microc_|sub_reg|q[5]~18 ) # (!\microc_|PC_|q [6]))

	.dataa(\microc_|PC_|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[5]~18 ),
	.combout(\microc_|sub_reg|q[6]~19_combout ),
	.cout(\microc_|sub_reg|q[6]~20 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[6]~19 .lut_mask = 16'h5A5F;
defparam \microc_|sub_reg|q[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N13
cycloneii_lcell_ff \microc_|sub_reg|q[6] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[6]~19_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [6]));

// Location: LCFF_X35_Y14_N9
cycloneii_lcell_ff \microc_|PC_|q[6] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[6]~9_combout ),
	.sdata(\microc_|sub_reg|q [6]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [6]));

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \microc_|sumador_|y[7]~14 (
// Equation(s):
// \microc_|sumador_|y[7]~14_combout  = (\microc_|PC_|q [7] & ((\microc_|mux4_|y[7]~2_combout  & (\microc_|sumador_|y[6]~13  & VCC)) # (!\microc_|mux4_|y[7]~2_combout  & (!\microc_|sumador_|y[6]~13 )))) # (!\microc_|PC_|q [7] & 
// ((\microc_|mux4_|y[7]~2_combout  & (!\microc_|sumador_|y[6]~13 )) # (!\microc_|mux4_|y[7]~2_combout  & ((\microc_|sumador_|y[6]~13 ) # (GND)))))
// \microc_|sumador_|y[7]~15  = CARRY((\microc_|PC_|q [7] & (!\microc_|mux4_|y[7]~2_combout  & !\microc_|sumador_|y[6]~13 )) # (!\microc_|PC_|q [7] & ((!\microc_|sumador_|y[6]~13 ) # (!\microc_|mux4_|y[7]~2_combout ))))

	.dataa(\microc_|PC_|q [7]),
	.datab(\microc_|mux4_|y[7]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sumador_|y[6]~13 ),
	.combout(\microc_|sumador_|y[7]~14_combout ),
	.cout(\microc_|sumador_|y[7]~15 ));
// synopsys translate_off
defparam \microc_|sumador_|y[7]~14 .lut_mask = 16'h9617;
defparam \microc_|sumador_|y[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneii_lcell_comb \microc_|PC_|q[8]~7 (
// Equation(s):
// \microc_|PC_|q[8]~7_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[8]~16_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~69_combout ))

	.dataa(\uc_|Selector0~3_combout ),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[8]~16_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[8]~7 .lut_mask = 16'hEE44;
defparam \microc_|PC_|q[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneii_lcell_comb \microc_|PC_|q[7]~8 (
// Equation(s):
// \microc_|PC_|q[7]~8_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[7]~14_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~72_combout ))

	.dataa(\uc_|Selector0~3_combout ),
	.datab(\microc_|memoria_|mem~72_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[7]~14_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[7]~8 .lut_mask = 16'hEE44;
defparam \microc_|PC_|q[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneii_lcell_comb \microc_|sub_reg|q[7]~21 (
// Equation(s):
// \microc_|sub_reg|q[7]~21_combout  = (\microc_|PC_|q [7] & (\microc_|sub_reg|q[6]~20  $ (GND))) # (!\microc_|PC_|q [7] & (!\microc_|sub_reg|q[6]~20  & VCC))
// \microc_|sub_reg|q[7]~22  = CARRY((\microc_|PC_|q [7] & !\microc_|sub_reg|q[6]~20 ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|sub_reg|q[6]~20 ),
	.combout(\microc_|sub_reg|q[7]~21_combout ),
	.cout(\microc_|sub_reg|q[7]~22 ));
// synopsys translate_off
defparam \microc_|sub_reg|q[7]~21 .lut_mask = 16'hC30C;
defparam \microc_|sub_reg|q[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N15
cycloneii_lcell_ff \microc_|sub_reg|q[7] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[7]~21_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [7]));

// Location: LCFF_X35_Y14_N23
cycloneii_lcell_ff \microc_|PC_|q[7] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[7]~8_combout ),
	.sdata(\microc_|sub_reg|q [7]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [7]));

// Location: LCFF_X36_Y14_N17
cycloneii_lcell_ff \microc_|sub_reg|q[8] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[8]~23_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [8]));

// Location: LCFF_X35_Y14_N1
cycloneii_lcell_ff \microc_|PC_|q[8] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[8]~7_combout ),
	.sdata(\microc_|sub_reg|q [8]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [8]));

// Location: LCCOMB_X35_Y14_N12
cycloneii_lcell_comb \microc_|memoria_|mem~16 (
// Equation(s):
// \microc_|memoria_|mem~16_combout  = (!\microc_|PC_|q [9] & (!\microc_|PC_|q [8] & (!\microc_|PC_|q [6] & !\microc_|PC_|q [7])))

	.dataa(\microc_|PC_|q [9]),
	.datab(\microc_|PC_|q [8]),
	.datac(\microc_|PC_|q [6]),
	.datad(\microc_|PC_|q [7]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~16 .lut_mask = 16'h0001;
defparam \microc_|memoria_|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneii_lcell_comb \microc_|memoria_|mem~17 (
// Equation(s):
// \microc_|memoria_|mem~17_combout  = (!\microc_|PC_|q [2] & !\microc_|PC_|q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~17 .lut_mask = 16'h000F;
defparam \microc_|memoria_|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneii_lcell_comb \microc_|memoria_|mem~19 (
// Equation(s):
// \microc_|memoria_|mem~19_combout  = (\microc_|PC_|q [1] & !\microc_|PC_|q [0])

	.dataa(vcc),
	.datab(\microc_|PC_|q [1]),
	.datac(vcc),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~19 .lut_mask = 16'h00CC;
defparam \microc_|memoria_|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneii_lcell_comb \microc_|memoria_|mem~22 (
// Equation(s):
// \microc_|memoria_|mem~22_combout  = (\microc_|PC_|q [2] & (\microc_|memoria_|mem~19_combout )) # (!\microc_|PC_|q [2] & ((\microc_|memoria_|mem~21_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~19_combout ),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~22 .lut_mask = 16'hCFC0;
defparam \microc_|memoria_|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneii_lcell_comb \microc_|memoria_|mem~20 (
// Equation(s):
// \microc_|memoria_|mem~20_combout  = (\microc_|PC_|q [2] & (!\microc_|memoria_|mem~19_combout )) # (!\microc_|PC_|q [2] & ((\microc_|memoria_|mem~18_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~19_combout ),
	.datac(\microc_|memoria_|mem~18_combout ),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~20 .lut_mask = 16'h33F0;
defparam \microc_|memoria_|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneii_lcell_comb \microc_|memoria_|mem~23 (
// Equation(s):
// \microc_|memoria_|mem~23_combout  = (\microc_|PC_|q [3] & (!\microc_|memoria_|mem~22_combout )) # (!\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~20_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~22_combout ),
	.datac(\microc_|memoria_|mem~20_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~23 .lut_mask = 16'h330F;
defparam \microc_|memoria_|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneii_lcell_comb \microc_|memoria_|mem~24 (
// Equation(s):
// \microc_|memoria_|mem~24_combout  = (\microc_|PC_|q [4] & ((\microc_|memoria_|mem~23_combout ))) # (!\microc_|PC_|q [4] & (!\microc_|memoria_|mem~17_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|memoria_|mem~17_combout ),
	.datad(\microc_|memoria_|mem~23_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~24 .lut_mask = 16'hCF03;
defparam \microc_|memoria_|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneii_lcell_comb \microc_|memoria_|mem~26 (
// Equation(s):
// \microc_|memoria_|mem~26_combout  = (\microc_|PC_|q [5] & ((!\microc_|memoria_|mem~25_combout ))) # (!\microc_|PC_|q [5] & (!\microc_|memoria_|mem~24_combout ))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~24_combout ),
	.datac(\microc_|memoria_|mem~25_combout ),
	.datad(\microc_|PC_|q [5]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~26 .lut_mask = 16'h0F33;
defparam \microc_|memoria_|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
cycloneii_lcell_comb \microc_|alu_|Mux7~0 (
// Equation(s):
// \microc_|alu_|Mux7~0_combout  = (\microc_|memoria_|mem~16_combout  & !\microc_|memoria_|mem~26_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~26_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux7~0 .lut_mask = 16'h00CC;
defparam \microc_|alu_|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneii_lcell_comb \microc_|memoria_|mem~98 (
// Equation(s):
// \microc_|memoria_|mem~98_combout  = (!\microc_|PC_|q [4] & (!\microc_|PC_|q [2] & (!\microc_|PC_|q [3] & !\microc_|memoria_|mem~18_combout )))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|memoria_|mem~18_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~98 .lut_mask = 16'h0001;
defparam \microc_|memoria_|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneii_lcell_comb \microc_|memoria_|mem~51 (
// Equation(s):
// \microc_|memoria_|mem~51_combout  = (\microc_|PC_|q [5] & ((\microc_|memoria_|mem~98_combout ))) # (!\microc_|PC_|q [5] & (!\microc_|memoria_|mem~50_combout ))

	.dataa(\microc_|memoria_|mem~50_combout ),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~98_combout ),
	.datad(\microc_|PC_|q [5]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~51 .lut_mask = 16'hF055;
defparam \microc_|memoria_|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneii_lcell_comb \uc_|sec~0 (
// Equation(s):
// \uc_|sec~0_combout  = (\microc_|memoria_|mem~51_combout  & (\reset~combout  & \microc_|memoria_|mem~16_combout ))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~51_combout ),
	.datac(\reset~combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\uc_|sec~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|sec~0 .lut_mask = 16'hC000;
defparam \uc_|sec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneii_lcell_comb \uc_|swe~2 (
// Equation(s):
// \uc_|swe~2_combout  = (!\microc_|memoria_|mem~34_combout  & (!\microc_|alu_|Mux7~0_combout  & (!\microc_|memoria_|mem~42_combout  & \uc_|sec~0_combout )))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\uc_|sec~0_combout ),
	.cin(gnd),
	.combout(\uc_|swe~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|swe~2 .lut_mask = 16'h0100;
defparam \uc_|swe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneii_lcell_comb \microc_|mux4_|y[2]~7 (
// Equation(s):
// \microc_|mux4_|y[2]~7_combout  = (\microc_|memoria_|mem~90_combout  & (\microc_|memoria_|mem~99_combout  & (\uc_|swe~2_combout  & \microc_|memoria_|mem~66_combout )))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\uc_|swe~2_combout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|mux4_|y[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux4_|y[2]~7 .lut_mask = 16'h8000;
defparam \microc_|mux4_|y[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneii_lcell_comb \microc_|PC_|q[2]~1 (
// Equation(s):
// \microc_|PC_|q[2]~1_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[2]~4_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~90_combout ))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[2]~4_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[2]~1 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N5
cycloneii_lcell_ff \microc_|sub_reg|q[2] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [2]));

// Location: LCFF_X36_Y14_N21
cycloneii_lcell_ff \microc_|PC_|q[2] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[2]~1_combout ),
	.sdata(\microc_|sub_reg|q [2]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [2]));

// Location: LCCOMB_X35_Y13_N14
cycloneii_lcell_comb \microc_|memoria_|mem~97 (
// Equation(s):
// \microc_|memoria_|mem~97_combout  = (!\microc_|memoria_|mem~21_combout  & (!\microc_|PC_|q [2] & (!\microc_|PC_|q [3] & !\microc_|PC_|q [4])))

	.dataa(\microc_|memoria_|mem~21_combout ),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~97 .lut_mask = 16'h0001;
defparam \microc_|memoria_|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneii_lcell_comb \microc_|memoria_|mem~38 (
// Equation(s):
// \microc_|memoria_|mem~38_combout  = (\microc_|PC_|q [2] & (!\microc_|PC_|q [1])) # (!\microc_|PC_|q [2] & ((\microc_|memoria_|mem~37_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|memoria_|mem~37_combout ),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~38 .lut_mask = 16'h33F0;
defparam \microc_|memoria_|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneii_lcell_comb \microc_|memoria_|mem~36 (
// Equation(s):
// \microc_|memoria_|mem~36_combout  = ((\microc_|PC_|q [0]) # (!\microc_|PC_|q [2])) # (!\microc_|PC_|q [1])

	.dataa(vcc),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|PC_|q [0]),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~36 .lut_mask = 16'hF3FF;
defparam \microc_|memoria_|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneii_lcell_comb \microc_|memoria_|mem~39 (
// Equation(s):
// \microc_|memoria_|mem~39_combout  = (\microc_|PC_|q [3] & (!\microc_|memoria_|mem~38_combout )) # (!\microc_|PC_|q [3] & ((\microc_|memoria_|mem~36_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~38_combout ),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|memoria_|mem~36_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~39 .lut_mask = 16'h3F30;
defparam \microc_|memoria_|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneii_lcell_comb \microc_|memoria_|mem~40 (
// Equation(s):
// \microc_|memoria_|mem~40_combout  = (\microc_|PC_|q [4] & ((\microc_|memoria_|mem~39_combout ))) # (!\microc_|PC_|q [4] & (\microc_|memoria_|mem~35_combout ))

	.dataa(\microc_|memoria_|mem~35_combout ),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~39_combout ),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~40 .lut_mask = 16'hF0AA;
defparam \microc_|memoria_|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneii_lcell_comb \microc_|memoria_|mem~41 (
// Equation(s):
// \microc_|memoria_|mem~41_combout  = (\microc_|PC_|q [5] & (\microc_|memoria_|mem~97_combout )) # (!\microc_|PC_|q [5] & ((!\microc_|memoria_|mem~40_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~97_combout ),
	.datad(\microc_|memoria_|mem~40_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~41 .lut_mask = 16'hC0F3;
defparam \microc_|memoria_|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneii_lcell_comb \microc_|memoria_|mem~42 (
// Equation(s):
// \microc_|memoria_|mem~42_combout  = (\microc_|memoria_|mem~41_combout  & \microc_|memoria_|mem~16_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~42 .lut_mask = 16'hCC00;
defparam \microc_|memoria_|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneii_lcell_comb \microc_|memoria_|mem~27 (
// Equation(s):
// \microc_|memoria_|mem~27_combout  = (((!\microc_|PC_|q [2]) # (!\microc_|PC_|q [3])) # (!\microc_|PC_|q [1])) # (!\microc_|PC_|q [0])

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~27 .lut_mask = 16'h7FFF;
defparam \microc_|memoria_|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneii_lcell_comb \microc_|memoria_|mem~28 (
// Equation(s):
// \microc_|memoria_|mem~28_combout  = (\microc_|PC_|q [2] & (!\microc_|memoria_|mem~18_combout )) # (!\microc_|PC_|q [2] & ((!\microc_|PC_|q [0])))

	.dataa(vcc),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|memoria_|mem~18_combout ),
	.datad(\microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~28 .lut_mask = 16'h0C3F;
defparam \microc_|memoria_|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneii_lcell_comb \microc_|memoria_|mem~30 (
// Equation(s):
// \microc_|memoria_|mem~30_combout  = (\microc_|PC_|q [3] & (!\microc_|memoria_|mem~29_combout )) # (!\microc_|PC_|q [3] & ((!\microc_|memoria_|mem~28_combout )))

	.dataa(\microc_|memoria_|mem~29_combout ),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~28_combout ),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~30 .lut_mask = 16'h550F;
defparam \microc_|memoria_|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneii_lcell_comb \microc_|memoria_|mem~31 (
// Equation(s):
// \microc_|memoria_|mem~31_combout  = (\microc_|PC_|q [4] & ((\microc_|memoria_|mem~30_combout ))) # (!\microc_|PC_|q [4] & (!\microc_|memoria_|mem~27_combout ))

	.dataa(\microc_|PC_|q [4]),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~27_combout ),
	.datad(\microc_|memoria_|mem~30_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~31 .lut_mask = 16'hAF05;
defparam \microc_|memoria_|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneii_lcell_comb \microc_|memoria_|mem~32 (
// Equation(s):
// \microc_|memoria_|mem~32_combout  = (\microc_|PC_|q [1]) # ((\microc_|PC_|q [2]) # ((\microc_|PC_|q [3]) # (\microc_|PC_|q [4])))

	.dataa(\microc_|PC_|q [1]),
	.datab(\microc_|PC_|q [2]),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|PC_|q [4]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~32 .lut_mask = 16'hFFFE;
defparam \microc_|memoria_|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneii_lcell_comb \microc_|memoria_|mem~33 (
// Equation(s):
// \microc_|memoria_|mem~33_combout  = (\microc_|PC_|q [5] & ((!\microc_|memoria_|mem~32_combout ))) # (!\microc_|PC_|q [5] & (!\microc_|memoria_|mem~31_combout ))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~31_combout ),
	.datac(\microc_|memoria_|mem~32_combout ),
	.datad(\microc_|PC_|q [5]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~33 .lut_mask = 16'h0F33;
defparam \microc_|memoria_|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneii_lcell_comb \microc_|memoria_|mem~34 (
// Equation(s):
// \microc_|memoria_|mem~34_combout  = (\microc_|memoria_|mem~33_combout  & \microc_|memoria_|mem~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~33_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~34 .lut_mask = 16'hF000;
defparam \microc_|memoria_|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneii_lcell_comb \microc_|memoria_|mem~83 (
// Equation(s):
// \microc_|memoria_|mem~83_combout  = (\microc_|PC_|q [2] & (\microc_|PC_|q [1] & (\microc_|PC_|q [4] $ (!\microc_|PC_|q [0])))) # (!\microc_|PC_|q [2] & ((\microc_|PC_|q [4] & (!\microc_|PC_|q [0] & !\microc_|PC_|q [1])) # (!\microc_|PC_|q [4] & 
// (\microc_|PC_|q [0]))))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~83 .lut_mask = 16'h9406;
defparam \microc_|memoria_|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneii_lcell_comb \microc_|memoria_|mem~82 (
// Equation(s):
// \microc_|memoria_|mem~82_combout  = (\microc_|PC_|q [4] & (!\microc_|PC_|q [3] & (!\microc_|PC_|q [2] & \microc_|memoria_|mem~19_combout )))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|memoria_|mem~19_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~82 .lut_mask = 16'h0200;
defparam \microc_|memoria_|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneii_lcell_comb \microc_|memoria_|mem~84 (
// Equation(s):
// \microc_|memoria_|mem~84_combout  = (\microc_|memoria_|mem~82_combout ) # ((\microc_|PC_|q [3] & \microc_|memoria_|mem~83_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|memoria_|mem~83_combout ),
	.datad(\microc_|memoria_|mem~82_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~84 .lut_mask = 16'hFFC0;
defparam \microc_|memoria_|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneii_lcell_comb \microc_|memoria_|mem~85 (
// Equation(s):
// \microc_|memoria_|mem~85_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~101_combout ) # ((!\microc_|PC_|q [5] & \microc_|memoria_|mem~84_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~101_combout ),
	.datad(\microc_|memoria_|mem~84_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~85 .lut_mask = 16'hA2A0;
defparam \microc_|memoria_|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneii_lcell_comb \microc_|mux3_|y[0]~43 (
// Equation(s):
// \microc_|mux3_|y[0]~43_combout  = ((\microc_|memoria_|mem~41_combout ) # ((!\microc_|memoria_|mem~16_combout ) # (!\microc_|memoria_|mem~33_combout ))) # (!\uc_|sec~0_combout )

	.dataa(\uc_|sec~0_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(\microc_|memoria_|mem~33_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~43 .lut_mask = 16'hDFFF;
defparam \microc_|mux3_|y[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneii_lcell_comb \uc_|s_inm~0 (
// Equation(s):
// \uc_|s_inm~0_combout  = (\microc_|memoria_|mem~34_combout  & (!\microc_|memoria_|mem~42_combout  & (\uc_|sec~0_combout  & !\microc_|alu_|Mux7~0_combout )))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|memoria_|mem~42_combout ),
	.datac(\uc_|sec~0_combout ),
	.datad(\microc_|alu_|Mux7~0_combout ),
	.cin(gnd),
	.combout(\uc_|s_inm~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|s_inm~0 .lut_mask = 16'h0020;
defparam \uc_|s_inm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneii_lcell_comb \uc_|s_es~0 (
// Equation(s):
// \uc_|s_es~0_combout  = (\microc_|alu_|Mux7~0_combout  & (\uc_|sec~0_combout  & (!\microc_|memoria_|mem~42_combout  & \microc_|memoria_|mem~34_combout )))

	.dataa(\microc_|alu_|Mux7~0_combout ),
	.datab(\uc_|sec~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|memoria_|mem~34_combout ),
	.cin(gnd),
	.combout(\uc_|s_es~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|s_es~0 .lut_mask = 16'h0800;
defparam \uc_|s_es~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
cycloneii_lcell_comb \microc_|mux3_|y[7]~42 (
// Equation(s):
// \microc_|mux3_|y[7]~42_combout  = (\microc_|memoria_|mem~16_combout  & (\microc_|memoria_|mem~99_combout  & (!\microc_|memoria_|mem~65_combout  & \uc_|s_es~0_combout )))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[7]~42 .lut_mask = 16'h0800;
defparam \microc_|mux3_|y[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
cycloneii_lcell_comb \microc_|mux3_|y[5]~33 (
// Equation(s):
// \microc_|mux3_|y[5]~33_combout  = (\e4~combout [5] & ((\microc_|mux3_|y[7]~42_combout ) # ((\uc_|s_inm~0_combout  & \microc_|memoria_|mem~85_combout )))) # (!\e4~combout [5] & (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~85_combout )))

	.dataa(\e4~combout [5]),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|mux3_|y[7]~42_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[5]~33 .lut_mask = 16'hEAC0;
defparam \microc_|mux3_|y[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N6
cycloneii_lcell_comb \microc_|mux3_|y[5]~34 (
// Equation(s):
// \microc_|mux3_|y[5]~34_combout  = (\microc_|mux3_|y[5]~33_combout ) # ((\microc_|mux3_|y[0]~43_combout  & \microc_|alu_|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\microc_|mux3_|y[0]~43_combout ),
	.datac(\microc_|alu_|Mux2~1_combout ),
	.datad(\microc_|mux3_|y[5]~33_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[5]~34 .lut_mask = 16'hFFC0;
defparam \microc_|mux3_|y[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneii_lcell_comb \microc_|memoria_|mem~52 (
// Equation(s):
// \microc_|memoria_|mem~52_combout  = (\microc_|memoria_|mem~51_combout  & \microc_|memoria_|mem~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~51_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~52 .lut_mask = 16'hF000;
defparam \microc_|memoria_|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneii_lcell_comb \uc_|WideOr0~0 (
// Equation(s):
// \uc_|WideOr0~0_combout  = (\reset~combout  & (((\microc_|memoria_|mem~34_combout  & !\microc_|memoria_|mem~42_combout )) # (!\microc_|memoria_|mem~52_combout )))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\reset~combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|memoria_|mem~52_combout ),
	.cin(gnd),
	.combout(\uc_|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|WideOr0~0 .lut_mask = 16'h08CC;
defparam \uc_|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
cycloneii_lcell_comb \microc_|banco_|regb~315 (
// Equation(s):
// \microc_|banco_|regb~315_combout  = (\microc_|banco_|regb~314_combout  & \uc_|WideOr0~0_combout )

	.dataa(\microc_|banco_|regb~314_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~315_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~315 .lut_mask = 16'hAA00;
defparam \microc_|banco_|regb~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y11_N27
cycloneii_lcell_ff \microc_|banco_|regb~77 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~77_regout ));

// Location: LCCOMB_X35_Y14_N16
cycloneii_lcell_comb \microc_|memoria_|mem~76 (
// Equation(s):
// \microc_|memoria_|mem~76_combout  = (\microc_|PC_|q [3] & (!\microc_|PC_|q [4] & (\microc_|PC_|q [2] & \microc_|memoria_|mem~37_combout )))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|memoria_|mem~37_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~76 .lut_mask = 16'h2000;
defparam \microc_|memoria_|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneii_lcell_comb \microc_|memoria_|mem~77 (
// Equation(s):
// \microc_|memoria_|mem~77_combout  = (\microc_|PC_|q [0] & ((\microc_|PC_|q [3] & (\microc_|PC_|q [2] & !\microc_|PC_|q [1])) # (!\microc_|PC_|q [3] & (!\microc_|PC_|q [2])))) # (!\microc_|PC_|q [0] & (\microc_|PC_|q [1] & (\microc_|PC_|q [3] $ 
// (\microc_|PC_|q [2]))))

	.dataa(\microc_|PC_|q [3]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~77 .lut_mask = 16'h1684;
defparam \microc_|memoria_|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneii_lcell_comb \microc_|memoria_|mem~78 (
// Equation(s):
// \microc_|memoria_|mem~78_combout  = (\microc_|memoria_|mem~59_combout  & ((\microc_|memoria_|mem~76_combout ) # ((\microc_|PC_|q [4] & \microc_|memoria_|mem~77_combout ))))

	.dataa(\microc_|memoria_|mem~59_combout ),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|memoria_|mem~76_combout ),
	.datad(\microc_|memoria_|mem~77_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~78 .lut_mask = 16'hA8A0;
defparam \microc_|memoria_|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneii_lcell_comb \microc_|banco_|regb~13feeder (
// Equation(s):
// \microc_|banco_|regb~13feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[5]~34_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~13feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneii_lcell_comb \microc_|memoria_|mem~70 (
// Equation(s):
// \microc_|memoria_|mem~70_combout  = (!\microc_|PC_|q [5] & (\microc_|memoria_|mem~25_combout  & (\microc_|memoria_|mem~16_combout  & \microc_|memoria_|mem~21_combout )))

	.dataa(\microc_|PC_|q [5]),
	.datab(\microc_|memoria_|mem~25_combout ),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~70 .lut_mask = 16'h4000;
defparam \microc_|memoria_|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneii_lcell_comb \microc_|memoria_|mem~74 (
// Equation(s):
// \microc_|memoria_|mem~74_combout  = (\microc_|PC_|q [0] & ((\microc_|PC_|q [1]) # ((!\microc_|PC_|q [2]) # (!\microc_|PC_|q [4])))) # (!\microc_|PC_|q [0] & (((\microc_|PC_|q [4]))))

	.dataa(\microc_|PC_|q [1]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [4]),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~74 .lut_mask = 16'hBCFC;
defparam \microc_|memoria_|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneii_lcell_comb \microc_|memoria_|mem~73 (
// Equation(s):
// \microc_|memoria_|mem~73_combout  = (\microc_|PC_|q [4] & ((\microc_|PC_|q [1] & (\microc_|PC_|q [0] & \microc_|PC_|q [2])) # (!\microc_|PC_|q [1] & (!\microc_|PC_|q [0] & !\microc_|PC_|q [2]))))

	.dataa(\microc_|PC_|q [1]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [4]),
	.datad(\microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~73 .lut_mask = 16'h8010;
defparam \microc_|memoria_|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneii_lcell_comb \microc_|memoria_|mem~75 (
// Equation(s):
// \microc_|memoria_|mem~75_combout  = (\microc_|memoria_|mem~59_combout  & ((\microc_|PC_|q [3] & ((\microc_|memoria_|mem~73_combout ))) # (!\microc_|PC_|q [3] & (!\microc_|memoria_|mem~74_combout ))))

	.dataa(\microc_|memoria_|mem~59_combout ),
	.datab(\microc_|memoria_|mem~74_combout ),
	.datac(\microc_|PC_|q [3]),
	.datad(\microc_|memoria_|mem~73_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~75 .lut_mask = 16'hA202;
defparam \microc_|memoria_|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneii_lcell_comb \microc_|banco_|regb~290 (
// Equation(s):
// \microc_|banco_|regb~290_combout  = (!\microc_|memoria_|mem~72_combout  & (!\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~290_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~290 .lut_mask = 16'h0010;
defparam \microc_|banco_|regb~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneii_lcell_comb \microc_|banco_|regb~291 (
// Equation(s):
// \microc_|banco_|regb~291_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~290_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~290_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~291_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~291 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y11_N31
cycloneii_lcell_ff \microc_|banco_|regb~13 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~13feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~13_regout ));

// Location: LCCOMB_X36_Y11_N14
cycloneii_lcell_comb \microc_|banco_|regb~242 (
// Equation(s):
// \microc_|banco_|regb~242_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & ((\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~45_regout )) # 
// (!\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~13_regout )))))

	.dataa(\microc_|banco_|regb~45_regout ),
	.datab(\microc_|banco_|regb~13_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~242_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~242 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneii_lcell_comb \microc_|banco_|regb~243 (
// Equation(s):
// \microc_|banco_|regb~243_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~242_combout  & (\microc_|banco_|regb~109_regout )) # (!\microc_|banco_|regb~242_combout  & ((\microc_|banco_|regb~77_regout ))))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~242_combout ))))

	.dataa(\microc_|banco_|regb~109_regout ),
	.datab(\microc_|banco_|regb~77_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|banco_|regb~242_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~243_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~243 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneii_lcell_comb \microc_|banco_|regb~316 (
// Equation(s):
// \microc_|banco_|regb~316_combout  = (!\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & \microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~316_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~316 .lut_mask = 16'h0400;
defparam \microc_|banco_|regb~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneii_lcell_comb \microc_|banco_|regb~317 (
// Equation(s):
// \microc_|banco_|regb~317_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~316_combout )

	.dataa(\uc_|WideOr0~0_combout ),
	.datab(\microc_|banco_|regb~316_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~317_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~317 .lut_mask = 16'h8888;
defparam \microc_|banco_|regb~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N3
cycloneii_lcell_ff \microc_|banco_|regb~101 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~101_regout ));

// Location: LCCOMB_X35_Y11_N28
cycloneii_lcell_comb \microc_|banco_|regb~318 (
// Equation(s):
// \microc_|banco_|regb~318_combout  = (!\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~318_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~318 .lut_mask = 16'h0004;
defparam \microc_|banco_|regb~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~319 (
// Equation(s):
// \microc_|banco_|regb~319_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~318_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(\microc_|banco_|regb~318_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~319_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~319 .lut_mask = 16'hC0C0;
defparam \microc_|banco_|regb~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y9_N23
cycloneii_lcell_ff \microc_|banco_|regb~69 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~69_regout ));

// Location: LCCOMB_X37_Y11_N18
cycloneii_lcell_comb \microc_|banco_|regb~244 (
// Equation(s):
// \microc_|banco_|regb~244_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~69_regout ) # (\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~5_regout  & 
// ((!\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~5_regout ),
	.datab(\microc_|banco_|regb~69_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~244_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~244 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneii_lcell_comb \microc_|banco_|regb~245 (
// Equation(s):
// \microc_|banco_|regb~245_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~244_combout  & ((\microc_|banco_|regb~101_regout ))) # (!\microc_|banco_|regb~244_combout  & (\microc_|banco_|regb~37_regout )))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~244_combout ))))

	.dataa(\microc_|banco_|regb~37_regout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~101_regout ),
	.datad(\microc_|banco_|regb~244_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~245_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~245 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N8
cycloneii_lcell_comb \microc_|banco_|regb~246 (
// Equation(s):
// \microc_|banco_|regb~246_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout ) # ((\microc_|banco_|regb~243_combout )))) # (!\microc_|memoria_|mem~90_combout  & (!\microc_|memoria_|mem~85_combout  & 
// ((\microc_|banco_|regb~245_combout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~243_combout ),
	.datad(\microc_|banco_|regb~245_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~246_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~246 .lut_mask = 16'hB9A8;
defparam \microc_|banco_|regb~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneii_lcell_comb \microc_|banco_|regb~302 (
// Equation(s):
// \microc_|banco_|regb~302_combout  = (\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~75_combout  & \microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~302_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~302 .lut_mask = 16'h8000;
defparam \microc_|banco_|regb~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N22
cycloneii_lcell_comb \microc_|banco_|regb~303 (
// Equation(s):
// \microc_|banco_|regb~303_combout  = (\microc_|banco_|regb~302_combout  & \uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|regb~302_combout ),
	.datac(vcc),
	.datad(\uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~303_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~303 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N1
cycloneii_lcell_ff \microc_|banco_|regb~125 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~125_regout ));

// Location: LCCOMB_X37_Y10_N20
cycloneii_lcell_comb \microc_|banco_|regb~29feeder (
// Equation(s):
// \microc_|banco_|regb~29feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(\microc_|mux3_|y[5]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~29feeder .lut_mask = 16'hAAAA;
defparam \microc_|banco_|regb~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneii_lcell_comb \microc_|banco_|regb~306 (
// Equation(s):
// \microc_|banco_|regb~306_combout  = (\microc_|memoria_|mem~72_combout  & (!\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~306_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~306 .lut_mask = 16'h0020;
defparam \microc_|banco_|regb~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N8
cycloneii_lcell_comb \microc_|banco_|regb~307 (
// Equation(s):
// \microc_|banco_|regb~307_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~306_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uc_|WideOr0~0_combout ),
	.datad(\microc_|banco_|regb~306_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~307_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~307 .lut_mask = 16'hF000;
defparam \microc_|banco_|regb~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y10_N21
cycloneii_lcell_ff \microc_|banco_|regb~29 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~29feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~29_regout ));

// Location: LCCOMB_X38_Y15_N14
cycloneii_lcell_comb \microc_|banco_|regb~61feeder (
// Equation(s):
// \microc_|banco_|regb~61feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[5]~34_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~61feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneii_lcell_comb \microc_|banco_|regb~310 (
// Equation(s):
// \microc_|banco_|regb~310_combout  = (\microc_|memoria_|mem~75_combout  & (\microc_|memoria_|mem~69_combout  & (!\microc_|memoria_|mem~70_combout  & \microc_|memoria_|mem~72_combout )))

	.dataa(\microc_|memoria_|mem~75_combout ),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(\microc_|memoria_|mem~70_combout ),
	.datad(\microc_|memoria_|mem~72_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~310_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~310 .lut_mask = 16'h0800;
defparam \microc_|banco_|regb~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneii_lcell_comb \microc_|banco_|regb~311 (
// Equation(s):
// \microc_|banco_|regb~311_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~310_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~310_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~311_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~311 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N15
cycloneii_lcell_ff \microc_|banco_|regb~61 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~61feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~61_regout ));

// Location: LCCOMB_X38_Y9_N14
cycloneii_lcell_comb \microc_|banco_|regb~247 (
// Equation(s):
// \microc_|banco_|regb~247_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|memoria_|mem~78_combout ) # (\microc_|banco_|regb~61_regout )))) # (!\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~29_regout  & 
// (!\microc_|memoria_|mem~78_combout )))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~29_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|banco_|regb~61_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~247_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~247 .lut_mask = 16'hAEA4;
defparam \microc_|banco_|regb~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
cycloneii_lcell_comb \microc_|banco_|regb~93feeder (
// Equation(s):
// \microc_|banco_|regb~93feeder_combout  = \microc_|mux3_|y[5]~34_combout 

	.dataa(\microc_|mux3_|y[5]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~93feeder .lut_mask = 16'hAAAA;
defparam \microc_|banco_|regb~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \microc_|banco_|regb~298 (
// Equation(s):
// \microc_|banco_|regb~298_combout  = (\microc_|memoria_|mem~75_combout  & (!\microc_|memoria_|mem~69_combout  & (\microc_|memoria_|mem~70_combout  & \microc_|memoria_|mem~72_combout )))

	.dataa(\microc_|memoria_|mem~75_combout ),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(\microc_|memoria_|mem~70_combout ),
	.datad(\microc_|memoria_|mem~72_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~298_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~298 .lut_mask = 16'h2000;
defparam \microc_|banco_|regb~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneii_lcell_comb \microc_|banco_|regb~299 (
// Equation(s):
// \microc_|banco_|regb~299_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~298_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~298_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~299_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~299 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y10_N11
cycloneii_lcell_ff \microc_|banco_|regb~93 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~93feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~93_regout ));

// Location: LCCOMB_X38_Y9_N8
cycloneii_lcell_comb \microc_|banco_|regb~248 (
// Equation(s):
// \microc_|banco_|regb~248_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~247_combout  & (\microc_|banco_|regb~125_regout )) # (!\microc_|banco_|regb~247_combout  & ((\microc_|banco_|regb~93_regout ))))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~247_combout ))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|banco_|regb~125_regout ),
	.datac(\microc_|banco_|regb~247_combout ),
	.datad(\microc_|banco_|regb~93_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~248_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~248 .lut_mask = 16'hDAD0;
defparam \microc_|banco_|regb~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N18
cycloneii_lcell_comb \microc_|banco_|regb~249 (
// Equation(s):
// \microc_|banco_|regb~249_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~246_combout  & ((\microc_|banco_|regb~248_combout ))) # (!\microc_|banco_|regb~246_combout  & (\microc_|banco_|regb~241_combout )))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~246_combout ))))

	.dataa(\microc_|banco_|regb~241_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~246_combout ),
	.datad(\microc_|banco_|regb~248_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~249_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~249 .lut_mask = 16'hF838;
defparam \microc_|banco_|regb~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N28
cycloneii_lcell_comb \microc_|alu_|Add0~35 (
// Equation(s):
// \microc_|alu_|Add0~35_combout  = (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ (((\microc_|banco_|Equal1~0_combout ) # (!\microc_|banco_|regb~249_combout )))))

	.dataa(\microc_|banco_|Equal1~0_combout ),
	.datab(\microc_|banco_|regb~249_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|alu_|Mux7~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~35 .lut_mask = 16'h040B;
defparam \microc_|alu_|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneii_lcell_comb \microc_|memoria_|mem~91 (
// Equation(s):
// \microc_|memoria_|mem~91_combout  = (\microc_|PC_|q [0] & ((\microc_|PC_|q [3] & ((!\microc_|PC_|q [1]))) # (!\microc_|PC_|q [3] & (!\microc_|PC_|q [2])))) # (!\microc_|PC_|q [0] & (\microc_|PC_|q [1] & (\microc_|PC_|q [3] $ (\microc_|PC_|q [2]))))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~91 .lut_mask = 16'h168A;
defparam \microc_|memoria_|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneii_lcell_comb \microc_|memoria_|mem~92 (
// Equation(s):
// \microc_|memoria_|mem~92_combout  = (\microc_|PC_|q [4] & (((\microc_|memoria_|mem~91_combout )))) # (!\microc_|PC_|q [4] & (\microc_|PC_|q [3] & ((\microc_|memoria_|mem~19_combout ))))

	.dataa(\microc_|PC_|q [4]),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|memoria_|mem~91_combout ),
	.datad(\microc_|memoria_|mem~19_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~92 .lut_mask = 16'hE4A0;
defparam \microc_|memoria_|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneii_lcell_comb \microc_|memoria_|mem~93 (
// Equation(s):
// \microc_|memoria_|mem~93_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~101_combout ) # ((!\microc_|PC_|q [5] & \microc_|memoria_|mem~92_combout ))))

	.dataa(\microc_|PC_|q [5]),
	.datab(\microc_|memoria_|mem~92_combout ),
	.datac(\microc_|memoria_|mem~101_combout ),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~93 .lut_mask = 16'hF400;
defparam \microc_|memoria_|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
cycloneii_lcell_comb \microc_|banco_|Equal0~0 (
// Equation(s):
// \microc_|banco_|Equal0~0_combout  = (!\microc_|memoria_|mem~96_combout  & (!\microc_|memoria_|mem~99_combout  & (!\microc_|memoria_|mem~93_combout  & \microc_|memoria_|mem~66_combout )))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~93_combout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|Equal0~0 .lut_mask = 16'h0100;
defparam \microc_|banco_|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneii_lcell_comb \microc_|banco_|regb~230 (
// Equation(s):
// \microc_|banco_|regb~230_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~13_regout ) # ((\microc_|memoria_|mem~93_combout )))) # (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~29_regout  & 
// !\microc_|memoria_|mem~93_combout ))))

	.dataa(\microc_|banco_|regb~13_regout ),
	.datab(\microc_|banco_|regb~29_regout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~230_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~230 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneii_lcell_comb \microc_|banco_|regb~231 (
// Equation(s):
// \microc_|banco_|regb~231_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~230_combout  & ((\microc_|banco_|regb~77_regout ))) # (!\microc_|banco_|regb~230_combout  & (\microc_|banco_|regb~93_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~230_combout ))))

	.dataa(\microc_|banco_|regb~93_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~77_regout ),
	.datad(\microc_|banco_|regb~230_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~231_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~231 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneii_lcell_comb \microc_|banco_|regb~292 (
// Equation(s):
// \microc_|banco_|regb~292_combout  = (!\microc_|memoria_|mem~72_combout  & (!\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & \microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~292_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~292 .lut_mask = 16'h0100;
defparam \microc_|banco_|regb~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneii_lcell_comb \microc_|banco_|regb~293 (
// Equation(s):
// \microc_|banco_|regb~293_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~292_combout )

	.dataa(\uc_|WideOr0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|banco_|regb~292_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~293_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~293 .lut_mask = 16'hAA00;
defparam \microc_|banco_|regb~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y9_N17
cycloneii_lcell_ff \microc_|banco_|regb~37 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~37_regout ));

// Location: LCCOMB_X37_Y15_N26
cycloneii_lcell_comb \microc_|banco_|regb~312 (
// Equation(s):
// \microc_|banco_|regb~312_combout  = (!\microc_|memoria_|mem~75_combout  & (\microc_|memoria_|mem~69_combout  & (!\microc_|memoria_|mem~70_combout  & \microc_|memoria_|mem~72_combout )))

	.dataa(\microc_|memoria_|mem~75_combout ),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(\microc_|memoria_|mem~70_combout ),
	.datad(\microc_|memoria_|mem~72_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~312_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~312 .lut_mask = 16'h0400;
defparam \microc_|banco_|regb~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N14
cycloneii_lcell_comb \microc_|banco_|regb~313 (
// Equation(s):
// \microc_|banco_|regb~313_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~312_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~312_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~313_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~313 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N17
cycloneii_lcell_ff \microc_|banco_|regb~53 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~53_regout ));

// Location: LCCOMB_X38_Y10_N16
cycloneii_lcell_comb \microc_|banco_|regb~232 (
// Equation(s):
// \microc_|banco_|regb~232_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~117_regout ) # ((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~53_regout  & 
// !\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|banco_|regb~117_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~53_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~232_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~232 .lut_mask = 16'hCCB8;
defparam \microc_|banco_|regb~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N16
cycloneii_lcell_comb \microc_|banco_|regb~233 (
// Equation(s):
// \microc_|banco_|regb~233_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~232_combout  & (\microc_|banco_|regb~101_regout )) # (!\microc_|banco_|regb~232_combout  & ((\microc_|banco_|regb~37_regout ))))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~232_combout ))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|banco_|regb~101_regout ),
	.datac(\microc_|banco_|regb~37_regout ),
	.datad(\microc_|banco_|regb~232_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~233_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~233 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneii_lcell_comb \microc_|banco_|regb~300 (
// Equation(s):
// \microc_|banco_|regb~300_combout  = (\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~300_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~300 .lut_mask = 16'h0008;
defparam \microc_|banco_|regb~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
cycloneii_lcell_comb \microc_|banco_|regb~301 (
// Equation(s):
// \microc_|banco_|regb~301_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~300_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~300_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~301_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~301 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N31
cycloneii_lcell_ff \microc_|banco_|regb~85 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~85_regout ));

// Location: LCCOMB_X35_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~308 (
// Equation(s):
// \microc_|banco_|regb~308_combout  = (\microc_|memoria_|mem~72_combout  & (!\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~308_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~308 .lut_mask = 16'h0002;
defparam \microc_|banco_|regb~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneii_lcell_comb \microc_|banco_|regb~309 (
// Equation(s):
// \microc_|banco_|regb~309_combout  = (\microc_|banco_|regb~308_combout  & \uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|regb~308_combout ),
	.datac(vcc),
	.datad(\uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~309_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~309 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N19
cycloneii_lcell_ff \microc_|banco_|regb~21 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~21_regout ));

// Location: LCCOMB_X38_Y10_N18
cycloneii_lcell_comb \microc_|banco_|regb~234 (
// Equation(s):
// \microc_|banco_|regb~234_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~5_regout )) # 
// (!\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~21_regout )))))

	.dataa(\microc_|banco_|regb~5_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~21_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~234_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~234 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N22
cycloneii_lcell_comb \microc_|banco_|regb~235 (
// Equation(s):
// \microc_|banco_|regb~235_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~234_combout  & ((\microc_|banco_|regb~69_regout ))) # (!\microc_|banco_|regb~234_combout  & (\microc_|banco_|regb~85_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~234_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~85_regout ),
	.datac(\microc_|banco_|regb~69_regout ),
	.datad(\microc_|banco_|regb~234_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~235_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~235 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N24
cycloneii_lcell_comb \microc_|banco_|regb~236 (
// Equation(s):
// \microc_|banco_|regb~236_combout  = (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~96_combout )) # (!\microc_|memoria_|mem~99_combout  & ((\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~233_combout )) # 
// (!\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~235_combout )))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~233_combout ),
	.datad(\microc_|banco_|regb~235_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~236_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~236 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneii_lcell_comb \microc_|banco_|regb~320 (
// Equation(s):
// \microc_|banco_|regb~320_combout  = (!\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (\microc_|memoria_|mem~75_combout  & \microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~320_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~320 .lut_mask = 16'h4000;
defparam \microc_|banco_|regb~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneii_lcell_comb \microc_|banco_|regb~321 (
// Equation(s):
// \microc_|banco_|regb~321_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~320_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uc_|WideOr0~0_combout ),
	.datad(\microc_|banco_|regb~320_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~321_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~321 .lut_mask = 16'hF000;
defparam \microc_|banco_|regb~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y11_N29
cycloneii_lcell_ff \microc_|banco_|regb~109 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[5]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~109_regout ));

// Location: LCCOMB_X38_Y15_N28
cycloneii_lcell_comb \microc_|banco_|regb~237 (
// Equation(s):
// \microc_|banco_|regb~237_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~125_regout ) # ((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~61_regout  & 
// !\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~125_regout ),
	.datac(\microc_|banco_|regb~61_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~237_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~237 .lut_mask = 16'hAAD8;
defparam \microc_|banco_|regb~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneii_lcell_comb \microc_|banco_|regb~238 (
// Equation(s):
// \microc_|banco_|regb~238_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~237_combout  & ((\microc_|banco_|regb~109_regout ))) # (!\microc_|banco_|regb~237_combout  & (\microc_|banco_|regb~45_regout )))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~237_combout ))))

	.dataa(\microc_|banco_|regb~45_regout ),
	.datab(\microc_|banco_|regb~109_regout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|banco_|regb~237_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~238_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~238 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N26
cycloneii_lcell_comb \microc_|banco_|regb~239 (
// Equation(s):
// \microc_|banco_|regb~239_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~236_combout  & ((\microc_|banco_|regb~238_combout ))) # (!\microc_|banco_|regb~236_combout  & (\microc_|banco_|regb~231_combout )))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~236_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~231_combout ),
	.datac(\microc_|banco_|regb~236_combout ),
	.datad(\microc_|banco_|regb~238_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~239_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~239 .lut_mask = 16'hF858;
defparam \microc_|banco_|regb~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N30
cycloneii_lcell_comb \microc_|alu_|Add0~36 (
// Equation(s):
// \microc_|alu_|Add0~36_combout  = (\microc_|alu_|Add0~35_combout ) # ((\microc_|memoria_|mem~42_combout  & (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~239_combout )))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Add0~35_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~239_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~36 .lut_mask = 16'hCECC;
defparam \microc_|alu_|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneii_lcell_comb \microc_|memoria_|mem~87 (
// Equation(s):
// \microc_|memoria_|mem~87_combout  = (\microc_|PC_|q [0] & (((\microc_|PC_|q [4])))) # (!\microc_|PC_|q [0] & ((\microc_|PC_|q [2] & ((\microc_|PC_|q [3]))) # (!\microc_|PC_|q [2] & (\microc_|PC_|q [4] & !\microc_|PC_|q [3]))))

	.dataa(\microc_|PC_|q [2]),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [4]),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~87 .lut_mask = 16'hE2D0;
defparam \microc_|memoria_|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneii_lcell_comb \microc_|memoria_|mem~86 (
// Equation(s):
// \microc_|memoria_|mem~86_combout  = (\microc_|PC_|q [2] & (((\microc_|PC_|q [0] & !\microc_|PC_|q [4])) # (!\microc_|PC_|q [3]))) # (!\microc_|PC_|q [2] & (((\microc_|PC_|q [3]))))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~86 .lut_mask = 16'h2FF0;
defparam \microc_|memoria_|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneii_lcell_comb \microc_|memoria_|mem~88 (
// Equation(s):
// \microc_|memoria_|mem~88_combout  = (\microc_|PC_|q [0] & (\microc_|memoria_|mem~87_combout  $ (((!\microc_|PC_|q [1] & \microc_|memoria_|mem~86_combout ))))) # (!\microc_|PC_|q [0] & ((\microc_|PC_|q [1]) # ((!\microc_|memoria_|mem~87_combout  & 
// \microc_|memoria_|mem~86_combout ))))

	.dataa(\microc_|PC_|q [0]),
	.datab(\microc_|PC_|q [1]),
	.datac(\microc_|memoria_|mem~87_combout ),
	.datad(\microc_|memoria_|mem~86_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~88 .lut_mask = 16'hC7E4;
defparam \microc_|memoria_|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneii_lcell_comb \microc_|memoria_|mem~90 (
// Equation(s):
// \microc_|memoria_|mem~90_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~89_combout  & (\microc_|PC_|q [5] $ (!\microc_|memoria_|mem~88_combout ))) # (!\microc_|memoria_|mem~89_combout  & (\microc_|PC_|q [5] & 
// !\microc_|memoria_|mem~88_combout ))))

	.dataa(\microc_|memoria_|mem~89_combout ),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|memoria_|mem~88_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~90 .lut_mask = 16'h8060;
defparam \microc_|memoria_|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
cycloneii_lcell_comb \microc_|banco_|Equal1~0 (
// Equation(s):
// \microc_|banco_|Equal1~0_combout  = (!\microc_|memoria_|mem~81_combout  & (!\microc_|memoria_|mem~78_combout  & (!\microc_|memoria_|mem~90_combout  & !\microc_|memoria_|mem~85_combout )))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|memoria_|mem~90_combout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|Equal1~0 .lut_mask = 16'h0001;
defparam \microc_|banco_|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N14
cycloneii_lcell_comb \microc_|banco_|regb~44feeder (
// Equation(s):
// \microc_|banco_|regb~44feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(\microc_|mux3_|y[4]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~44feeder .lut_mask = 16'hCCCC;
defparam \microc_|banco_|regb~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneii_lcell_comb \microc_|banco_|regb~296 (
// Equation(s):
// \microc_|banco_|regb~296_combout  = (\microc_|memoria_|mem~75_combout  & (\microc_|memoria_|mem~69_combout  & (!\microc_|memoria_|mem~70_combout  & !\microc_|memoria_|mem~72_combout )))

	.dataa(\microc_|memoria_|mem~75_combout ),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(\microc_|memoria_|mem~70_combout ),
	.datad(\microc_|memoria_|mem~72_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~296_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~296 .lut_mask = 16'h0008;
defparam \microc_|banco_|regb~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneii_lcell_comb \microc_|banco_|regb~297 (
// Equation(s):
// \microc_|banco_|regb~297_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~296_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~296_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~297_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~297 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N15
cycloneii_lcell_ff \microc_|banco_|regb~44 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~44feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~44_regout ));

// Location: LCCOMB_X37_Y11_N22
cycloneii_lcell_comb \microc_|banco_|regb~4feeder (
// Equation(s):
// \microc_|banco_|regb~4feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~4feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneii_lcell_comb \microc_|banco_|regb~294 (
// Equation(s):
// \microc_|banco_|regb~294_combout  = (!\microc_|memoria_|mem~72_combout  & (!\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & !\microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~294_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~294 .lut_mask = 16'h0001;
defparam \microc_|banco_|regb~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
cycloneii_lcell_comb \microc_|banco_|regb~295 (
// Equation(s):
// \microc_|banco_|regb~295_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~294_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~294_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~295_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~295 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y11_N23
cycloneii_lcell_ff \microc_|banco_|regb~4 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~4feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~4_regout ));

// Location: LCCOMB_X37_Y11_N4
cycloneii_lcell_comb \microc_|banco_|regb~188 (
// Equation(s):
// \microc_|banco_|regb~188_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~36_regout ) # ((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~4_regout  & 
// !\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~36_regout ),
	.datab(\microc_|banco_|regb~4_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~188_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~188 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneii_lcell_comb \microc_|banco_|regb~189 (
// Equation(s):
// \microc_|banco_|regb~189_combout  = (\microc_|banco_|regb~188_combout  & (((\microc_|banco_|regb~44_regout ) # (!\microc_|memoria_|mem~99_combout )))) # (!\microc_|banco_|regb~188_combout  & (\microc_|banco_|regb~12_regout  & 
// ((\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~12_regout ),
	.datab(\microc_|banco_|regb~44_regout ),
	.datac(\microc_|banco_|regb~188_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~189_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~189 .lut_mask = 16'hCAF0;
defparam \microc_|banco_|regb~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N24
cycloneii_lcell_comb \microc_|banco_|regb~124feeder (
// Equation(s):
// \microc_|banco_|regb~124feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(\microc_|mux3_|y[4]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|regb~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~124feeder .lut_mask = 16'hCCCC;
defparam \microc_|banco_|regb~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N25
cycloneii_lcell_ff \microc_|banco_|regb~124 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~124feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~124_regout ));

// Location: LCCOMB_X37_Y10_N4
cycloneii_lcell_comb \microc_|banco_|regb~92feeder (
// Equation(s):
// \microc_|banco_|regb~92feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~92feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y10_N5
cycloneii_lcell_ff \microc_|banco_|regb~92 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~92feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~92_regout ));

// Location: LCCOMB_X40_Y11_N28
cycloneii_lcell_comb \microc_|banco_|regb~190 (
// Equation(s):
// \microc_|banco_|regb~190_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~92_regout ))) # 
// (!\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~84_regout ))))

	.dataa(\microc_|banco_|regb~84_regout ),
	.datab(\microc_|banco_|regb~92_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~190_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~190 .lut_mask = 16'hFC0A;
defparam \microc_|banco_|regb~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N14
cycloneii_lcell_comb \microc_|banco_|regb~191 (
// Equation(s):
// \microc_|banco_|regb~191_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~190_combout  & ((\microc_|banco_|regb~124_regout ))) # (!\microc_|banco_|regb~190_combout  & (\microc_|banco_|regb~116_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~190_combout ))))

	.dataa(\microc_|banco_|regb~116_regout ),
	.datab(\microc_|banco_|regb~124_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~190_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~191_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~191 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N30
cycloneii_lcell_comb \microc_|banco_|regb~28feeder (
// Equation(s):
// \microc_|banco_|regb~28feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~28feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y10_N31
cycloneii_lcell_ff \microc_|banco_|regb~28 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~28feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~28_regout ));

// Location: LCFF_X38_Y15_N9
cycloneii_lcell_ff \microc_|banco_|regb~60 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~60_regout ));

// Location: LCCOMB_X37_Y12_N6
cycloneii_lcell_comb \microc_|banco_|regb~192 (
// Equation(s):
// \microc_|banco_|regb~192_combout  = (\microc_|memoria_|mem~99_combout  & (((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~99_combout  & ((\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~52_regout )) # 
// (!\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~20_regout )))))

	.dataa(\microc_|banco_|regb~52_regout ),
	.datab(\microc_|banco_|regb~20_regout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~192_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~192 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
cycloneii_lcell_comb \microc_|banco_|regb~193 (
// Equation(s):
// \microc_|banco_|regb~193_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~192_combout  & ((\microc_|banco_|regb~60_regout ))) # (!\microc_|banco_|regb~192_combout  & (\microc_|banco_|regb~28_regout )))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~192_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~28_regout ),
	.datac(\microc_|banco_|regb~60_regout ),
	.datad(\microc_|banco_|regb~192_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~193_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~193 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~194 (
// Equation(s):
// \microc_|banco_|regb~194_combout  = (\microc_|memoria_|mem~66_combout  & (\microc_|memoria_|mem~93_combout )) # (!\microc_|memoria_|mem~66_combout  & ((\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~191_combout )) # 
// (!\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~193_combout )))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~191_combout ),
	.datad(\microc_|banco_|regb~193_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~194_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~194 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
cycloneii_lcell_comb \microc_|banco_|regb~197 (
// Equation(s):
// \microc_|banco_|regb~197_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~194_combout  & (\microc_|banco_|regb~196_combout )) # (!\microc_|banco_|regb~194_combout  & ((\microc_|banco_|regb~189_combout ))))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~194_combout ))))

	.dataa(\microc_|banco_|regb~196_combout ),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\microc_|banco_|regb~189_combout ),
	.datad(\microc_|banco_|regb~194_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~197_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~197 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N18
cycloneii_lcell_comb \microc_|banco_|rd1[4]~3 (
// Equation(s):
// \microc_|banco_|rd1[4]~3_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~197_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~197_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[4]~3 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd1[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N8
cycloneii_lcell_comb \microc_|alu_|Mux3~0 (
// Equation(s):
// \microc_|alu_|Mux3~0_combout  = (\microc_|memoria_|mem~42_combout  & ((\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd2[4]~3_combout ) # (\microc_|banco_|rd1[4]~3_combout ))) # (!\microc_|alu_|Mux7~0_combout  & (\microc_|banco_|rd2[4]~3_combout  & 
// \microc_|banco_|rd1[4]~3_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ (((\microc_|banco_|rd1[4]~3_combout )))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|banco_|rd2[4]~3_combout ),
	.datad(\microc_|banco_|rd1[4]~3_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux3~0 .lut_mask = 16'hB9C4;
defparam \microc_|alu_|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[3]));
// synopsys translate_off
defparam \e1[3]~I .input_async_reset = "none";
defparam \e1[3]~I .input_power_up = "low";
defparam \e1[3]~I .input_register_mode = "none";
defparam \e1[3]~I .input_sync_reset = "none";
defparam \e1[3]~I .oe_async_reset = "none";
defparam \e1[3]~I .oe_power_up = "low";
defparam \e1[3]~I .oe_register_mode = "none";
defparam \e1[3]~I .oe_sync_reset = "none";
defparam \e1[3]~I .operation_mode = "input";
defparam \e1[3]~I .output_async_reset = "none";
defparam \e1[3]~I .output_power_up = "low";
defparam \e1[3]~I .output_register_mode = "none";
defparam \e1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
cycloneii_lcell_comb \microc_|mux3_|y[2]~39 (
// Equation(s):
// \microc_|mux3_|y[2]~39_combout  = (\uc_|s_es~0_combout  & ((\microc_|memoria_|mem~65_combout ) # (!\microc_|memoria_|mem~16_combout )))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(vcc),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~39 .lut_mask = 16'hF500;
defparam \microc_|mux3_|y[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneii_lcell_comb \microc_|mux3_|y[2]~40 (
// Equation(s):
// \microc_|mux3_|y[2]~40_combout  = ((\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~16_combout  & !\microc_|memoria_|mem~65_combout ))) # (!\uc_|s_es~0_combout )

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~40 .lut_mask = 16'h08FF;
defparam \microc_|mux3_|y[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneii_lcell_comb \microc_|banco_|rd1[3]~7 (
// Equation(s):
// \microc_|banco_|rd1[3]~7_combout  = (\microc_|banco_|regb~219_combout  & !\microc_|banco_|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|regb~219_combout ),
	.datad(\microc_|banco_|Equal0~0_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[3]~7 .lut_mask = 16'h00F0;
defparam \microc_|banco_|rd1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N1
cycloneii_lcell_ff \microc_|banco_|regb~123 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~123_regout ));

// Location: LCFF_X39_Y15_N21
cycloneii_lcell_ff \microc_|banco_|regb~27 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~27_regout ));

// Location: LCCOMB_X38_Y15_N20
cycloneii_lcell_comb \microc_|banco_|regb~227 (
// Equation(s):
// \microc_|banco_|regb~227_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~91_regout ) # ((\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~27_regout  & 
// !\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~91_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~27_regout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~227_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~227 .lut_mask = 16'hCCB8;
defparam \microc_|banco_|regb~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneii_lcell_comb \microc_|banco_|regb~228 (
// Equation(s):
// \microc_|banco_|regb~228_combout  = (\microc_|banco_|regb~227_combout  & (((\microc_|banco_|regb~123_regout ) # (!\microc_|memoria_|mem~81_combout )))) # (!\microc_|banco_|regb~227_combout  & (\microc_|banco_|regb~59_regout  & 
// ((\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~59_regout ),
	.datab(\microc_|banco_|regb~123_regout ),
	.datac(\microc_|banco_|regb~227_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~228_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~228 .lut_mask = 16'hCAF0;
defparam \microc_|banco_|regb~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N31
cycloneii_lcell_ff \microc_|banco_|regb~67 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~67_regout ));

// Location: LCFF_X37_Y12_N3
cycloneii_lcell_ff \microc_|banco_|regb~35 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~35_regout ));

// Location: LCCOMB_X38_Y11_N0
cycloneii_lcell_comb \microc_|banco_|regb~224 (
// Equation(s):
// \microc_|banco_|regb~224_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~35_regout ) # (\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~3_regout  & 
// ((!\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|regb~3_regout ),
	.datab(\microc_|banco_|regb~35_regout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~224_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~224 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneii_lcell_comb \microc_|banco_|regb~225 (
// Equation(s):
// \microc_|banco_|regb~225_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~224_combout  & (\microc_|banco_|regb~99_regout )) # (!\microc_|banco_|regb~224_combout  & ((\microc_|banco_|regb~67_regout ))))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~224_combout ))))

	.dataa(\microc_|banco_|regb~99_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~67_regout ),
	.datad(\microc_|banco_|regb~224_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~225_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~225 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
cycloneii_lcell_comb \microc_|banco_|regb~115feeder (
// Equation(s):
// \microc_|banco_|regb~115feeder_combout  = \microc_|mux3_|y[3]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[3]~32_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~115feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneii_lcell_comb \microc_|banco_|regb~304 (
// Equation(s):
// \microc_|banco_|regb~304_combout  = (\microc_|memoria_|mem~72_combout  & (\microc_|memoria_|mem~70_combout  & (!\microc_|memoria_|mem~75_combout  & \microc_|memoria_|mem~69_combout )))

	.dataa(\microc_|memoria_|mem~72_combout ),
	.datab(\microc_|memoria_|mem~70_combout ),
	.datac(\microc_|memoria_|mem~75_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~304_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~304 .lut_mask = 16'h0800;
defparam \microc_|banco_|regb~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneii_lcell_comb \microc_|banco_|regb~305 (
// Equation(s):
// \microc_|banco_|regb~305_combout  = (\uc_|WideOr0~0_combout  & \microc_|banco_|regb~304_combout )

	.dataa(vcc),
	.datab(\uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~304_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~305_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~305 .lut_mask = 16'hCC00;
defparam \microc_|banco_|regb~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N23
cycloneii_lcell_ff \microc_|banco_|regb~115 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~115feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~115_regout ));

// Location: LCFF_X37_Y12_N29
cycloneii_lcell_ff \microc_|banco_|regb~51 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~51_regout ));

// Location: LCCOMB_X38_Y10_N2
cycloneii_lcell_comb \microc_|banco_|regb~222 (
// Equation(s):
// \microc_|banco_|regb~222_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~51_regout ) # (\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~19_regout  & 
// ((!\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|regb~19_regout ),
	.datab(\microc_|banco_|regb~51_regout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~222_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~222 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N2
cycloneii_lcell_comb \microc_|banco_|regb~223 (
// Equation(s):
// \microc_|banco_|regb~223_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~222_combout  & ((\microc_|banco_|regb~115_regout ))) # (!\microc_|banco_|regb~222_combout  & (\microc_|banco_|regb~83_regout )))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~222_combout ))))

	.dataa(\microc_|banco_|regb~83_regout ),
	.datab(\microc_|banco_|regb~115_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|banco_|regb~222_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~223_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~223 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
cycloneii_lcell_comb \microc_|banco_|regb~226 (
// Equation(s):
// \microc_|banco_|regb~226_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout ) # ((\microc_|banco_|regb~223_combout )))) # (!\microc_|memoria_|mem~85_combout  & (!\microc_|memoria_|mem~90_combout  & 
// (\microc_|banco_|regb~225_combout )))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~225_combout ),
	.datad(\microc_|banco_|regb~223_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~226_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~226 .lut_mask = 16'hBA98;
defparam \microc_|banco_|regb~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneii_lcell_comb \microc_|banco_|regb~229 (
// Equation(s):
// \microc_|banco_|regb~229_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~226_combout  & ((\microc_|banco_|regb~228_combout ))) # (!\microc_|banco_|regb~226_combout  & (\microc_|banco_|regb~221_combout )))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~226_combout ))))

	.dataa(\microc_|banco_|regb~221_combout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~228_combout ),
	.datad(\microc_|banco_|regb~226_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~229_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~229 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneii_lcell_comb \microc_|banco_|rd2[3]~7 (
// Equation(s):
// \microc_|banco_|rd2[3]~7_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~229_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal1~0_combout ),
	.datad(\microc_|banco_|regb~229_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[3]~7 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneii_lcell_comb \microc_|alu_|Mux4~0 (
// Equation(s):
// \microc_|alu_|Mux4~0_combout  = (\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd1[3]~7_combout  & (\microc_|memoria_|mem~42_combout )) # (!\microc_|banco_|rd1[3]~7_combout  & ((\microc_|banco_|rd2[3]~7_combout ) # (!\microc_|memoria_|mem~42_combout 
// ))))) # (!\microc_|alu_|Mux7~0_combout  & (\microc_|banco_|rd1[3]~7_combout  & ((\microc_|banco_|rd2[3]~7_combout ) # (!\microc_|memoria_|mem~42_combout ))))

	.dataa(\microc_|alu_|Mux7~0_combout ),
	.datab(\microc_|banco_|rd1[3]~7_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|banco_|rd2[3]~7_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux4~0 .lut_mask = 16'hE686;
defparam \microc_|alu_|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneii_lcell_comb \microc_|alu_|Mux0~0 (
// Equation(s):
// \microc_|alu_|Mux0~0_combout  = (\microc_|memoria_|mem~16_combout  & (\microc_|memoria_|mem~33_combout  & ((\microc_|memoria_|mem~26_combout ) # (!\microc_|memoria_|mem~41_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~26_combout ),
	.datac(\microc_|memoria_|mem~33_combout ),
	.datad(\microc_|memoria_|mem~41_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux0~0 .lut_mask = 16'h80A0;
defparam \microc_|alu_|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[2]));
// synopsys translate_off
defparam \e1[2]~I .input_async_reset = "none";
defparam \e1[2]~I .input_power_up = "low";
defparam \e1[2]~I .input_register_mode = "none";
defparam \e1[2]~I .input_sync_reset = "none";
defparam \e1[2]~I .oe_async_reset = "none";
defparam \e1[2]~I .oe_power_up = "low";
defparam \e1[2]~I .oe_register_mode = "none";
defparam \e1[2]~I .oe_sync_reset = "none";
defparam \e1[2]~I .operation_mode = "input";
defparam \e1[2]~I .output_async_reset = "none";
defparam \e1[2]~I .output_power_up = "low";
defparam \e1[2]~I .output_register_mode = "none";
defparam \e1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N8
cycloneii_lcell_comb \microc_|banco_|regb~42feeder (
// Equation(s):
// \microc_|banco_|regb~42feeder_combout  = \microc_|mux3_|y[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[2]~18_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~42feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N9
cycloneii_lcell_ff \microc_|banco_|regb~42 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~42feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~42_regout ));

// Location: LCFF_X38_Y12_N15
cycloneii_lcell_ff \microc_|banco_|regb~2 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~2_regout ));

// Location: LCCOMB_X37_Y12_N18
cycloneii_lcell_comb \microc_|banco_|regb~128 (
// Equation(s):
// \microc_|banco_|regb~128_combout  = (\microc_|memoria_|mem~99_combout  & (((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~99_combout  & ((\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~34_regout )) # 
// (!\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~2_regout )))))

	.dataa(\microc_|banco_|regb~34_regout ),
	.datab(\microc_|banco_|regb~2_regout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~128_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~128 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N30
cycloneii_lcell_comb \microc_|banco_|regb~129 (
// Equation(s):
// \microc_|banco_|regb~129_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~128_combout  & ((\microc_|banco_|regb~42_regout ))) # (!\microc_|banco_|regb~128_combout  & (\microc_|banco_|regb~10_regout )))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~128_combout ))))

	.dataa(\microc_|banco_|regb~10_regout ),
	.datab(\microc_|banco_|regb~42_regout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|banco_|regb~128_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~129_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~129 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N9
cycloneii_lcell_ff \microc_|banco_|regb~74 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~74_regout ));

// Location: LCFF_X38_Y11_N19
cycloneii_lcell_ff \microc_|banco_|regb~66 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~66_regout ));

// Location: LCCOMB_X39_Y11_N26
cycloneii_lcell_comb \microc_|banco_|regb~135 (
// Equation(s):
// \microc_|banco_|regb~135_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~98_regout ) # ((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~66_regout  & 
// !\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~98_regout ),
	.datab(\microc_|banco_|regb~66_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~135_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~135 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneii_lcell_comb \microc_|banco_|regb~136 (
// Equation(s):
// \microc_|banco_|regb~136_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~135_combout  & (\microc_|banco_|regb~106_regout )) # (!\microc_|banco_|regb~135_combout  & ((\microc_|banco_|regb~74_regout ))))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~135_combout ))))

	.dataa(\microc_|banco_|regb~106_regout ),
	.datab(\microc_|banco_|regb~74_regout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|banco_|regb~135_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~136_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~136 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
cycloneii_lcell_comb \microc_|banco_|regb~18feeder (
// Equation(s):
// \microc_|banco_|regb~18feeder_combout  = \microc_|mux3_|y[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[2]~18_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~18feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y14_N21
cycloneii_lcell_ff \microc_|banco_|regb~18 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~18feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~18_regout ));

// Location: LCCOMB_X38_Y15_N16
cycloneii_lcell_comb \microc_|banco_|regb~58feeder (
// Equation(s):
// \microc_|banco_|regb~58feeder_combout  = \microc_|mux3_|y[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[2]~18_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~58feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N17
cycloneii_lcell_ff \microc_|banco_|regb~58 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~58feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~58_regout ));

// Location: LCCOMB_X40_Y14_N30
cycloneii_lcell_comb \microc_|banco_|regb~132 (
// Equation(s):
// \microc_|banco_|regb~132_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~58_regout ))) # (!\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~50_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~50_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~58_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~132_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~132 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
cycloneii_lcell_comb \microc_|banco_|regb~133 (
// Equation(s):
// \microc_|banco_|regb~133_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~132_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~132_combout  & (\microc_|banco_|regb~26_regout )) # 
// (!\microc_|banco_|regb~132_combout  & ((\microc_|banco_|regb~18_regout )))))

	.dataa(\microc_|banco_|regb~26_regout ),
	.datab(\microc_|banco_|regb~18_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~132_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~133_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~133 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N1
cycloneii_lcell_ff \microc_|banco_|regb~82 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~82_regout ));

// Location: LCCOMB_X39_Y10_N18
cycloneii_lcell_comb \microc_|banco_|regb~130 (
// Equation(s):
// \microc_|banco_|regb~130_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~122_regout )) # (!\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~114_regout ))))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~122_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~114_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~130_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~130 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
cycloneii_lcell_comb \microc_|banco_|regb~131 (
// Equation(s):
// \microc_|banco_|regb~131_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~130_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~130_combout  & (\microc_|banco_|regb~90_regout )) # 
// (!\microc_|banco_|regb~130_combout  & ((\microc_|banco_|regb~82_regout )))))

	.dataa(\microc_|banco_|regb~90_regout ),
	.datab(\microc_|banco_|regb~82_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~130_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~131_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~131 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
cycloneii_lcell_comb \microc_|banco_|regb~134 (
// Equation(s):
// \microc_|banco_|regb~134_combout  = (\microc_|memoria_|mem~66_combout  & (\microc_|memoria_|mem~93_combout )) # (!\microc_|memoria_|mem~66_combout  & ((\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~131_combout ))) # 
// (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~133_combout ))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~133_combout ),
	.datad(\microc_|banco_|regb~131_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~134_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~134 .lut_mask = 16'hDC98;
defparam \microc_|banco_|regb~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneii_lcell_comb \microc_|banco_|regb~137 (
// Equation(s):
// \microc_|banco_|regb~137_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~134_combout  & ((\microc_|banco_|regb~136_combout ))) # (!\microc_|banco_|regb~134_combout  & (\microc_|banco_|regb~129_combout )))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~134_combout ))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|banco_|regb~129_combout ),
	.datac(\microc_|banco_|regb~136_combout ),
	.datad(\microc_|banco_|regb~134_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~137_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~137 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneii_lcell_comb \microc_|banco_|rd1[2]~0 (
// Equation(s):
// \microc_|banco_|rd1[2]~0_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~137_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\microc_|banco_|regb~137_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[2]~0 .lut_mask = 16'h3030;
defparam \microc_|banco_|rd1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
cycloneii_lcell_comb \microc_|alu_|Mux5~0 (
// Equation(s):
// \microc_|alu_|Mux5~0_combout  = (\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd1[2]~0_combout  & (\microc_|memoria_|mem~42_combout )) # (!\microc_|banco_|rd1[2]~0_combout  & ((\microc_|banco_|rd2[2]~0_combout ) # (!\microc_|memoria_|mem~42_combout 
// ))))) # (!\microc_|alu_|Mux7~0_combout  & (\microc_|banco_|rd1[2]~0_combout  & ((\microc_|banco_|rd2[2]~0_combout ) # (!\microc_|memoria_|mem~42_combout ))))

	.dataa(\microc_|alu_|Mux7~0_combout ),
	.datab(\microc_|banco_|rd1[2]~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|banco_|rd2[2]~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux5~0 .lut_mask = 16'hE686;
defparam \microc_|alu_|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e3[0]));
// synopsys translate_off
defparam \e3[0]~I .input_async_reset = "none";
defparam \e3[0]~I .input_power_up = "low";
defparam \e3[0]~I .input_register_mode = "none";
defparam \e3[0]~I .input_sync_reset = "none";
defparam \e3[0]~I .oe_async_reset = "none";
defparam \e3[0]~I .oe_power_up = "low";
defparam \e3[0]~I .oe_register_mode = "none";
defparam \e3[0]~I .oe_sync_reset = "none";
defparam \e3[0]~I .operation_mode = "input";
defparam \e3[0]~I .output_async_reset = "none";
defparam \e3[0]~I .output_power_up = "low";
defparam \e3[0]~I .output_register_mode = "none";
defparam \e3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneii_lcell_comb \microc_|mux3_|y[0]~25 (
// Equation(s):
// \microc_|mux3_|y[0]~25_combout  = (\microc_|memoria_|mem~66_combout  & ((\e1~combout [0]) # ((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~66_combout  & (((\e3~combout [0] & !\microc_|memoria_|mem~99_combout ))))

	.dataa(\e1~combout [0]),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\e3~combout [0]),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~25 .lut_mask = 16'hCCB8;
defparam \microc_|mux3_|y[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[0]));
// synopsys translate_off
defparam \e2[0]~I .input_async_reset = "none";
defparam \e2[0]~I .input_power_up = "low";
defparam \e2[0]~I .input_register_mode = "none";
defparam \e2[0]~I .input_sync_reset = "none";
defparam \e2[0]~I .oe_async_reset = "none";
defparam \e2[0]~I .oe_power_up = "low";
defparam \e2[0]~I .oe_register_mode = "none";
defparam \e2[0]~I .oe_sync_reset = "none";
defparam \e2[0]~I .operation_mode = "input";
defparam \e2[0]~I .output_async_reset = "none";
defparam \e2[0]~I .output_power_up = "low";
defparam \e2[0]~I .output_register_mode = "none";
defparam \e2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneii_lcell_comb \microc_|mux3_|y[0]~26 (
// Equation(s):
// \microc_|mux3_|y[0]~26_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|mux3_|y[0]~25_combout  & ((\e2~combout [0]))) # (!\microc_|mux3_|y[0]~25_combout  & (\e4~combout [0])))) # (!\microc_|memoria_|mem~99_combout  & 
// (((\microc_|mux3_|y[0]~25_combout ))))

	.dataa(\e4~combout [0]),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|mux3_|y[0]~25_combout ),
	.datad(\e2~combout [0]),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~26 .lut_mask = 16'hF838;
defparam \microc_|mux3_|y[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneii_lcell_comb \microc_|alu_|Mux7~3 (
// Equation(s):
// \microc_|alu_|Mux7~3_combout  = (\microc_|banco_|rd1[0]~2_combout  & ((\microc_|alu_|Mux7~0_combout  & (\microc_|memoria_|mem~42_combout )) # (!\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd2[0]~2_combout ) # (!\microc_|memoria_|mem~42_combout ))))) 
// # (!\microc_|banco_|rd1[0]~2_combout  & (\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd2[0]~2_combout ) # (!\microc_|memoria_|mem~42_combout ))))

	.dataa(\microc_|banco_|rd1[0]~2_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|banco_|rd2[0]~2_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux7~3 .lut_mask = 16'hE686;
defparam \microc_|alu_|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
cycloneii_lcell_comb \microc_|alu_|Mux7~1 (
// Equation(s):
// \microc_|alu_|Mux7~1_combout  = (!\microc_|memoria_|mem~26_combout  & (\microc_|memoria_|mem~41_combout  & \microc_|memoria_|mem~16_combout ))

	.dataa(\microc_|memoria_|mem~26_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux7~1 .lut_mask = 16'h4400;
defparam \microc_|alu_|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneii_lcell_comb \microc_|alu_|Mux0~1 (
// Equation(s):
// \microc_|alu_|Mux0~1_combout  = (\microc_|memoria_|mem~42_combout  & ((\microc_|banco_|rd2[7]~6_combout  & ((\microc_|alu_|Mux7~0_combout ) # (\microc_|banco_|rd1[7]~6_combout ))) # (!\microc_|banco_|rd2[7]~6_combout  & (\microc_|alu_|Mux7~0_combout  & 
// \microc_|banco_|rd1[7]~6_combout )))) # (!\microc_|memoria_|mem~42_combout  & ((\microc_|alu_|Mux7~0_combout  $ (\microc_|banco_|rd1[7]~6_combout ))))

	.dataa(\microc_|banco_|rd2[7]~6_combout ),
	.datab(\microc_|memoria_|mem~42_combout ),
	.datac(\microc_|alu_|Mux7~0_combout ),
	.datad(\microc_|banco_|rd1[7]~6_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux0~1 .lut_mask = 16'hCBB0;
defparam \microc_|alu_|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
cycloneii_lcell_comb \microc_|alu_|Add0~52 (
// Equation(s):
// \microc_|alu_|Add0~52_combout  = (\microc_|banco_|regb~279_combout  & (!\microc_|banco_|Equal0~0_combout  & ((!\microc_|memoria_|mem~16_combout ) # (!\microc_|memoria_|mem~41_combout ))))

	.dataa(\microc_|memoria_|mem~41_combout ),
	.datab(\microc_|banco_|regb~279_combout ),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|banco_|Equal0~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~52 .lut_mask = 16'h004C;
defparam \microc_|alu_|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y11_N21
cycloneii_lcell_ff \microc_|banco_|regb~111 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~111_regout ));

// Location: LCCOMB_X39_Y13_N2
cycloneii_lcell_comb \microc_|banco_|regb~15feeder (
// Equation(s):
// \microc_|banco_|regb~15feeder_combout  = \microc_|mux3_|y[7]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[7]~38_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~15feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y13_N3
cycloneii_lcell_ff \microc_|banco_|regb~15 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~15feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~15_regout ));

// Location: LCCOMB_X36_Y11_N22
cycloneii_lcell_comb \microc_|banco_|regb~280 (
// Equation(s):
// \microc_|banco_|regb~280_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~79_regout ) # (\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~15_regout  & 
// ((!\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|banco_|regb~15_regout ),
	.datac(\microc_|banco_|regb~79_regout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~280_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~280 .lut_mask = 16'hAAE4;
defparam \microc_|banco_|regb~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneii_lcell_comb \microc_|banco_|regb~281 (
// Equation(s):
// \microc_|banco_|regb~281_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~280_combout  & ((\microc_|banco_|regb~111_regout ))) # (!\microc_|banco_|regb~280_combout  & (\microc_|banco_|regb~47_regout )))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~280_combout ))))

	.dataa(\microc_|banco_|regb~47_regout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~111_regout ),
	.datad(\microc_|banco_|regb~280_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~281_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~281 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N9
cycloneii_lcell_ff \microc_|banco_|regb~119 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~119_regout ));

// Location: LCFF_X38_Y10_N13
cycloneii_lcell_ff \microc_|banco_|regb~23 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~23_regout ));

// Location: LCCOMB_X38_Y10_N12
cycloneii_lcell_comb \microc_|banco_|regb~282 (
// Equation(s):
// \microc_|banco_|regb~282_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & ((\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~55_regout )) # 
// (!\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~23_regout )))))

	.dataa(\microc_|banco_|regb~55_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~23_regout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~282_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~282 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \microc_|banco_|regb~283 (
// Equation(s):
// \microc_|banco_|regb~283_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~282_combout  & ((\microc_|banco_|regb~119_regout ))) # (!\microc_|banco_|regb~282_combout  & (\microc_|banco_|regb~87_regout )))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~282_combout ))))

	.dataa(\microc_|banco_|regb~87_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~119_regout ),
	.datad(\microc_|banco_|regb~282_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~283_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~283 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N23
cycloneii_lcell_ff \microc_|banco_|regb~103 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~103_regout ));

// Location: LCCOMB_X38_Y9_N26
cycloneii_lcell_comb \microc_|banco_|regb~39feeder (
// Equation(s):
// \microc_|banco_|regb~39feeder_combout  = \microc_|mux3_|y[7]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[7]~38_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~39feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N27
cycloneii_lcell_ff \microc_|banco_|regb~39 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~39feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~39_regout ));

// Location: LCCOMB_X36_Y13_N18
cycloneii_lcell_comb \microc_|banco_|regb~284 (
// Equation(s):
// \microc_|banco_|regb~284_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~39_regout ) # (\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~7_regout  & 
// ((!\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|regb~7_regout ),
	.datab(\microc_|banco_|regb~39_regout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~284_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~284 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneii_lcell_comb \microc_|banco_|regb~285 (
// Equation(s):
// \microc_|banco_|regb~285_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~284_combout  & ((\microc_|banco_|regb~103_regout ))) # (!\microc_|banco_|regb~284_combout  & (\microc_|banco_|regb~71_regout )))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~284_combout ))))

	.dataa(\microc_|banco_|regb~71_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~103_regout ),
	.datad(\microc_|banco_|regb~284_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~285_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~285 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneii_lcell_comb \microc_|banco_|regb~286 (
// Equation(s):
// \microc_|banco_|regb~286_combout  = (\microc_|memoria_|mem~90_combout  & (\microc_|memoria_|mem~85_combout )) # (!\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~283_combout )) # 
// (!\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~285_combout )))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~283_combout ),
	.datad(\microc_|banco_|regb~285_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~286_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~286 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneii_lcell_comb \microc_|banco_|regb~289 (
// Equation(s):
// \microc_|banco_|regb~289_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~286_combout  & (\microc_|banco_|regb~288_combout )) # (!\microc_|banco_|regb~286_combout  & ((\microc_|banco_|regb~281_combout ))))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~286_combout ))))

	.dataa(\microc_|banco_|regb~288_combout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~281_combout ),
	.datad(\microc_|banco_|regb~286_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~289_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~289 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneii_lcell_comb \microc_|banco_|rd2[7]~6 (
// Equation(s):
// \microc_|banco_|rd2[7]~6_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~289_combout )

	.dataa(\microc_|banco_|Equal1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|banco_|regb~289_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[7]~6 .lut_mask = 16'h5500;
defparam \microc_|banco_|rd2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N0
cycloneii_lcell_comb \microc_|alu_|Add0~42 (
// Equation(s):
// \microc_|alu_|Add0~42_combout  = (\microc_|memoria_|mem~42_combout  & (\microc_|banco_|rd1[7]~6_combout )) # (!\microc_|memoria_|mem~42_combout  & ((\microc_|alu_|Mux7~0_combout  $ (!\microc_|banco_|rd2[7]~6_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|banco_|rd1[7]~6_combout ),
	.datac(\microc_|alu_|Mux7~0_combout ),
	.datad(\microc_|banco_|rd2[7]~6_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~42 .lut_mask = 16'hD88D;
defparam \microc_|alu_|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneii_lcell_comb \microc_|banco_|rd1[6]~5 (
// Equation(s):
// \microc_|banco_|rd1[6]~5_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~259_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~259_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[6]~5 .lut_mask = 16'h3300;
defparam \microc_|banco_|rd1[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneii_lcell_comb \microc_|alu_|Mux1~0 (
// Equation(s):
// \microc_|alu_|Mux1~0_combout  = (\microc_|banco_|rd1[6]~5_combout  & ((\microc_|memoria_|mem~42_combout  & ((\microc_|banco_|rd2[6]~5_combout ) # (\microc_|alu_|Mux7~0_combout ))) # (!\microc_|memoria_|mem~42_combout  & ((!\microc_|alu_|Mux7~0_combout 
// ))))) # (!\microc_|banco_|rd1[6]~5_combout  & (\microc_|alu_|Mux7~0_combout  & ((\microc_|banco_|rd2[6]~5_combout ) # (!\microc_|memoria_|mem~42_combout ))))

	.dataa(\microc_|banco_|rd2[6]~5_combout ),
	.datab(\microc_|banco_|rd1[6]~5_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|alu_|Mux7~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux1~0 .lut_mask = 16'hE38C;
defparam \microc_|alu_|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneii_lcell_comb \microc_|alu_|Add0~37 (
// Equation(s):
// \microc_|alu_|Add0~37_combout  = ((\microc_|alu_|Add0~50_combout  $ (\microc_|alu_|Add0~36_combout  $ (\microc_|alu_|Add0~34 )))) # (GND)
// \microc_|alu_|Add0~38  = CARRY((\microc_|alu_|Add0~50_combout  & ((!\microc_|alu_|Add0~34 ) # (!\microc_|alu_|Add0~36_combout ))) # (!\microc_|alu_|Add0~50_combout  & (!\microc_|alu_|Add0~36_combout  & !\microc_|alu_|Add0~34 )))

	.dataa(\microc_|alu_|Add0~50_combout ),
	.datab(\microc_|alu_|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~34 ),
	.combout(\microc_|alu_|Add0~37_combout ),
	.cout(\microc_|alu_|Add0~38 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~37 .lut_mask = 16'h962B;
defparam \microc_|alu_|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneii_lcell_comb \microc_|alu_|Add0~40 (
// Equation(s):
// \microc_|alu_|Add0~40_combout  = (\microc_|alu_|Add0~39_combout  & ((\microc_|alu_|Add0~51_combout  & (!\microc_|alu_|Add0~38 )) # (!\microc_|alu_|Add0~51_combout  & ((\microc_|alu_|Add0~38 ) # (GND))))) # (!\microc_|alu_|Add0~39_combout  & 
// ((\microc_|alu_|Add0~51_combout  & (\microc_|alu_|Add0~38  & VCC)) # (!\microc_|alu_|Add0~51_combout  & (!\microc_|alu_|Add0~38 ))))
// \microc_|alu_|Add0~41  = CARRY((\microc_|alu_|Add0~39_combout  & ((!\microc_|alu_|Add0~38 ) # (!\microc_|alu_|Add0~51_combout ))) # (!\microc_|alu_|Add0~39_combout  & (!\microc_|alu_|Add0~51_combout  & !\microc_|alu_|Add0~38 )))

	.dataa(\microc_|alu_|Add0~39_combout ),
	.datab(\microc_|alu_|Add0~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~38 ),
	.combout(\microc_|alu_|Add0~40_combout ),
	.cout(\microc_|alu_|Add0~41 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~40 .lut_mask = 16'h692B;
defparam \microc_|alu_|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneii_lcell_comb \microc_|alu_|Mux1~1 (
// Equation(s):
// \microc_|alu_|Mux1~1_combout  = (\microc_|alu_|Mux0~0_combout  & ((\microc_|alu_|Add0~40_combout ) # ((!\microc_|memoria_|mem~34_combout  & \microc_|alu_|Mux1~0_combout )))) # (!\microc_|alu_|Mux0~0_combout  & (!\microc_|memoria_|mem~34_combout  & 
// (\microc_|alu_|Mux1~0_combout )))

	.dataa(\microc_|alu_|Mux0~0_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Mux1~0_combout ),
	.datad(\microc_|alu_|Add0~40_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux1~1 .lut_mask = 16'hBA30;
defparam \microc_|alu_|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneii_lcell_comb \microc_|mux3_|y[6]~35 (
// Equation(s):
// \microc_|mux3_|y[6]~35_combout  = (\e4~combout [6] & ((\microc_|mux3_|y[7]~42_combout ) # ((\uc_|s_inm~0_combout  & \microc_|memoria_|mem~81_combout )))) # (!\e4~combout [6] & (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~81_combout )))

	.dataa(\e4~combout [6]),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|mux3_|y[7]~42_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[6]~35 .lut_mask = 16'hEAC0;
defparam \microc_|mux3_|y[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneii_lcell_comb \microc_|mux3_|y[6]~36 (
// Equation(s):
// \microc_|mux3_|y[6]~36_combout  = (\microc_|mux3_|y[6]~35_combout ) # ((\microc_|mux3_|y[0]~43_combout  & \microc_|alu_|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\microc_|mux3_|y[0]~43_combout ),
	.datac(\microc_|alu_|Mux1~1_combout ),
	.datad(\microc_|mux3_|y[6]~35_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[6]~36 .lut_mask = 16'hFFC0;
defparam \microc_|mux3_|y[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneii_lcell_comb \microc_|banco_|regb~126feeder (
// Equation(s):
// \microc_|banco_|regb~126feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~126feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N21
cycloneii_lcell_ff \microc_|banco_|regb~126 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~126feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~126_regout ));

// Location: LCFF_X37_Y10_N15
cycloneii_lcell_ff \microc_|banco_|regb~94 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~94_regout ));

// Location: LCCOMB_X39_Y10_N6
cycloneii_lcell_comb \microc_|banco_|regb~86feeder (
// Equation(s):
// \microc_|banco_|regb~86feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~86feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N7
cycloneii_lcell_ff \microc_|banco_|regb~86 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~86feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~86_regout ));

// Location: LCCOMB_X38_Y9_N10
cycloneii_lcell_comb \microc_|banco_|regb~250 (
// Equation(s):
// \microc_|banco_|regb~250_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~118_regout ) # ((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~86_regout  & 
// !\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|regb~118_regout ),
	.datab(\microc_|banco_|regb~86_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~250_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~250 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneii_lcell_comb \microc_|banco_|regb~251 (
// Equation(s):
// \microc_|banco_|regb~251_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~250_combout  & (\microc_|banco_|regb~126_regout )) # (!\microc_|banco_|regb~250_combout  & ((\microc_|banco_|regb~94_regout ))))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~250_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~126_regout ),
	.datac(\microc_|banco_|regb~94_regout ),
	.datad(\microc_|banco_|regb~250_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~251_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~251 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneii_lcell_comb \microc_|banco_|regb~38feeder (
// Equation(s):
// \microc_|banco_|regb~38feeder_combout  = \microc_|mux3_|y[6]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[6]~36_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~38feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N17
cycloneii_lcell_ff \microc_|banco_|regb~38 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~38feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~38_regout ));

// Location: LCFF_X38_Y13_N9
cycloneii_lcell_ff \microc_|banco_|regb~46 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~46_regout ));

// Location: LCFF_X37_Y11_N25
cycloneii_lcell_ff \microc_|banco_|regb~14 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~14_regout ));

// Location: LCCOMB_X37_Y11_N24
cycloneii_lcell_comb \microc_|banco_|regb~252 (
// Equation(s):
// \microc_|banco_|regb~252_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~14_regout ))) # 
// (!\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~6_regout ))))

	.dataa(\microc_|banco_|regb~6_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~14_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~252_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~252 .lut_mask = 16'hFC22;
defparam \microc_|banco_|regb~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N8
cycloneii_lcell_comb \microc_|banco_|regb~253 (
// Equation(s):
// \microc_|banco_|regb~253_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~252_combout  & ((\microc_|banco_|regb~46_regout ))) # (!\microc_|banco_|regb~252_combout  & (\microc_|banco_|regb~38_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~252_combout ))))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\microc_|banco_|regb~38_regout ),
	.datac(\microc_|banco_|regb~46_regout ),
	.datad(\microc_|banco_|regb~252_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~253_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~253 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y13_N23
cycloneii_lcell_ff \microc_|banco_|regb~54 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~54_regout ));

// Location: LCFF_X38_Y10_N29
cycloneii_lcell_ff \microc_|banco_|regb~22 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[6]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~22_regout ));

// Location: LCCOMB_X38_Y10_N28
cycloneii_lcell_comb \microc_|banco_|regb~254 (
// Equation(s):
// \microc_|banco_|regb~254_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~99_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~30_regout )) # 
// (!\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~22_regout )))))

	.dataa(\microc_|banco_|regb~30_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~22_regout ),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~254_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~254 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N22
cycloneii_lcell_comb \microc_|banco_|regb~255 (
// Equation(s):
// \microc_|banco_|regb~255_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~254_combout  & (\microc_|banco_|regb~62_regout )) # (!\microc_|banco_|regb~254_combout  & ((\microc_|banco_|regb~54_regout ))))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~254_combout ))))

	.dataa(\microc_|banco_|regb~62_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~54_regout ),
	.datad(\microc_|banco_|regb~254_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~255_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~255 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneii_lcell_comb \microc_|banco_|regb~256 (
// Equation(s):
// \microc_|banco_|regb~256_combout  = (\microc_|memoria_|mem~93_combout  & (\microc_|memoria_|mem~66_combout )) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~253_combout )) # 
// (!\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~255_combout )))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\microc_|banco_|regb~253_combout ),
	.datad(\microc_|banco_|regb~255_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~256_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~256 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneii_lcell_comb \microc_|banco_|regb~259 (
// Equation(s):
// \microc_|banco_|regb~259_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~256_combout  & (\microc_|banco_|regb~258_combout )) # (!\microc_|banco_|regb~256_combout  & ((\microc_|banco_|regb~251_combout ))))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~256_combout ))))

	.dataa(\microc_|banco_|regb~258_combout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~251_combout ),
	.datad(\microc_|banco_|regb~256_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~259_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~259 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneii_lcell_comb \microc_|alu_|Add0~51 (
// Equation(s):
// \microc_|alu_|Add0~51_combout  = (!\microc_|banco_|Equal0~0_combout  & (\microc_|banco_|regb~259_combout  & ((!\microc_|memoria_|mem~41_combout ) # (!\microc_|memoria_|mem~16_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~41_combout ),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~259_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~51 .lut_mask = 16'h0700;
defparam \microc_|alu_|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneii_lcell_comb \microc_|alu_|Add0~43 (
// Equation(s):
// \microc_|alu_|Add0~43_combout  = \microc_|alu_|Add0~52_combout  $ (\microc_|alu_|Add0~41  $ (\microc_|alu_|Add0~42_combout ))

	.dataa(vcc),
	.datab(\microc_|alu_|Add0~52_combout ),
	.datac(vcc),
	.datad(\microc_|alu_|Add0~42_combout ),
	.cin(\microc_|alu_|Add0~41 ),
	.combout(\microc_|alu_|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~43 .lut_mask = 16'hC33C;
defparam \microc_|alu_|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneii_lcell_comb \microc_|alu_|Mux0~2 (
// Equation(s):
// \microc_|alu_|Mux0~2_combout  = (\microc_|alu_|Mux0~0_combout  & ((\microc_|alu_|Add0~43_combout ) # ((!\microc_|memoria_|mem~34_combout  & \microc_|alu_|Mux0~1_combout )))) # (!\microc_|alu_|Mux0~0_combout  & (!\microc_|memoria_|mem~34_combout  & 
// (\microc_|alu_|Mux0~1_combout )))

	.dataa(\microc_|alu_|Mux0~0_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Mux0~1_combout ),
	.datad(\microc_|alu_|Add0~43_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux0~2 .lut_mask = 16'hBA30;
defparam \microc_|alu_|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[7]));
// synopsys translate_off
defparam \e4[7]~I .input_async_reset = "none";
defparam \e4[7]~I .input_power_up = "low";
defparam \e4[7]~I .input_register_mode = "none";
defparam \e4[7]~I .input_sync_reset = "none";
defparam \e4[7]~I .oe_async_reset = "none";
defparam \e4[7]~I .oe_power_up = "low";
defparam \e4[7]~I .oe_register_mode = "none";
defparam \e4[7]~I .oe_sync_reset = "none";
defparam \e4[7]~I .operation_mode = "input";
defparam \e4[7]~I .output_async_reset = "none";
defparam \e4[7]~I .output_power_up = "low";
defparam \e4[7]~I .output_register_mode = "none";
defparam \e4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneii_lcell_comb \microc_|mux3_|y[7]~37 (
// Equation(s):
// \microc_|mux3_|y[7]~37_combout  = (\microc_|memoria_|mem~78_combout  & ((\uc_|s_inm~0_combout ) # ((\e4~combout [7] & \microc_|mux3_|y[7]~42_combout )))) # (!\microc_|memoria_|mem~78_combout  & (((\e4~combout [7] & \microc_|mux3_|y[7]~42_combout ))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\e4~combout [7]),
	.datad(\microc_|mux3_|y[7]~42_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[7]~37 .lut_mask = 16'hF888;
defparam \microc_|mux3_|y[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneii_lcell_comb \microc_|mux3_|y[7]~38 (
// Equation(s):
// \microc_|mux3_|y[7]~38_combout  = (\microc_|mux3_|y[7]~37_combout ) # ((\microc_|mux3_|y[0]~43_combout  & \microc_|alu_|Mux0~2_combout ))

	.dataa(vcc),
	.datab(\microc_|mux3_|y[0]~43_combout ),
	.datac(\microc_|alu_|Mux0~2_combout ),
	.datad(\microc_|mux3_|y[7]~37_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[7]~38 .lut_mask = 16'hFFC0;
defparam \microc_|mux3_|y[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y11_N23
cycloneii_lcell_ff \microc_|banco_|regb~79 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~79_regout ));

// Location: LCFF_X37_Y10_N27
cycloneii_lcell_ff \microc_|banco_|regb~95 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~95_regout ));

// Location: LCFF_X37_Y10_N25
cycloneii_lcell_ff \microc_|banco_|regb~31 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~31_regout ));

// Location: LCCOMB_X37_Y10_N18
cycloneii_lcell_comb \microc_|banco_|regb~270 (
// Equation(s):
// \microc_|banco_|regb~270_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~95_regout ) # ((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~31_regout  & 
// !\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~95_regout ),
	.datac(\microc_|banco_|regb~31_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~270_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~270 .lut_mask = 16'hAAD8;
defparam \microc_|banco_|regb~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N16
cycloneii_lcell_comb \microc_|banco_|regb~271 (
// Equation(s):
// \microc_|banco_|regb~271_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~270_combout  & ((\microc_|banco_|regb~79_regout ))) # (!\microc_|banco_|regb~270_combout  & (\microc_|banco_|regb~15_regout )))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~270_combout ))))

	.dataa(\microc_|banco_|regb~15_regout ),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\microc_|banco_|regb~79_regout ),
	.datad(\microc_|banco_|regb~270_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~271_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~271 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y13_N23
cycloneii_lcell_ff \microc_|banco_|regb~87 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~87_regout ));

// Location: LCCOMB_X40_Y13_N22
cycloneii_lcell_comb \microc_|banco_|regb~274 (
// Equation(s):
// \microc_|banco_|regb~274_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~87_regout ) # (\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~23_regout  & 
// ((!\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~23_regout ),
	.datac(\microc_|banco_|regb~87_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~274_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~274 .lut_mask = 16'hAAE4;
defparam \microc_|banco_|regb~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y13_N25
cycloneii_lcell_ff \microc_|banco_|regb~71 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~71_regout ));

// Location: LCCOMB_X40_Y13_N24
cycloneii_lcell_comb \microc_|banco_|regb~275 (
// Equation(s):
// \microc_|banco_|regb~275_combout  = (\microc_|banco_|regb~274_combout  & (((\microc_|banco_|regb~71_regout ) # (!\microc_|memoria_|mem~66_combout )))) # (!\microc_|banco_|regb~274_combout  & (\microc_|banco_|regb~7_regout  & 
// ((\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|banco_|regb~7_regout ),
	.datab(\microc_|banco_|regb~274_combout ),
	.datac(\microc_|banco_|regb~71_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~275_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~275 .lut_mask = 16'hE2CC;
defparam \microc_|banco_|regb~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N23
cycloneii_lcell_ff \microc_|banco_|regb~55 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[7]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~55_regout ));

// Location: LCCOMB_X37_Y10_N12
cycloneii_lcell_comb \microc_|banco_|regb~272 (
// Equation(s):
// \microc_|banco_|regb~272_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~39_regout )) # 
// (!\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~55_regout )))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~39_regout ),
	.datac(\microc_|banco_|regb~55_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~272_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~272 .lut_mask = 16'hEE50;
defparam \microc_|banco_|regb~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N2
cycloneii_lcell_comb \microc_|banco_|regb~273 (
// Equation(s):
// \microc_|banco_|regb~273_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~272_combout  & ((\microc_|banco_|regb~103_regout ))) # (!\microc_|banco_|regb~272_combout  & (\microc_|banco_|regb~119_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~272_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~119_regout ),
	.datac(\microc_|banco_|regb~103_regout ),
	.datad(\microc_|banco_|regb~272_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~273_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~273 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N10
cycloneii_lcell_comb \microc_|banco_|regb~276 (
// Equation(s):
// \microc_|banco_|regb~276_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~99_combout ) # ((\microc_|banco_|regb~273_combout )))) # (!\microc_|memoria_|mem~96_combout  & (!\microc_|memoria_|mem~99_combout  & 
// (\microc_|banco_|regb~275_combout )))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|banco_|regb~275_combout ),
	.datad(\microc_|banco_|regb~273_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~276_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~276 .lut_mask = 16'hBA98;
defparam \microc_|banco_|regb~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
cycloneii_lcell_comb \microc_|banco_|regb~279 (
// Equation(s):
// \microc_|banco_|regb~279_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~276_combout  & (\microc_|banco_|regb~278_combout )) # (!\microc_|banco_|regb~276_combout  & ((\microc_|banco_|regb~271_combout ))))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~276_combout ))))

	.dataa(\microc_|banco_|regb~278_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|banco_|regb~271_combout ),
	.datad(\microc_|banco_|regb~276_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~279_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~279 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N30
cycloneii_lcell_comb \microc_|banco_|rd1[7]~6 (
// Equation(s):
// \microc_|banco_|rd1[7]~6_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~279_combout )

	.dataa(\microc_|banco_|Equal0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|banco_|regb~279_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[7]~6 .lut_mask = 16'h5500;
defparam \microc_|banco_|rd1[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N10
cycloneii_lcell_comb \microc_|banco_|rd1[5]~4 (
// Equation(s):
// \microc_|banco_|rd1[5]~4_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~239_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~239_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[5]~4 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneii_lcell_comb \microc_|alu_|LessThan0~1 (
// Equation(s):
// \microc_|alu_|LessThan0~1_cout  = CARRY((\microc_|banco_|rd1[0]~2_combout  & !\microc_|banco_|rd2[0]~2_combout ))

	.dataa(\microc_|banco_|rd1[0]~2_combout ),
	.datab(\microc_|banco_|rd2[0]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\microc_|alu_|LessThan0~1_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~1 .lut_mask = 16'h0022;
defparam \microc_|alu_|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneii_lcell_comb \microc_|alu_|LessThan0~3 (
// Equation(s):
// \microc_|alu_|LessThan0~3_cout  = CARRY((\microc_|banco_|rd1[1]~1_combout  & (\microc_|banco_|rd2[1]~1_combout  & !\microc_|alu_|LessThan0~1_cout )) # (!\microc_|banco_|rd1[1]~1_combout  & ((\microc_|banco_|rd2[1]~1_combout ) # 
// (!\microc_|alu_|LessThan0~1_cout ))))

	.dataa(\microc_|banco_|rd1[1]~1_combout ),
	.datab(\microc_|banco_|rd2[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~1_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~3_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~3 .lut_mask = 16'h004D;
defparam \microc_|alu_|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneii_lcell_comb \microc_|alu_|LessThan0~5 (
// Equation(s):
// \microc_|alu_|LessThan0~5_cout  = CARRY((\microc_|banco_|rd1[2]~0_combout  & ((!\microc_|alu_|LessThan0~3_cout ) # (!\microc_|banco_|rd2[2]~0_combout ))) # (!\microc_|banco_|rd1[2]~0_combout  & (!\microc_|banco_|rd2[2]~0_combout  & 
// !\microc_|alu_|LessThan0~3_cout )))

	.dataa(\microc_|banco_|rd1[2]~0_combout ),
	.datab(\microc_|banco_|rd2[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~3_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~5_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~5 .lut_mask = 16'h002B;
defparam \microc_|alu_|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneii_lcell_comb \microc_|alu_|LessThan0~7 (
// Equation(s):
// \microc_|alu_|LessThan0~7_cout  = CARRY((\microc_|banco_|rd2[3]~7_combout  & ((!\microc_|alu_|LessThan0~5_cout ) # (!\microc_|banco_|rd1[3]~7_combout ))) # (!\microc_|banco_|rd2[3]~7_combout  & (!\microc_|banco_|rd1[3]~7_combout  & 
// !\microc_|alu_|LessThan0~5_cout )))

	.dataa(\microc_|banco_|rd2[3]~7_combout ),
	.datab(\microc_|banco_|rd1[3]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~5_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~7_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~7 .lut_mask = 16'h002B;
defparam \microc_|alu_|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneii_lcell_comb \microc_|alu_|LessThan0~9 (
// Equation(s):
// \microc_|alu_|LessThan0~9_cout  = CARRY((\microc_|banco_|rd1[4]~3_combout  & ((!\microc_|alu_|LessThan0~7_cout ) # (!\microc_|banco_|rd2[4]~3_combout ))) # (!\microc_|banco_|rd1[4]~3_combout  & (!\microc_|banco_|rd2[4]~3_combout  & 
// !\microc_|alu_|LessThan0~7_cout )))

	.dataa(\microc_|banco_|rd1[4]~3_combout ),
	.datab(\microc_|banco_|rd2[4]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~7_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~9_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~9 .lut_mask = 16'h002B;
defparam \microc_|alu_|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneii_lcell_comb \microc_|alu_|LessThan0~11 (
// Equation(s):
// \microc_|alu_|LessThan0~11_cout  = CARRY((\microc_|banco_|rd2[5]~4_combout  & ((!\microc_|alu_|LessThan0~9_cout ) # (!\microc_|banco_|rd1[5]~4_combout ))) # (!\microc_|banco_|rd2[5]~4_combout  & (!\microc_|banco_|rd1[5]~4_combout  & 
// !\microc_|alu_|LessThan0~9_cout )))

	.dataa(\microc_|banco_|rd2[5]~4_combout ),
	.datab(\microc_|banco_|rd1[5]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~9_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~11_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~11 .lut_mask = 16'h002B;
defparam \microc_|alu_|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneii_lcell_comb \microc_|alu_|LessThan0~13 (
// Equation(s):
// \microc_|alu_|LessThan0~13_cout  = CARRY((\microc_|banco_|rd2[6]~5_combout  & (\microc_|banco_|rd1[6]~5_combout  & !\microc_|alu_|LessThan0~11_cout )) # (!\microc_|banco_|rd2[6]~5_combout  & ((\microc_|banco_|rd1[6]~5_combout ) # 
// (!\microc_|alu_|LessThan0~11_cout ))))

	.dataa(\microc_|banco_|rd2[6]~5_combout ),
	.datab(\microc_|banco_|rd1[6]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|LessThan0~11_cout ),
	.combout(),
	.cout(\microc_|alu_|LessThan0~13_cout ));
// synopsys translate_off
defparam \microc_|alu_|LessThan0~13 .lut_mask = 16'h004D;
defparam \microc_|alu_|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneii_lcell_comb \microc_|alu_|LessThan0~14 (
// Equation(s):
// \microc_|alu_|LessThan0~14_combout  = (\microc_|banco_|rd2[7]~6_combout  & (\microc_|alu_|LessThan0~13_cout  & \microc_|banco_|rd1[7]~6_combout )) # (!\microc_|banco_|rd2[7]~6_combout  & ((\microc_|alu_|LessThan0~13_cout ) # 
// (\microc_|banco_|rd1[7]~6_combout )))

	.dataa(\microc_|banco_|rd2[7]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|banco_|rd1[7]~6_combout ),
	.cin(\microc_|alu_|LessThan0~13_cout ),
	.combout(\microc_|alu_|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|LessThan0~14 .lut_mask = 16'hF550;
defparam \microc_|alu_|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneii_lcell_comb \microc_|alu_|Mux7~2 (
// Equation(s):
// \microc_|alu_|Mux7~2_combout  = (\microc_|memoria_|mem~34_combout  & ((\microc_|alu_|Mux7~1_combout  & ((\microc_|alu_|LessThan0~14_combout ))) # (!\microc_|alu_|Mux7~1_combout  & (\microc_|alu_|Add0~22_combout ))))

	.dataa(\microc_|alu_|Add0~22_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Mux7~1_combout ),
	.datad(\microc_|alu_|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux7~2 .lut_mask = 16'hC808;
defparam \microc_|alu_|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneii_lcell_comb \microc_|mux3_|y[0]~23 (
// Equation(s):
// \microc_|mux3_|y[0]~23_combout  = (\microc_|mux3_|y[0]~43_combout  & ((\microc_|alu_|Mux7~2_combout ) # ((!\microc_|memoria_|mem~34_combout  & \microc_|alu_|Mux7~3_combout ))))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|alu_|Mux7~3_combout ),
	.datac(\microc_|mux3_|y[0]~43_combout ),
	.datad(\microc_|alu_|Mux7~2_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~23 .lut_mask = 16'hF040;
defparam \microc_|mux3_|y[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
cycloneii_lcell_comb \microc_|mux3_|y[0]~27 (
// Equation(s):
// \microc_|mux3_|y[0]~27_combout  = (\microc_|mux3_|y[0]~24_combout ) # ((\microc_|mux3_|y[0]~23_combout ) # ((\microc_|mux3_|y[0]~26_combout  & \uc_|s_es~0_combout )))

	.dataa(\microc_|mux3_|y[0]~24_combout ),
	.datab(\microc_|mux3_|y[0]~26_combout ),
	.datac(\uc_|s_es~0_combout ),
	.datad(\microc_|mux3_|y[0]~23_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[0]~27 .lut_mask = 16'hFFEA;
defparam \microc_|mux3_|y[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y10_N21
cycloneii_lcell_ff \microc_|banco_|regb~80 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~80_regout ));

// Location: LCFF_X39_Y11_N21
cycloneii_lcell_ff \microc_|banco_|regb~72 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~72_regout ));

// Location: LCCOMB_X38_Y11_N22
cycloneii_lcell_comb \microc_|banco_|regb~64feeder (
// Equation(s):
// \microc_|banco_|regb~64feeder_combout  = \microc_|mux3_|y[0]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[0]~27_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~64feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N23
cycloneii_lcell_ff \microc_|banco_|regb~64 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~64feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~64_regout ));

// Location: LCCOMB_X38_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~178 (
// Equation(s):
// \microc_|banco_|regb~178_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~72_regout ) # ((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~64_regout  & 
// !\microc_|memoria_|mem~85_combout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|banco_|regb~72_regout ),
	.datac(\microc_|banco_|regb~64_regout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~178_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~178 .lut_mask = 16'hAAD8;
defparam \microc_|banco_|regb~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneii_lcell_comb \microc_|banco_|regb~179 (
// Equation(s):
// \microc_|banco_|regb~179_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~178_combout  & (\microc_|banco_|regb~88_regout )) # (!\microc_|banco_|regb~178_combout  & ((\microc_|banco_|regb~80_regout ))))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~178_combout ))))

	.dataa(\microc_|banco_|regb~88_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~80_regout ),
	.datad(\microc_|banco_|regb~178_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~179_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~179 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N5
cycloneii_lcell_ff \microc_|banco_|regb~120 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~120_regout ));

// Location: LCFF_X40_Y10_N11
cycloneii_lcell_ff \microc_|banco_|regb~112 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~112_regout ));

// Location: LCCOMB_X36_Y11_N18
cycloneii_lcell_comb \microc_|banco_|regb~185 (
// Equation(s):
// \microc_|banco_|regb~185_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~112_regout ) # (\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~96_regout  & 
// ((!\microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|regb~96_regout ),
	.datab(\microc_|banco_|regb~112_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~185_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~185 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneii_lcell_comb \microc_|banco_|regb~186 (
// Equation(s):
// \microc_|banco_|regb~186_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~185_combout  & ((\microc_|banco_|regb~120_regout ))) # (!\microc_|banco_|regb~185_combout  & (\microc_|banco_|regb~104_regout )))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~185_combout ))))

	.dataa(\microc_|banco_|regb~104_regout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~120_regout ),
	.datad(\microc_|banco_|regb~185_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~186_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~186 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N17
cycloneii_lcell_ff \microc_|banco_|regb~40 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~40_regout ));

// Location: LCFF_X38_Y10_N1
cycloneii_lcell_ff \microc_|banco_|regb~48 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~48_regout ));

// Location: LCCOMB_X37_Y12_N8
cycloneii_lcell_comb \microc_|banco_|regb~180 (
// Equation(s):
// \microc_|banco_|regb~180_combout  = (\microc_|memoria_|mem~90_combout  & (((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~48_regout ))) # 
// (!\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~32_regout ))))

	.dataa(\microc_|banco_|regb~32_regout ),
	.datab(\microc_|banco_|regb~48_regout ),
	.datac(\microc_|memoria_|mem~90_combout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~180_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~180 .lut_mask = 16'hFC0A;
defparam \microc_|banco_|regb~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N16
cycloneii_lcell_comb \microc_|banco_|regb~181 (
// Equation(s):
// \microc_|banco_|regb~181_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~180_combout  & (\microc_|banco_|regb~56_regout )) # (!\microc_|banco_|regb~180_combout  & ((\microc_|banco_|regb~40_regout ))))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~180_combout ))))

	.dataa(\microc_|banco_|regb~56_regout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~40_regout ),
	.datad(\microc_|banco_|regb~180_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~181_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~181 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N7
cycloneii_lcell_ff \microc_|banco_|regb~16 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~16_regout ));

// Location: LCFF_X39_Y15_N29
cycloneii_lcell_ff \microc_|banco_|regb~24 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~24_regout ));

// Location: LCFF_X38_Y12_N3
cycloneii_lcell_ff \microc_|banco_|regb~0 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~0_regout ));

// Location: LCCOMB_X38_Y12_N2
cycloneii_lcell_comb \microc_|banco_|regb~182 (
// Equation(s):
// \microc_|banco_|regb~182_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~8_regout )) # 
// (!\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~0_regout )))))

	.dataa(\microc_|banco_|regb~8_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~0_regout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~182_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~182 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneii_lcell_comb \microc_|banco_|regb~183 (
// Equation(s):
// \microc_|banco_|regb~183_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~182_combout  & ((\microc_|banco_|regb~24_regout ))) # (!\microc_|banco_|regb~182_combout  & (\microc_|banco_|regb~16_regout )))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~182_combout ))))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\microc_|banco_|regb~16_regout ),
	.datac(\microc_|banco_|regb~24_regout ),
	.datad(\microc_|banco_|regb~182_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~183_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~183 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneii_lcell_comb \microc_|banco_|regb~184 (
// Equation(s):
// \microc_|banco_|regb~184_combout  = (\microc_|memoria_|mem~78_combout  & (\microc_|memoria_|mem~81_combout )) # (!\microc_|memoria_|mem~78_combout  & ((\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~181_combout )) # 
// (!\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~183_combout )))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~181_combout ),
	.datad(\microc_|banco_|regb~183_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~184_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~184 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneii_lcell_comb \microc_|banco_|regb~187 (
// Equation(s):
// \microc_|banco_|regb~187_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~184_combout  & ((\microc_|banco_|regb~186_combout ))) # (!\microc_|banco_|regb~184_combout  & (\microc_|banco_|regb~179_combout )))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~184_combout ))))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\microc_|banco_|regb~179_combout ),
	.datac(\microc_|banco_|regb~186_combout ),
	.datad(\microc_|banco_|regb~184_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~187_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~187 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneii_lcell_comb \microc_|banco_|rd2[0]~2 (
// Equation(s):
// \microc_|banco_|rd2[0]~2_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~187_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|Equal1~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~187_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[0]~2 .lut_mask = 16'h3300;
defparam \microc_|banco_|rd2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneii_lcell_comb \microc_|banco_|regb~175 (
// Equation(s):
// \microc_|banco_|regb~175_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~72_regout ) # (\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~8_regout  & 
// ((!\microc_|memoria_|mem~96_combout ))))

	.dataa(\microc_|banco_|regb~8_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~72_regout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~175_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~175 .lut_mask = 16'hCCE2;
defparam \microc_|banco_|regb~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N18
cycloneii_lcell_comb \microc_|banco_|regb~176 (
// Equation(s):
// \microc_|banco_|regb~176_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~175_combout  & (\microc_|banco_|regb~104_regout )) # (!\microc_|banco_|regb~175_combout  & ((\microc_|banco_|regb~40_regout ))))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~175_combout ))))

	.dataa(\microc_|banco_|regb~104_regout ),
	.datab(\microc_|banco_|regb~40_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~175_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~176_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~176 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N26
cycloneii_lcell_comb \microc_|banco_|regb~32feeder (
// Equation(s):
// \microc_|banco_|regb~32feeder_combout  = \microc_|mux3_|y[0]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[0]~27_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~32feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N27
cycloneii_lcell_ff \microc_|banco_|regb~32 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~32feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~32_regout ));

// Location: LCCOMB_X37_Y12_N16
cycloneii_lcell_comb \microc_|banco_|regb~170 (
// Equation(s):
// \microc_|banco_|regb~170_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~32_regout ))) # 
// (!\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~0_regout ))))

	.dataa(\microc_|banco_|regb~0_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~32_regout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~170_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~170 .lut_mask = 16'hFC22;
defparam \microc_|banco_|regb~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N24
cycloneii_lcell_comb \microc_|banco_|regb~96feeder (
// Equation(s):
// \microc_|banco_|regb~96feeder_combout  = \microc_|mux3_|y[0]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[0]~27_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~96feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N25
cycloneii_lcell_ff \microc_|banco_|regb~96 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~96feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~96_regout ));

// Location: LCCOMB_X37_Y12_N22
cycloneii_lcell_comb \microc_|banco_|regb~171 (
// Equation(s):
// \microc_|banco_|regb~171_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~170_combout  & ((\microc_|banco_|regb~96_regout ))) # (!\microc_|banco_|regb~170_combout  & (\microc_|banco_|regb~64_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~170_combout ))))

	.dataa(\microc_|banco_|regb~64_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~170_combout ),
	.datad(\microc_|banco_|regb~96_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~171_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~171 .lut_mask = 16'hF838;
defparam \microc_|banco_|regb~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N16
cycloneii_lcell_comb \microc_|banco_|regb~174 (
// Equation(s):
// \microc_|banco_|regb~174_combout  = (\microc_|memoria_|mem~66_combout  & (((\microc_|memoria_|mem~99_combout ) # (\microc_|banco_|regb~171_combout )))) # (!\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~173_combout  & 
// (!\microc_|memoria_|mem~99_combout )))

	.dataa(\microc_|banco_|regb~173_combout ),
	.datab(\microc_|memoria_|mem~66_combout ),
	.datac(\microc_|memoria_|mem~99_combout ),
	.datad(\microc_|banco_|regb~171_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~174_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~174 .lut_mask = 16'hCEC2;
defparam \microc_|banco_|regb~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y15_N31
cycloneii_lcell_ff \microc_|banco_|regb~88 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[0]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~88_regout ));

// Location: LCCOMB_X40_Y12_N2
cycloneii_lcell_comb \microc_|banco_|regb~168 (
// Equation(s):
// \microc_|banco_|regb~168_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~88_regout ) # ((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~93_combout  & (((!\microc_|memoria_|mem~96_combout  & 
// \microc_|banco_|regb~24_regout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~88_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~24_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~168_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~168 .lut_mask = 16'hADA8;
defparam \microc_|banco_|regb~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N6
cycloneii_lcell_comb \microc_|banco_|regb~169 (
// Equation(s):
// \microc_|banco_|regb~169_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~168_combout  & ((\microc_|banco_|regb~120_regout ))) # (!\microc_|banco_|regb~168_combout  & (\microc_|banco_|regb~56_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~168_combout ))))

	.dataa(\microc_|banco_|regb~56_regout ),
	.datab(\microc_|banco_|regb~120_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~168_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~169_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~169 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N12
cycloneii_lcell_comb \microc_|banco_|regb~177 (
// Equation(s):
// \microc_|banco_|regb~177_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~174_combout  & (\microc_|banco_|regb~176_combout )) # (!\microc_|banco_|regb~174_combout  & ((\microc_|banco_|regb~169_combout ))))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~174_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~176_combout ),
	.datac(\microc_|banco_|regb~174_combout ),
	.datad(\microc_|banco_|regb~169_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~177_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~177 .lut_mask = 16'hDAD0;
defparam \microc_|banco_|regb~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N2
cycloneii_lcell_comb \microc_|banco_|rd1[0]~2 (
// Equation(s):
// \microc_|banco_|rd1[0]~2_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~177_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~177_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[0]~2 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneii_lcell_comb \microc_|alu_|Add0~19 (
// Equation(s):
// \microc_|alu_|Add0~19_combout  = (\microc_|memoria_|mem~42_combout  & (((\microc_|banco_|rd1[0]~2_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ ((!\microc_|banco_|rd2[0]~2_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|banco_|rd2[0]~2_combout ),
	.datad(\microc_|banco_|rd1[0]~2_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~19 .lut_mask = 16'hEB41;
defparam \microc_|alu_|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneii_lcell_comb \microc_|alu_|Add0~21 (
// Equation(s):
// \microc_|alu_|Add0~21_cout  = CARRY((\microc_|memoria_|mem~16_combout  & !\microc_|memoria_|mem~26_combout ))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\microc_|alu_|Add0~21_cout ));
// synopsys translate_off
defparam \microc_|alu_|Add0~21 .lut_mask = 16'h0022;
defparam \microc_|alu_|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneii_lcell_comb \microc_|alu_|Add0~24 (
// Equation(s):
// \microc_|alu_|Add0~24_combout  = ((\microc_|alu_|Add0~46_combout  $ (\microc_|alu_|Add0~18_combout  $ (\microc_|alu_|Add0~23 )))) # (GND)
// \microc_|alu_|Add0~25  = CARRY((\microc_|alu_|Add0~46_combout  & ((!\microc_|alu_|Add0~23 ) # (!\microc_|alu_|Add0~18_combout ))) # (!\microc_|alu_|Add0~46_combout  & (!\microc_|alu_|Add0~18_combout  & !\microc_|alu_|Add0~23 )))

	.dataa(\microc_|alu_|Add0~46_combout ),
	.datab(\microc_|alu_|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~23 ),
	.combout(\microc_|alu_|Add0~24_combout ),
	.cout(\microc_|alu_|Add0~25 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~24 .lut_mask = 16'h962B;
defparam \microc_|alu_|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y12_N13
cycloneii_lcell_ff \microc_|banco_|regb~121 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~121_regout ));

// Location: LCFF_X39_Y15_N15
cycloneii_lcell_ff \microc_|banco_|regb~25 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~25_regout ));

// Location: LCCOMB_X39_Y15_N0
cycloneii_lcell_comb \microc_|banco_|regb~150 (
// Equation(s):
// \microc_|banco_|regb~150_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~93_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~89_regout )) # 
// (!\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~25_regout )))))

	.dataa(\microc_|banco_|regb~89_regout ),
	.datab(\microc_|banco_|regb~25_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~150_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~150 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N12
cycloneii_lcell_comb \microc_|banco_|regb~151 (
// Equation(s):
// \microc_|banco_|regb~151_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~150_combout  & ((\microc_|banco_|regb~121_regout ))) # (!\microc_|banco_|regb~150_combout  & (\microc_|banco_|regb~57_regout )))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~150_combout ))))

	.dataa(\microc_|banco_|regb~57_regout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~121_regout ),
	.datad(\microc_|banco_|regb~150_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~151_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~151 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
cycloneii_lcell_comb \microc_|banco_|regb~154 (
// Equation(s):
// \microc_|banco_|regb~154_combout  = (\microc_|memoria_|mem~99_combout  & (((\microc_|memoria_|mem~66_combout ) # (\microc_|banco_|regb~151_combout )))) # (!\microc_|memoria_|mem~99_combout  & (\microc_|banco_|regb~153_combout  & 
// (!\microc_|memoria_|mem~66_combout )))

	.dataa(\microc_|banco_|regb~153_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|banco_|regb~151_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~154_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~154 .lut_mask = 16'hCEC2;
defparam \microc_|banco_|regb~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N27
cycloneii_lcell_ff \microc_|banco_|regb~97 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~97_regout ));

// Location: LCFF_X37_Y12_N13
cycloneii_lcell_ff \microc_|banco_|regb~33 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~33_regout ));

// Location: LCCOMB_X37_Y12_N12
cycloneii_lcell_comb \microc_|banco_|regb~148 (
// Equation(s):
// \microc_|banco_|regb~148_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|memoria_|mem~96_combout )))) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~33_regout ))) # 
// (!\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~1_regout ))))

	.dataa(\microc_|banco_|regb~1_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~33_regout ),
	.datad(\microc_|memoria_|mem~96_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~148_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~148 .lut_mask = 16'hFC22;
defparam \microc_|banco_|regb~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N16
cycloneii_lcell_comb \microc_|banco_|regb~149 (
// Equation(s):
// \microc_|banco_|regb~149_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~148_combout  & ((\microc_|banco_|regb~97_regout ))) # (!\microc_|banco_|regb~148_combout  & (\microc_|banco_|regb~65_regout )))) # 
// (!\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~148_combout ))))

	.dataa(\microc_|banco_|regb~65_regout ),
	.datab(\microc_|banco_|regb~97_regout ),
	.datac(\microc_|memoria_|mem~93_combout ),
	.datad(\microc_|banco_|regb~148_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~149_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~149 .lut_mask = 16'hCFA0;
defparam \microc_|banco_|regb~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N26
cycloneii_lcell_comb \microc_|banco_|regb~41feeder (
// Equation(s):
// \microc_|banco_|regb~41feeder_combout  = \microc_|mux3_|y[1]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[1]~22_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~41feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N27
cycloneii_lcell_ff \microc_|banco_|regb~41 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~41feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~41_regout ));

// Location: LCFF_X38_Y12_N5
cycloneii_lcell_ff \microc_|banco_|regb~9 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~9_regout ));

// Location: LCFF_X39_Y11_N11
cycloneii_lcell_ff \microc_|banco_|regb~73 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~73_regout ));

// Location: LCCOMB_X39_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~155 (
// Equation(s):
// \microc_|banco_|regb~155_combout  = (\microc_|memoria_|mem~96_combout  & (((\microc_|memoria_|mem~93_combout )))) # (!\microc_|memoria_|mem~96_combout  & ((\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~73_regout ))) # 
// (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~9_regout ))))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\microc_|banco_|regb~9_regout ),
	.datac(\microc_|banco_|regb~73_regout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~155_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~155 .lut_mask = 16'hFA44;
defparam \microc_|banco_|regb~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N28
cycloneii_lcell_comb \microc_|banco_|regb~156 (
// Equation(s):
// \microc_|banco_|regb~156_combout  = (\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~155_combout  & (\microc_|banco_|regb~105_regout )) # (!\microc_|banco_|regb~155_combout  & ((\microc_|banco_|regb~41_regout ))))) # 
// (!\microc_|memoria_|mem~96_combout  & (((\microc_|banco_|regb~155_combout ))))

	.dataa(\microc_|banco_|regb~105_regout ),
	.datab(\microc_|banco_|regb~41_regout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|banco_|regb~155_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~156_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~156 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
cycloneii_lcell_comb \microc_|banco_|regb~157 (
// Equation(s):
// \microc_|banco_|regb~157_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~154_combout  & ((\microc_|banco_|regb~156_combout ))) # (!\microc_|banco_|regb~154_combout  & (\microc_|banco_|regb~149_combout )))) # 
// (!\microc_|memoria_|mem~66_combout  & (\microc_|banco_|regb~154_combout ))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|banco_|regb~154_combout ),
	.datac(\microc_|banco_|regb~149_combout ),
	.datad(\microc_|banco_|regb~156_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~157_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~157 .lut_mask = 16'hEC64;
defparam \microc_|banco_|regb~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneii_lcell_comb \microc_|banco_|rd1[1]~1 (
// Equation(s):
// \microc_|banco_|rd1[1]~1_combout  = (!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~157_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal0~0_combout ),
	.datad(\microc_|banco_|regb~157_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd1[1]~1 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneii_lcell_comb \microc_|alu_|Mux6~0 (
// Equation(s):
// \microc_|alu_|Mux6~0_combout  = (\microc_|alu_|Mux7~0_combout  & ((\microc_|memoria_|mem~42_combout  & ((\microc_|banco_|rd2[1]~1_combout ) # (\microc_|banco_|rd1[1]~1_combout ))) # (!\microc_|memoria_|mem~42_combout  & ((!\microc_|banco_|rd1[1]~1_combout 
// ))))) # (!\microc_|alu_|Mux7~0_combout  & (\microc_|banco_|rd1[1]~1_combout  & ((\microc_|banco_|rd2[1]~1_combout ) # (!\microc_|memoria_|mem~42_combout ))))

	.dataa(\microc_|banco_|rd2[1]~1_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|banco_|rd1[1]~1_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux6~0 .lut_mask = 16'hE38C;
defparam \microc_|alu_|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneii_lcell_comb \microc_|alu_|Mux6~1 (
// Equation(s):
// \microc_|alu_|Mux6~1_combout  = (\microc_|alu_|Mux0~0_combout  & ((\microc_|alu_|Add0~24_combout ) # ((!\microc_|memoria_|mem~34_combout  & \microc_|alu_|Mux6~0_combout )))) # (!\microc_|alu_|Mux0~0_combout  & (!\microc_|memoria_|mem~34_combout  & 
// ((\microc_|alu_|Mux6~0_combout ))))

	.dataa(\microc_|alu_|Mux0~0_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Add0~24_combout ),
	.datad(\microc_|alu_|Mux6~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux6~1 .lut_mask = 16'hB3A0;
defparam \microc_|alu_|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneii_lcell_comb \microc_|mux3_|y[1]~19 (
// Equation(s):
// \microc_|mux3_|y[1]~19_combout  = (!\uc_|s_es~0_combout  & ((\uc_|s_inm~0_combout  & (!\microc_|memoria_|mem~66_combout )) # (!\uc_|s_inm~0_combout  & ((\microc_|alu_|Mux6~1_combout )))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|alu_|Mux6~1_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[1]~19 .lut_mask = 16'h0074;
defparam \microc_|mux3_|y[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneii_lcell_comb \microc_|mux3_|y[1]~22 (
// Equation(s):
// \microc_|mux3_|y[1]~22_combout  = (\microc_|mux3_|y[1]~19_combout ) # ((\microc_|mux3_|y[1]~21_combout  & \uc_|s_es~0_combout ))

	.dataa(\microc_|mux3_|y[1]~21_combout ),
	.datab(\uc_|s_es~0_combout ),
	.datac(vcc),
	.datad(\microc_|mux3_|y[1]~19_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[1]~22 .lut_mask = 16'hFF88;
defparam \microc_|mux3_|y[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N5
cycloneii_lcell_ff \microc_|banco_|regb~105 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~105_regout ));

// Location: LCCOMB_X39_Y11_N18
cycloneii_lcell_comb \microc_|banco_|regb~160 (
// Equation(s):
// \microc_|banco_|regb~160_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~41_regout ) # ((\microc_|memoria_|mem~78_combout )))) # (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~9_regout  & 
// !\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|regb~41_regout ),
	.datab(\microc_|banco_|regb~9_regout ),
	.datac(\microc_|memoria_|mem~81_combout ),
	.datad(\microc_|memoria_|mem~78_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~160_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~160 .lut_mask = 16'hF0AC;
defparam \microc_|banco_|regb~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N4
cycloneii_lcell_comb \microc_|banco_|regb~161 (
// Equation(s):
// \microc_|banco_|regb~161_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~160_combout  & ((\microc_|banco_|regb~105_regout ))) # (!\microc_|banco_|regb~160_combout  & (\microc_|banco_|regb~73_regout )))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~160_combout ))))

	.dataa(\microc_|banco_|regb~73_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~105_regout ),
	.datad(\microc_|banco_|regb~160_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~161_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~161 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneii_lcell_comb \microc_|banco_|regb~65feeder (
// Equation(s):
// \microc_|banco_|regb~65feeder_combout  = \microc_|mux3_|y[1]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[1]~22_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~65feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y11_N13
cycloneii_lcell_ff \microc_|banco_|regb~65 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~65feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~65_regout ));

// Location: LCCOMB_X37_Y11_N10
cycloneii_lcell_comb \microc_|banco_|regb~162 (
// Equation(s):
// \microc_|banco_|regb~162_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~65_regout ) # (\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~1_regout  & 
// ((!\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~1_regout ),
	.datab(\microc_|banco_|regb~65_regout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~162_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~162 .lut_mask = 16'hF0CA;
defparam \microc_|banco_|regb~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneii_lcell_comb \microc_|banco_|regb~163 (
// Equation(s):
// \microc_|banco_|regb~163_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~162_combout  & ((\microc_|banco_|regb~97_regout ))) # (!\microc_|banco_|regb~162_combout  & (\microc_|banco_|regb~33_regout )))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~162_combout ))))

	.dataa(\microc_|banco_|regb~33_regout ),
	.datab(\microc_|memoria_|mem~81_combout ),
	.datac(\microc_|banco_|regb~97_regout ),
	.datad(\microc_|banco_|regb~162_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~163_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~163 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneii_lcell_comb \microc_|banco_|regb~164 (
// Equation(s):
// \microc_|banco_|regb~164_combout  = (\microc_|memoria_|mem~85_combout  & (\microc_|memoria_|mem~90_combout )) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~161_combout )) # 
// (!\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~163_combout )))))

	.dataa(\microc_|memoria_|mem~85_combout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~161_combout ),
	.datad(\microc_|banco_|regb~163_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~164_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~164 .lut_mask = 16'hD9C8;
defparam \microc_|banco_|regb~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N25
cycloneii_lcell_ff \microc_|banco_|regb~49 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~49_regout ));

// Location: LCFF_X39_Y10_N11
cycloneii_lcell_ff \microc_|banco_|regb~81 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[1]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~81_regout ));

// Location: LCCOMB_X39_Y10_N10
cycloneii_lcell_comb \microc_|banco_|regb~158 (
// Equation(s):
// \microc_|banco_|regb~158_combout  = (\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~81_regout ) # (\microc_|memoria_|mem~81_combout )))) # (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~17_regout  & 
// ((!\microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~17_regout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~81_regout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~158_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~158 .lut_mask = 16'hCCE2;
defparam \microc_|banco_|regb~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneii_lcell_comb \microc_|banco_|regb~159 (
// Equation(s):
// \microc_|banco_|regb~159_combout  = (\microc_|banco_|regb~158_combout  & ((\microc_|banco_|regb~113_regout ) # ((!\microc_|memoria_|mem~81_combout )))) # (!\microc_|banco_|regb~158_combout  & (((\microc_|banco_|regb~49_regout  & 
// \microc_|memoria_|mem~81_combout ))))

	.dataa(\microc_|banco_|regb~113_regout ),
	.datab(\microc_|banco_|regb~49_regout ),
	.datac(\microc_|banco_|regb~158_combout ),
	.datad(\microc_|memoria_|mem~81_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~159_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~159 .lut_mask = 16'hACF0;
defparam \microc_|banco_|regb~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneii_lcell_comb \microc_|banco_|regb~167 (
// Equation(s):
// \microc_|banco_|regb~167_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~164_combout  & (\microc_|banco_|regb~166_combout )) # (!\microc_|banco_|regb~164_combout  & ((\microc_|banco_|regb~159_combout ))))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~164_combout ))))

	.dataa(\microc_|banco_|regb~166_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~164_combout ),
	.datad(\microc_|banco_|regb~159_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~167_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~167 .lut_mask = 16'hBCB0;
defparam \microc_|banco_|regb~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneii_lcell_comb \microc_|banco_|rd2[1]~1 (
// Equation(s):
// \microc_|banco_|rd2[1]~1_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~167_combout )

	.dataa(vcc),
	.datab(\microc_|banco_|Equal1~0_combout ),
	.datac(vcc),
	.datad(\microc_|banco_|regb~167_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[1]~1 .lut_mask = 16'h3300;
defparam \microc_|banco_|rd2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneii_lcell_comb \microc_|alu_|Add0~18 (
// Equation(s):
// \microc_|alu_|Add0~18_combout  = (\microc_|memoria_|mem~42_combout  & (((\microc_|banco_|rd1[1]~1_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ ((!\microc_|banco_|rd2[1]~1_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|banco_|rd2[1]~1_combout ),
	.datad(\microc_|banco_|rd1[1]~1_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~18 .lut_mask = 16'hEB41;
defparam \microc_|alu_|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneii_lcell_comb \microc_|alu_|Add0~26 (
// Equation(s):
// \microc_|alu_|Add0~26_combout  = (\microc_|alu_|Add0~45_combout  & ((\microc_|alu_|Add0~17_combout  & (!\microc_|alu_|Add0~25 )) # (!\microc_|alu_|Add0~17_combout  & (\microc_|alu_|Add0~25  & VCC)))) # (!\microc_|alu_|Add0~45_combout  & 
// ((\microc_|alu_|Add0~17_combout  & ((\microc_|alu_|Add0~25 ) # (GND))) # (!\microc_|alu_|Add0~17_combout  & (!\microc_|alu_|Add0~25 ))))
// \microc_|alu_|Add0~27  = CARRY((\microc_|alu_|Add0~45_combout  & (\microc_|alu_|Add0~17_combout  & !\microc_|alu_|Add0~25 )) # (!\microc_|alu_|Add0~45_combout  & ((\microc_|alu_|Add0~17_combout ) # (!\microc_|alu_|Add0~25 ))))

	.dataa(\microc_|alu_|Add0~45_combout ),
	.datab(\microc_|alu_|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~25 ),
	.combout(\microc_|alu_|Add0~26_combout ),
	.cout(\microc_|alu_|Add0~27 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~26 .lut_mask = 16'h694D;
defparam \microc_|alu_|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneii_lcell_comb \microc_|alu_|Mux5~1 (
// Equation(s):
// \microc_|alu_|Mux5~1_combout  = (\microc_|memoria_|mem~34_combout  & (((\microc_|alu_|Mux0~0_combout  & \microc_|alu_|Add0~26_combout )))) # (!\microc_|memoria_|mem~34_combout  & ((\microc_|alu_|Mux5~0_combout ) # ((\microc_|alu_|Mux0~0_combout  & 
// \microc_|alu_|Add0~26_combout ))))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|alu_|Mux5~0_combout ),
	.datac(\microc_|alu_|Mux0~0_combout ),
	.datad(\microc_|alu_|Add0~26_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux5~1 .lut_mask = 16'hF444;
defparam \microc_|alu_|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneii_lcell_comb \microc_|mux3_|y[2]~41 (
// Equation(s):
// \microc_|mux3_|y[2]~41_combout  = (\uc_|s_es~0_combout  & ((\microc_|memoria_|mem~99_combout ) # ((\microc_|memoria_|mem~16_combout  & !\microc_|memoria_|mem~65_combout ))))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|s_es~0_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~41 .lut_mask = 16'hCE00;
defparam \microc_|mux3_|y[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneii_lcell_comb \microc_|mux3_|y[2]~16 (
// Equation(s):
// \microc_|mux3_|y[2]~16_combout  = (\microc_|mux3_|y[2]~41_combout  & (((!\microc_|mux3_|y[2]~40_combout )) # (!\e4~combout [2]))) # (!\microc_|mux3_|y[2]~41_combout  & (((!\microc_|alu_|Mux5~1_combout  & \microc_|mux3_|y[2]~40_combout ))))

	.dataa(\e4~combout [2]),
	.datab(\microc_|alu_|Mux5~1_combout ),
	.datac(\microc_|mux3_|y[2]~41_combout ),
	.datad(\microc_|mux3_|y[2]~40_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~16 .lut_mask = 16'h53F0;
defparam \microc_|mux3_|y[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneii_lcell_comb \microc_|mux3_|y[2]~17 (
// Equation(s):
// \microc_|mux3_|y[2]~17_combout  = (\microc_|mux3_|y[2]~39_combout  & ((\microc_|mux3_|y[2]~16_combout  & (!\e2~combout [2])) # (!\microc_|mux3_|y[2]~16_combout  & ((!\e1~combout [2]))))) # (!\microc_|mux3_|y[2]~39_combout  & 
// (((\microc_|mux3_|y[2]~16_combout ))))

	.dataa(\e2~combout [2]),
	.datab(\e1~combout [2]),
	.datac(\microc_|mux3_|y[2]~39_combout ),
	.datad(\microc_|mux3_|y[2]~16_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~17 .lut_mask = 16'h5F30;
defparam \microc_|mux3_|y[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneii_lcell_comb \microc_|mux3_|y[2]~18 (
// Equation(s):
// \microc_|mux3_|y[2]~18_combout  = (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~96_combout )) # (!\uc_|s_inm~0_combout  & ((!\microc_|mux3_|y[2]~17_combout )))

	.dataa(vcc),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|memoria_|mem~96_combout ),
	.datad(\microc_|mux3_|y[2]~17_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[2]~18 .lut_mask = 16'hC0F3;
defparam \microc_|mux3_|y[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N19
cycloneii_lcell_ff \microc_|banco_|regb~114 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~114_regout ));

// Location: LCFF_X39_Y11_N13
cycloneii_lcell_ff \microc_|banco_|regb~106 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~106_regout ));

// Location: LCFF_X38_Y11_N9
cycloneii_lcell_ff \microc_|banco_|regb~98 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~98_regout ));

// Location: LCCOMB_X38_Y11_N8
cycloneii_lcell_comb \microc_|banco_|regb~145 (
// Equation(s):
// \microc_|banco_|regb~145_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~106_regout ) # ((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~98_regout  & 
// !\microc_|memoria_|mem~85_combout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|banco_|regb~106_regout ),
	.datac(\microc_|banco_|regb~98_regout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~145_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~145 .lut_mask = 16'hAAD8;
defparam \microc_|banco_|regb~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N10
cycloneii_lcell_comb \microc_|banco_|regb~146 (
// Equation(s):
// \microc_|banco_|regb~146_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~145_combout  & (\microc_|banco_|regb~122_regout )) # (!\microc_|banco_|regb~145_combout  & ((\microc_|banco_|regb~114_regout ))))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~145_combout ))))

	.dataa(\microc_|banco_|regb~122_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~114_regout ),
	.datad(\microc_|banco_|regb~145_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~146_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~146 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y14_N25
cycloneii_lcell_ff \microc_|banco_|regb~50 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~50_regout ));

// Location: LCFF_X37_Y12_N25
cycloneii_lcell_ff \microc_|banco_|regb~34 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~34_regout ));

// Location: LCCOMB_X37_Y12_N24
cycloneii_lcell_comb \microc_|banco_|regb~138 (
// Equation(s):
// \microc_|banco_|regb~138_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~42_regout ) # ((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~34_regout  & 
// !\microc_|memoria_|mem~85_combout ))))

	.dataa(\microc_|banco_|regb~42_regout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~34_regout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~138_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~138 .lut_mask = 16'hCCB8;
defparam \microc_|banco_|regb~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneii_lcell_comb \microc_|banco_|regb~139 (
// Equation(s):
// \microc_|banco_|regb~139_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~138_combout  & (\microc_|banco_|regb~58_regout )) # (!\microc_|banco_|regb~138_combout  & ((\microc_|banco_|regb~50_regout ))))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~138_combout ))))

	.dataa(\microc_|banco_|regb~58_regout ),
	.datab(\microc_|banco_|regb~50_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|banco_|regb~138_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~139_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~139 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y15_N23
cycloneii_lcell_ff \microc_|banco_|regb~26 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~26_regout ));

// Location: LCCOMB_X38_Y12_N14
cycloneii_lcell_comb \microc_|banco_|regb~142 (
// Equation(s):
// \microc_|banco_|regb~142_combout  = (\microc_|memoria_|mem~90_combout  & (\microc_|memoria_|mem~85_combout )) # (!\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~18_regout ))) # 
// (!\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~2_regout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~2_regout ),
	.datad(\microc_|banco_|regb~18_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~142_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~142 .lut_mask = 16'hDC98;
defparam \microc_|banco_|regb~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneii_lcell_comb \microc_|banco_|regb~143 (
// Equation(s):
// \microc_|banco_|regb~143_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~142_combout  & ((\microc_|banco_|regb~26_regout ))) # (!\microc_|banco_|regb~142_combout  & (\microc_|banco_|regb~10_regout )))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~142_combout ))))

	.dataa(\microc_|banco_|regb~10_regout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~26_regout ),
	.datad(\microc_|banco_|regb~142_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~143_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~143 .lut_mask = 16'hF388;
defparam \microc_|banco_|regb~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N18
cycloneii_lcell_comb \microc_|banco_|regb~140 (
// Equation(s):
// \microc_|banco_|regb~140_combout  = (\microc_|memoria_|mem~90_combout  & (((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~82_regout )) # 
// (!\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~66_regout )))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|banco_|regb~82_regout ),
	.datac(\microc_|banco_|regb~66_regout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~140_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~140 .lut_mask = 16'hEE50;
defparam \microc_|banco_|regb~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N8
cycloneii_lcell_comb \microc_|banco_|regb~141 (
// Equation(s):
// \microc_|banco_|regb~141_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~140_combout  & (\microc_|banco_|regb~90_regout )) # (!\microc_|banco_|regb~140_combout  & ((\microc_|banco_|regb~74_regout ))))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~140_combout ))))

	.dataa(\microc_|banco_|regb~90_regout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\microc_|banco_|regb~74_regout ),
	.datad(\microc_|banco_|regb~140_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~141_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~141 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneii_lcell_comb \microc_|banco_|regb~144 (
// Equation(s):
// \microc_|banco_|regb~144_combout  = (\microc_|memoria_|mem~81_combout  & (\microc_|memoria_|mem~78_combout )) # (!\microc_|memoria_|mem~81_combout  & ((\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~141_combout ))) # 
// (!\microc_|memoria_|mem~78_combout  & (\microc_|banco_|regb~143_combout ))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~143_combout ),
	.datad(\microc_|banco_|regb~141_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~144_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~144 .lut_mask = 16'hDC98;
defparam \microc_|banco_|regb~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
cycloneii_lcell_comb \microc_|banco_|regb~147 (
// Equation(s):
// \microc_|banco_|regb~147_combout  = (\microc_|memoria_|mem~81_combout  & ((\microc_|banco_|regb~144_combout  & (\microc_|banco_|regb~146_combout )) # (!\microc_|banco_|regb~144_combout  & ((\microc_|banco_|regb~139_combout ))))) # 
// (!\microc_|memoria_|mem~81_combout  & (((\microc_|banco_|regb~144_combout ))))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~146_combout ),
	.datac(\microc_|banco_|regb~139_combout ),
	.datad(\microc_|banco_|regb~144_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~147_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~147 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneii_lcell_comb \microc_|banco_|rd2[2]~0 (
// Equation(s):
// \microc_|banco_|rd2[2]~0_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~147_combout )

	.dataa(\microc_|banco_|Equal1~0_combout ),
	.datab(vcc),
	.datac(\microc_|banco_|regb~147_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[2]~0 .lut_mask = 16'h5050;
defparam \microc_|banco_|rd2[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
cycloneii_lcell_comb \microc_|alu_|Add0~17 (
// Equation(s):
// \microc_|alu_|Add0~17_combout  = (\microc_|memoria_|mem~42_combout  & (((\microc_|banco_|rd1[2]~0_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ ((!\microc_|banco_|rd2[2]~0_combout ))))

	.dataa(\microc_|alu_|Mux7~0_combout ),
	.datab(\microc_|banco_|rd2[2]~0_combout ),
	.datac(\microc_|memoria_|mem~42_combout ),
	.datad(\microc_|banco_|rd1[2]~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~17 .lut_mask = 16'hF909;
defparam \microc_|alu_|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneii_lcell_comb \microc_|alu_|Add0~31 (
// Equation(s):
// \microc_|alu_|Add0~31_combout  = ((\microc_|alu_|Add0~49_combout  $ (\microc_|alu_|Add0~30_combout  $ (\microc_|alu_|Add0~27 )))) # (GND)
// \microc_|alu_|Add0~32  = CARRY((\microc_|alu_|Add0~49_combout  & ((!\microc_|alu_|Add0~27 ) # (!\microc_|alu_|Add0~30_combout ))) # (!\microc_|alu_|Add0~49_combout  & (!\microc_|alu_|Add0~30_combout  & !\microc_|alu_|Add0~27 )))

	.dataa(\microc_|alu_|Add0~49_combout ),
	.datab(\microc_|alu_|Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~27 ),
	.combout(\microc_|alu_|Add0~31_combout ),
	.cout(\microc_|alu_|Add0~32 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~31 .lut_mask = 16'h962B;
defparam \microc_|alu_|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneii_lcell_comb \microc_|alu_|Mux4~1 (
// Equation(s):
// \microc_|alu_|Mux4~1_combout  = (\microc_|memoria_|mem~34_combout  & (((\microc_|alu_|Mux0~0_combout  & \microc_|alu_|Add0~31_combout )))) # (!\microc_|memoria_|mem~34_combout  & ((\microc_|alu_|Mux4~0_combout ) # ((\microc_|alu_|Mux0~0_combout  & 
// \microc_|alu_|Add0~31_combout ))))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|alu_|Mux4~0_combout ),
	.datac(\microc_|alu_|Mux0~0_combout ),
	.datad(\microc_|alu_|Add0~31_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux4~1 .lut_mask = 16'hF444;
defparam \microc_|alu_|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneii_lcell_comb \microc_|mux3_|y[3]~30 (
// Equation(s):
// \microc_|mux3_|y[3]~30_combout  = (\microc_|mux3_|y[2]~40_combout  & ((\microc_|mux3_|y[2]~41_combout  & (!\e4~combout [3])) # (!\microc_|mux3_|y[2]~41_combout  & ((!\microc_|alu_|Mux4~1_combout ))))) # (!\microc_|mux3_|y[2]~40_combout  & 
// (((\microc_|mux3_|y[2]~41_combout ))))

	.dataa(\e4~combout [3]),
	.datab(\microc_|mux3_|y[2]~40_combout ),
	.datac(\microc_|alu_|Mux4~1_combout ),
	.datad(\microc_|mux3_|y[2]~41_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[3]~30 .lut_mask = 16'h770C;
defparam \microc_|mux3_|y[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneii_lcell_comb \microc_|mux3_|y[3]~31 (
// Equation(s):
// \microc_|mux3_|y[3]~31_combout  = (\microc_|mux3_|y[2]~39_combout  & ((\microc_|mux3_|y[3]~30_combout  & (!\e2~combout [3])) # (!\microc_|mux3_|y[3]~30_combout  & ((!\e1~combout [3]))))) # (!\microc_|mux3_|y[2]~39_combout  & 
// (((\microc_|mux3_|y[3]~30_combout ))))

	.dataa(\e2~combout [3]),
	.datab(\e1~combout [3]),
	.datac(\microc_|mux3_|y[2]~39_combout ),
	.datad(\microc_|mux3_|y[3]~30_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[3]~31 .lut_mask = 16'h5F30;
defparam \microc_|mux3_|y[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneii_lcell_comb \microc_|mux3_|y[3]~32 (
// Equation(s):
// \microc_|mux3_|y[3]~32_combout  = (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~93_combout )) # (!\uc_|s_inm~0_combout  & ((!\microc_|mux3_|y[3]~31_combout )))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(vcc),
	.datac(\uc_|s_inm~0_combout ),
	.datad(\microc_|mux3_|y[3]~31_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[3]~32 .lut_mask = 16'hA0AF;
defparam \microc_|mux3_|y[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N25
cycloneii_lcell_ff \microc_|banco_|regb~107 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~107_regout ));

// Location: LCFF_X40_Y12_N19
cycloneii_lcell_ff \microc_|banco_|regb~43 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~43_regout ));

// Location: LCCOMB_X38_Y15_N10
cycloneii_lcell_comb \microc_|banco_|regb~59feeder (
// Equation(s):
// \microc_|banco_|regb~59feeder_combout  = \microc_|mux3_|y[3]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[3]~32_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~59feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N11
cycloneii_lcell_ff \microc_|banco_|regb~59 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~59feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~59_regout ));

// Location: LCCOMB_X40_Y12_N0
cycloneii_lcell_comb \microc_|banco_|regb~217 (
// Equation(s):
// \microc_|banco_|regb~217_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~123_regout ) # (\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~59_regout  & 
// ((!\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|regb~59_regout ),
	.datac(\microc_|banco_|regb~123_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~217_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~217 .lut_mask = 16'hAAE4;
defparam \microc_|banco_|regb~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N18
cycloneii_lcell_comb \microc_|banco_|regb~218 (
// Equation(s):
// \microc_|banco_|regb~218_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~217_combout  & (\microc_|banco_|regb~107_regout )) # (!\microc_|banco_|regb~217_combout  & ((\microc_|banco_|regb~43_regout ))))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~217_combout ))))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|banco_|regb~107_regout ),
	.datac(\microc_|banco_|regb~43_regout ),
	.datad(\microc_|banco_|regb~217_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~218_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~218 .lut_mask = 16'hDDA0;
defparam \microc_|banco_|regb~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
cycloneii_lcell_comb \microc_|banco_|regb~3feeder (
// Equation(s):
// \microc_|banco_|regb~3feeder_combout  = \microc_|mux3_|y[3]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[3]~32_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~3feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N23
cycloneii_lcell_ff \microc_|banco_|regb~3 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~3feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~3_regout ));

// Location: LCCOMB_X39_Y10_N20
cycloneii_lcell_comb \microc_|banco_|regb~83feeder (
// Equation(s):
// \microc_|banco_|regb~83feeder_combout  = \microc_|mux3_|y[3]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[3]~32_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~83feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N21
cycloneii_lcell_ff \microc_|banco_|regb~83 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~83feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~83_regout ));

// Location: LCFF_X38_Y10_N21
cycloneii_lcell_ff \microc_|banco_|regb~19 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~19_regout ));

// Location: LCCOMB_X38_Y10_N20
cycloneii_lcell_comb \microc_|banco_|regb~213 (
// Equation(s):
// \microc_|banco_|regb~213_combout  = (\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~83_regout )) # (!\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~19_regout )))

	.dataa(vcc),
	.datab(\microc_|banco_|regb~83_regout ),
	.datac(\microc_|banco_|regb~19_regout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~213_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~213 .lut_mask = 16'hCCF0;
defparam \microc_|banco_|regb~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneii_lcell_comb \microc_|banco_|regb~214 (
// Equation(s):
// \microc_|banco_|regb~214_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~65_combout  & (\microc_|memoria_|mem~93_combout )) # (!\microc_|memoria_|mem~65_combout  & ((\microc_|banco_|regb~213_combout ))))) # 
// (!\microc_|memoria_|mem~16_combout  & (\microc_|memoria_|mem~93_combout ))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\microc_|banco_|regb~213_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~214_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~214 .lut_mask = 16'hAEA2;
defparam \microc_|banco_|regb~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneii_lcell_comb \microc_|banco_|regb~215 (
// Equation(s):
// \microc_|banco_|regb~215_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~214_combout  & (\microc_|banco_|regb~67_regout )) # (!\microc_|banco_|regb~214_combout  & ((\microc_|banco_|regb~3_regout ))))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~214_combout ))))

	.dataa(\microc_|banco_|regb~67_regout ),
	.datab(\microc_|banco_|regb~3_regout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|banco_|regb~214_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~215_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~215 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
cycloneii_lcell_comb \microc_|banco_|regb~210 (
// Equation(s):
// \microc_|banco_|regb~210_combout  = (\microc_|memoria_|mem~93_combout  & ((\microc_|banco_|regb~115_regout ))) # (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~51_regout ))

	.dataa(vcc),
	.datab(\microc_|banco_|regb~51_regout ),
	.datac(\microc_|banco_|regb~115_regout ),
	.datad(\microc_|memoria_|mem~93_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~210_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~210 .lut_mask = 16'hF0CC;
defparam \microc_|banco_|regb~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N0
cycloneii_lcell_comb \microc_|banco_|regb~211 (
// Equation(s):
// \microc_|banco_|regb~211_combout  = (\microc_|memoria_|mem~16_combout  & ((\microc_|memoria_|mem~65_combout  & (\microc_|memoria_|mem~93_combout )) # (!\microc_|memoria_|mem~65_combout  & ((\microc_|banco_|regb~210_combout ))))) # 
// (!\microc_|memoria_|mem~16_combout  & (\microc_|memoria_|mem~93_combout ))

	.dataa(\microc_|memoria_|mem~16_combout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\microc_|banco_|regb~210_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~211_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~211 .lut_mask = 16'hCEC4;
defparam \microc_|banco_|regb~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
cycloneii_lcell_comb \microc_|banco_|regb~212 (
// Equation(s):
// \microc_|banco_|regb~212_combout  = (\microc_|banco_|regb~211_combout  & ((\microc_|banco_|regb~99_regout ) # ((!\microc_|memoria_|mem~66_combout )))) # (!\microc_|banco_|regb~211_combout  & (((\microc_|banco_|regb~35_regout  & 
// \microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|banco_|regb~99_regout ),
	.datab(\microc_|banco_|regb~211_combout ),
	.datac(\microc_|banco_|regb~35_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~212_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~212 .lut_mask = 16'hB8CC;
defparam \microc_|banco_|regb~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneii_lcell_comb \microc_|banco_|regb~216 (
// Equation(s):
// \microc_|banco_|regb~216_combout  = (\microc_|memoria_|mem~99_combout  & (\microc_|memoria_|mem~96_combout )) # (!\microc_|memoria_|mem~99_combout  & ((\microc_|memoria_|mem~96_combout  & ((\microc_|banco_|regb~212_combout ))) # 
// (!\microc_|memoria_|mem~96_combout  & (\microc_|banco_|regb~215_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|memoria_|mem~96_combout ),
	.datac(\microc_|banco_|regb~215_combout ),
	.datad(\microc_|banco_|regb~212_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~216_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~216 .lut_mask = 16'hDC98;
defparam \microc_|banco_|regb~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y12_N5
cycloneii_lcell_ff \microc_|banco_|regb~11 (
	.clk(\clk~combout ),
	.datain(\microc_|mux3_|y[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~11_regout ));

// Location: LCFF_X39_Y15_N3
cycloneii_lcell_ff \microc_|banco_|regb~91 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[3]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~91_regout ));

// Location: LCCOMB_X39_Y15_N2
cycloneii_lcell_comb \microc_|banco_|regb~208 (
// Equation(s):
// \microc_|banco_|regb~208_combout  = (\microc_|memoria_|mem~93_combout  & (((\microc_|banco_|regb~91_regout ) # (\microc_|memoria_|mem~66_combout )))) # (!\microc_|memoria_|mem~93_combout  & (\microc_|banco_|regb~27_regout  & 
// ((!\microc_|memoria_|mem~66_combout ))))

	.dataa(\microc_|banco_|regb~27_regout ),
	.datab(\microc_|memoria_|mem~93_combout ),
	.datac(\microc_|banco_|regb~91_regout ),
	.datad(\microc_|memoria_|mem~66_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~208_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~208 .lut_mask = 16'hCCE2;
defparam \microc_|banco_|regb~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneii_lcell_comb \microc_|banco_|regb~209 (
// Equation(s):
// \microc_|banco_|regb~209_combout  = (\microc_|memoria_|mem~66_combout  & ((\microc_|banco_|regb~208_combout  & (\microc_|banco_|regb~75_regout )) # (!\microc_|banco_|regb~208_combout  & ((\microc_|banco_|regb~11_regout ))))) # 
// (!\microc_|memoria_|mem~66_combout  & (((\microc_|banco_|regb~208_combout ))))

	.dataa(\microc_|banco_|regb~75_regout ),
	.datab(\microc_|banco_|regb~11_regout ),
	.datac(\microc_|memoria_|mem~66_combout ),
	.datad(\microc_|banco_|regb~208_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~209_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~209 .lut_mask = 16'hAFC0;
defparam \microc_|banco_|regb~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneii_lcell_comb \microc_|banco_|regb~219 (
// Equation(s):
// \microc_|banco_|regb~219_combout  = (\microc_|memoria_|mem~99_combout  & ((\microc_|banco_|regb~216_combout  & (\microc_|banco_|regb~218_combout )) # (!\microc_|banco_|regb~216_combout  & ((\microc_|banco_|regb~209_combout ))))) # 
// (!\microc_|memoria_|mem~99_combout  & (((\microc_|banco_|regb~216_combout ))))

	.dataa(\microc_|memoria_|mem~99_combout ),
	.datab(\microc_|banco_|regb~218_combout ),
	.datac(\microc_|banco_|regb~216_combout ),
	.datad(\microc_|banco_|regb~209_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~219_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~219 .lut_mask = 16'hDAD0;
defparam \microc_|banco_|regb~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneii_lcell_comb \microc_|alu_|Add0~29 (
// Equation(s):
// \microc_|alu_|Add0~29_combout  = (\microc_|memoria_|mem~26_combout  & (((\microc_|banco_|Equal1~0_combout ) # (!\microc_|banco_|regb~229_combout )))) # (!\microc_|memoria_|mem~26_combout  & (\microc_|memoria_|mem~16_combout  $ 
// (((\microc_|banco_|Equal1~0_combout ) # (!\microc_|banco_|regb~229_combout )))))

	.dataa(\microc_|memoria_|mem~26_combout ),
	.datab(\microc_|memoria_|mem~16_combout ),
	.datac(\microc_|banco_|Equal1~0_combout ),
	.datad(\microc_|banco_|regb~229_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~29 .lut_mask = 16'hB4BB;
defparam \microc_|alu_|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneii_lcell_comb \microc_|alu_|Add0~30 (
// Equation(s):
// \microc_|alu_|Add0~30_combout  = (\microc_|memoria_|mem~42_combout  & (!\microc_|banco_|Equal0~0_combout  & (\microc_|banco_|regb~219_combout ))) # (!\microc_|memoria_|mem~42_combout  & (((\microc_|alu_|Add0~29_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\microc_|banco_|regb~219_combout ),
	.datad(\microc_|alu_|Add0~29_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~30 .lut_mask = 16'h7520;
defparam \microc_|alu_|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneii_lcell_comb \microc_|alu_|Add0~33 (
// Equation(s):
// \microc_|alu_|Add0~33_combout  = (\microc_|alu_|Add0~48_combout  & ((\microc_|alu_|Add0~28_combout  & (!\microc_|alu_|Add0~32 )) # (!\microc_|alu_|Add0~28_combout  & (\microc_|alu_|Add0~32  & VCC)))) # (!\microc_|alu_|Add0~48_combout  & 
// ((\microc_|alu_|Add0~28_combout  & ((\microc_|alu_|Add0~32 ) # (GND))) # (!\microc_|alu_|Add0~28_combout  & (!\microc_|alu_|Add0~32 ))))
// \microc_|alu_|Add0~34  = CARRY((\microc_|alu_|Add0~48_combout  & (\microc_|alu_|Add0~28_combout  & !\microc_|alu_|Add0~32 )) # (!\microc_|alu_|Add0~48_combout  & ((\microc_|alu_|Add0~28_combout ) # (!\microc_|alu_|Add0~32 ))))

	.dataa(\microc_|alu_|Add0~48_combout ),
	.datab(\microc_|alu_|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\microc_|alu_|Add0~32 ),
	.combout(\microc_|alu_|Add0~33_combout ),
	.cout(\microc_|alu_|Add0~34 ));
// synopsys translate_off
defparam \microc_|alu_|Add0~33 .lut_mask = 16'h694D;
defparam \microc_|alu_|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneii_lcell_comb \microc_|alu_|Mux3~1 (
// Equation(s):
// \microc_|alu_|Mux3~1_combout  = (\microc_|alu_|Mux0~0_combout  & ((\microc_|alu_|Add0~33_combout ) # ((!\microc_|memoria_|mem~34_combout  & \microc_|alu_|Mux3~0_combout )))) # (!\microc_|alu_|Mux0~0_combout  & (!\microc_|memoria_|mem~34_combout  & 
// (\microc_|alu_|Mux3~0_combout )))

	.dataa(\microc_|alu_|Mux0~0_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Mux3~0_combout ),
	.datad(\microc_|alu_|Add0~33_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux3~1 .lut_mask = 16'hBA30;
defparam \microc_|alu_|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneii_lcell_comb \microc_|mux3_|y[4]~28 (
// Equation(s):
// \microc_|mux3_|y[4]~28_combout  = (\e4~combout [4] & ((\microc_|mux3_|y[7]~42_combout ) # ((\uc_|s_inm~0_combout  & \microc_|memoria_|mem~90_combout )))) # (!\e4~combout [4] & (\uc_|s_inm~0_combout  & (\microc_|memoria_|mem~90_combout )))

	.dataa(\e4~combout [4]),
	.datab(\uc_|s_inm~0_combout ),
	.datac(\microc_|memoria_|mem~90_combout ),
	.datad(\microc_|mux3_|y[7]~42_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[4]~28 .lut_mask = 16'hEAC0;
defparam \microc_|mux3_|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N30
cycloneii_lcell_comb \microc_|mux3_|y[4]~29 (
// Equation(s):
// \microc_|mux3_|y[4]~29_combout  = (\microc_|mux3_|y[4]~28_combout ) # ((\microc_|mux3_|y[0]~43_combout  & \microc_|alu_|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\microc_|mux3_|y[0]~43_combout ),
	.datac(\microc_|alu_|Mux3~1_combout ),
	.datad(\microc_|mux3_|y[4]~28_combout ),
	.cin(gnd),
	.combout(\microc_|mux3_|y[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|mux3_|y[4]~29 .lut_mask = 16'hFFC0;
defparam \microc_|mux3_|y[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N15
cycloneii_lcell_ff \microc_|banco_|regb~20 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~20_regout ));

// Location: LCCOMB_X37_Y10_N0
cycloneii_lcell_comb \microc_|banco_|regb~203 (
// Equation(s):
// \microc_|banco_|regb~203_combout  = (\microc_|banco_|regb~202_combout  & (((\microc_|banco_|regb~28_regout ) # (!\microc_|memoria_|mem~85_combout )))) # (!\microc_|banco_|regb~202_combout  & (\microc_|banco_|regb~20_regout  & 
// (\microc_|memoria_|mem~85_combout )))

	.dataa(\microc_|banco_|regb~202_combout ),
	.datab(\microc_|banco_|regb~20_regout ),
	.datac(\microc_|memoria_|mem~85_combout ),
	.datad(\microc_|banco_|regb~28_regout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~203_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~203 .lut_mask = 16'hEA4A;
defparam \microc_|banco_|regb~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N15
cycloneii_lcell_ff \microc_|banco_|regb~36 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\microc_|mux3_|y[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\microc_|banco_|regb~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~36_regout ));

// Location: LCCOMB_X37_Y12_N4
cycloneii_lcell_comb \microc_|banco_|regb~200 (
// Equation(s):
// \microc_|banco_|regb~200_combout  = (\microc_|memoria_|mem~90_combout  & (((\microc_|memoria_|mem~85_combout )))) # (!\microc_|memoria_|mem~90_combout  & ((\microc_|memoria_|mem~85_combout  & (\microc_|banco_|regb~52_regout )) # 
// (!\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~36_regout )))))

	.dataa(\microc_|banco_|regb~52_regout ),
	.datab(\microc_|banco_|regb~36_regout ),
	.datac(\microc_|memoria_|mem~90_combout ),
	.datad(\microc_|memoria_|mem~85_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~200_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~200 .lut_mask = 16'hFA0C;
defparam \microc_|banco_|regb~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneii_lcell_comb \microc_|banco_|regb~201 (
// Equation(s):
// \microc_|banco_|regb~201_combout  = (\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~200_combout  & ((\microc_|banco_|regb~60_regout ))) # (!\microc_|banco_|regb~200_combout  & (\microc_|banco_|regb~44_regout )))) # 
// (!\microc_|memoria_|mem~90_combout  & (((\microc_|banco_|regb~200_combout ))))

	.dataa(\microc_|memoria_|mem~90_combout ),
	.datab(\microc_|banco_|regb~44_regout ),
	.datac(\microc_|banco_|regb~60_regout ),
	.datad(\microc_|banco_|regb~200_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~201_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~201 .lut_mask = 16'hF588;
defparam \microc_|banco_|regb~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N4
cycloneii_lcell_comb \microc_|banco_|regb~204 (
// Equation(s):
// \microc_|banco_|regb~204_combout  = (\microc_|memoria_|mem~81_combout  & (((\microc_|memoria_|mem~78_combout ) # (\microc_|banco_|regb~201_combout )))) # (!\microc_|memoria_|mem~81_combout  & (\microc_|banco_|regb~203_combout  & 
// (!\microc_|memoria_|mem~78_combout )))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|regb~203_combout ),
	.datac(\microc_|memoria_|mem~78_combout ),
	.datad(\microc_|banco_|regb~201_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~204_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~204 .lut_mask = 16'hAEA4;
defparam \microc_|banco_|regb~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N6
cycloneii_lcell_comb \microc_|banco_|regb~84feeder (
// Equation(s):
// \microc_|banco_|regb~84feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~84feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y11_N7
cycloneii_lcell_ff \microc_|banco_|regb~84 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~84feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~84_regout ));

// Location: LCCOMB_X36_Y10_N20
cycloneii_lcell_comb \microc_|banco_|regb~68feeder (
// Equation(s):
// \microc_|banco_|regb~68feeder_combout  = \microc_|mux3_|y[4]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\microc_|mux3_|y[4]~29_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~68feeder .lut_mask = 16'hFF00;
defparam \microc_|banco_|regb~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y10_N21
cycloneii_lcell_ff \microc_|banco_|regb~68 (
	.clk(\clk~combout ),
	.datain(\microc_|banco_|regb~68feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\microc_|banco_|regb~319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|banco_|regb~68_regout ));

// Location: LCCOMB_X36_Y10_N18
cycloneii_lcell_comb \microc_|banco_|regb~198 (
// Equation(s):
// \microc_|banco_|regb~198_combout  = (\microc_|memoria_|mem~85_combout  & (((\microc_|memoria_|mem~90_combout )))) # (!\microc_|memoria_|mem~85_combout  & ((\microc_|memoria_|mem~90_combout  & (\microc_|banco_|regb~76_regout )) # 
// (!\microc_|memoria_|mem~90_combout  & ((\microc_|banco_|regb~68_regout )))))

	.dataa(\microc_|banco_|regb~76_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~68_regout ),
	.datad(\microc_|memoria_|mem~90_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~198_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~198 .lut_mask = 16'hEE30;
defparam \microc_|banco_|regb~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneii_lcell_comb \microc_|banco_|regb~199 (
// Equation(s):
// \microc_|banco_|regb~199_combout  = (\microc_|memoria_|mem~85_combout  & ((\microc_|banco_|regb~198_combout  & (\microc_|banco_|regb~92_regout )) # (!\microc_|banco_|regb~198_combout  & ((\microc_|banco_|regb~84_regout ))))) # 
// (!\microc_|memoria_|mem~85_combout  & (((\microc_|banco_|regb~198_combout ))))

	.dataa(\microc_|banco_|regb~92_regout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\microc_|banco_|regb~84_regout ),
	.datad(\microc_|banco_|regb~198_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~199_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~199 .lut_mask = 16'hBBC0;
defparam \microc_|banco_|regb~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N2
cycloneii_lcell_comb \microc_|banco_|regb~207 (
// Equation(s):
// \microc_|banco_|regb~207_combout  = (\microc_|memoria_|mem~78_combout  & ((\microc_|banco_|regb~204_combout  & (\microc_|banco_|regb~206_combout )) # (!\microc_|banco_|regb~204_combout  & ((\microc_|banco_|regb~199_combout ))))) # 
// (!\microc_|memoria_|mem~78_combout  & (((\microc_|banco_|regb~204_combout ))))

	.dataa(\microc_|banco_|regb~206_combout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\microc_|banco_|regb~204_combout ),
	.datad(\microc_|banco_|regb~199_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|regb~207_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|regb~207 .lut_mask = 16'hBCB0;
defparam \microc_|banco_|regb~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N24
cycloneii_lcell_comb \microc_|banco_|rd2[4]~3 (
// Equation(s):
// \microc_|banco_|rd2[4]~3_combout  = (!\microc_|banco_|Equal1~0_combout  & \microc_|banco_|regb~207_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\microc_|banco_|Equal1~0_combout ),
	.datad(\microc_|banco_|regb~207_combout ),
	.cin(gnd),
	.combout(\microc_|banco_|rd2[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|banco_|rd2[4]~3 .lut_mask = 16'h0F00;
defparam \microc_|banco_|rd2[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N30
cycloneii_lcell_comb \microc_|alu_|Add0~28 (
// Equation(s):
// \microc_|alu_|Add0~28_combout  = (\microc_|memoria_|mem~42_combout  & (((\microc_|banco_|rd1[4]~3_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  $ ((!\microc_|banco_|rd2[4]~3_combout ))))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|banco_|rd2[4]~3_combout ),
	.datad(\microc_|banco_|rd1[4]~3_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Add0~28 .lut_mask = 16'hEB41;
defparam \microc_|alu_|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneii_lcell_comb \microc_|alu_|Mux2~1 (
// Equation(s):
// \microc_|alu_|Mux2~1_combout  = (\microc_|alu_|Mux2~0_combout  & (((\microc_|alu_|Add0~37_combout  & \microc_|alu_|Mux0~0_combout )) # (!\microc_|memoria_|mem~34_combout ))) # (!\microc_|alu_|Mux2~0_combout  & (((\microc_|alu_|Add0~37_combout  & 
// \microc_|alu_|Mux0~0_combout ))))

	.dataa(\microc_|alu_|Mux2~0_combout ),
	.datab(\microc_|memoria_|mem~34_combout ),
	.datac(\microc_|alu_|Add0~37_combout ),
	.datad(\microc_|alu_|Mux0~0_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|Mux2~1 .lut_mask = 16'hF222;
defparam \microc_|alu_|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneii_lcell_comb \microc_|alu_|WideOr0~0 (
// Equation(s):
// \microc_|alu_|WideOr0~0_combout  = (\microc_|alu_|Mux5~1_combout ) # ((\microc_|alu_|Mux2~1_combout ) # ((\microc_|alu_|Mux1~1_combout ) # (\microc_|alu_|Mux3~1_combout )))

	.dataa(\microc_|alu_|Mux5~1_combout ),
	.datab(\microc_|alu_|Mux2~1_combout ),
	.datac(\microc_|alu_|Mux1~1_combout ),
	.datad(\microc_|alu_|Mux3~1_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \microc_|alu_|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneii_lcell_comb \microc_|alu_|WideOr0~1 (
// Equation(s):
// \microc_|alu_|WideOr0~1_combout  = (\microc_|alu_|Mux7~2_combout ) # ((\microc_|alu_|Mux4~1_combout ) # ((\microc_|alu_|Mux7~3_combout  & !\microc_|memoria_|mem~34_combout )))

	.dataa(\microc_|alu_|Mux7~3_combout ),
	.datab(\microc_|alu_|Mux7~2_combout ),
	.datac(\microc_|memoria_|mem~34_combout ),
	.datad(\microc_|alu_|Mux4~1_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|WideOr0~1 .lut_mask = 16'hFFCE;
defparam \microc_|alu_|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneii_lcell_comb \microc_|alu_|WideOr0 (
// Equation(s):
// \microc_|alu_|WideOr0~combout  = (!\microc_|alu_|Mux0~2_combout  & (!\microc_|alu_|WideOr0~0_combout  & (!\microc_|alu_|Mux6~1_combout  & !\microc_|alu_|WideOr0~1_combout )))

	.dataa(\microc_|alu_|Mux0~2_combout ),
	.datab(\microc_|alu_|WideOr0~0_combout ),
	.datac(\microc_|alu_|Mux6~1_combout ),
	.datad(\microc_|alu_|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\microc_|alu_|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \microc_|alu_|WideOr0 .lut_mask = 16'h0001;
defparam \microc_|alu_|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y14_N29
cycloneii_lcell_ff \microc_|ffzero|q[0] (
	.clk(\clk~combout ),
	.datain(\microc_|alu_|WideOr0~combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|ffzero|q [0]));

// Location: LCCOMB_X36_Y13_N30
cycloneii_lcell_comb \uc_|Selector0~1 (
// Equation(s):
// \uc_|Selector0~1_combout  = (\microc_|memoria_|mem~33_combout  & (\microc_|ffzero|q [0] $ (\microc_|memoria_|mem~99_combout )))

	.dataa(\microc_|memoria_|mem~33_combout ),
	.datab(\microc_|ffzero|q [0]),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~99_combout ),
	.cin(gnd),
	.combout(\uc_|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|Selector0~1 .lut_mask = 16'h2288;
defparam \uc_|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneii_lcell_comb \uc_|Selector0~2 (
// Equation(s):
// \uc_|Selector0~2_combout  = (\microc_|memoria_|mem~42_combout  & (((!\uc_|Selector0~1_combout ) # (!\microc_|memoria_|mem~65_combout )))) # (!\microc_|memoria_|mem~42_combout  & (\microc_|memoria_|mem~34_combout ))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|memoria_|mem~42_combout ),
	.datac(\microc_|memoria_|mem~65_combout ),
	.datad(\uc_|Selector0~1_combout ),
	.cin(gnd),
	.combout(\uc_|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|Selector0~2 .lut_mask = 16'h2EEE;
defparam \uc_|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneii_lcell_comb \uc_|Selector0~0 (
// Equation(s):
// \uc_|Selector0~0_combout  = (\microc_|memoria_|mem~16_combout  & ((!\microc_|memoria_|mem~65_combout ) # (!\microc_|memoria_|mem~26_combout )))

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~26_combout ),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|memoria_|mem~65_combout ),
	.cin(gnd),
	.combout(\uc_|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|Selector0~0 .lut_mask = 16'h30F0;
defparam \uc_|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneii_lcell_comb \uc_|Selector0~3 (
// Equation(s):
// \uc_|Selector0~3_combout  = (\uc_|Selector0~2_combout ) # ((!\uc_|Selector0~0_combout ) # (!\uc_|sec~0_combout ))

	.dataa(vcc),
	.datab(\uc_|Selector0~2_combout ),
	.datac(\uc_|sec~0_combout ),
	.datad(\uc_|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uc_|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|Selector0~3 .lut_mask = 16'hCFFF;
defparam \uc_|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneii_lcell_comb \microc_|PC_|q[5]~5 (
// Equation(s):
// \microc_|PC_|q[5]~5_combout  = (\uc_|Selector0~3_combout  & ((\microc_|sumador_|y[5]~10_combout ))) # (!\uc_|Selector0~3_combout  & (\microc_|memoria_|mem~78_combout ))

	.dataa(\microc_|memoria_|mem~78_combout ),
	.datab(\uc_|Selector0~3_combout ),
	.datac(vcc),
	.datad(\microc_|sumador_|y[5]~10_combout ),
	.cin(gnd),
	.combout(\microc_|PC_|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|PC_|q[5]~5 .lut_mask = 16'hEE22;
defparam \microc_|PC_|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N11
cycloneii_lcell_ff \microc_|sub_reg|q[5] (
	.clk(\uc_|swe~clkctrl_outclk ),
	.datain(\microc_|sub_reg|q[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|sub_reg|q [5]));

// Location: LCFF_X35_Y14_N5
cycloneii_lcell_ff \microc_|PC_|q[5] (
	.clk(\clk~combout ),
	.datain(\microc_|PC_|q[5]~5_combout ),
	.sdata(\microc_|sub_reg|q [5]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(\uc_|s_ret~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\microc_|PC_|q [5]));

// Location: LCCOMB_X37_Y13_N20
cycloneii_lcell_comb \microc_|memoria_|mem~55 (
// Equation(s):
// \microc_|memoria_|mem~55_combout  = (\microc_|PC_|q [0]) # ((\microc_|PC_|q [2]) # (!\microc_|PC_|q [1]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~55 .lut_mask = 16'hFCFF;
defparam \microc_|memoria_|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneii_lcell_comb \microc_|memoria_|mem~56 (
// Equation(s):
// \microc_|memoria_|mem~56_combout  = (\microc_|PC_|q [2] & (!\microc_|PC_|q [0])) # (!\microc_|PC_|q [2] & ((\microc_|PC_|q [1])))

	.dataa(vcc),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~56 .lut_mask = 16'h3F30;
defparam \microc_|memoria_|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneii_lcell_comb \microc_|memoria_|mem~57 (
// Equation(s):
// \microc_|memoria_|mem~57_combout  = (\microc_|PC_|q [3] & ((\microc_|memoria_|mem~56_combout ))) # (!\microc_|PC_|q [3] & (\microc_|memoria_|mem~55_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|memoria_|mem~55_combout ),
	.datad(\microc_|memoria_|mem~56_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~57 .lut_mask = 16'hFC30;
defparam \microc_|memoria_|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneii_lcell_comb \microc_|memoria_|mem~53 (
// Equation(s):
// \microc_|memoria_|mem~53_combout  = (\microc_|PC_|q [2] & ((!\microc_|memoria_|mem~37_combout ))) # (!\microc_|PC_|q [2] & (!\microc_|PC_|q [0]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [0]),
	.datac(\microc_|PC_|q [2]),
	.datad(\microc_|memoria_|mem~37_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~53 .lut_mask = 16'h03F3;
defparam \microc_|memoria_|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneii_lcell_comb \microc_|memoria_|mem~54 (
// Equation(s):
// \microc_|memoria_|mem~54_combout  = (\microc_|PC_|q [3] & ((\microc_|memoria_|mem~53_combout ))) # (!\microc_|PC_|q [3] & (!\microc_|PC_|q [0]))

	.dataa(vcc),
	.datab(\microc_|PC_|q [3]),
	.datac(\microc_|PC_|q [0]),
	.datad(\microc_|memoria_|mem~53_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~54 .lut_mask = 16'hCF03;
defparam \microc_|memoria_|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneii_lcell_comb \microc_|memoria_|mem~58 (
// Equation(s):
// \microc_|memoria_|mem~58_combout  = (\microc_|PC_|q [4] & (!\microc_|memoria_|mem~57_combout )) # (!\microc_|PC_|q [4] & ((!\microc_|memoria_|mem~54_combout )))

	.dataa(vcc),
	.datab(\microc_|PC_|q [4]),
	.datac(\microc_|memoria_|mem~57_combout ),
	.datad(\microc_|memoria_|mem~54_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~58 .lut_mask = 16'h0C3F;
defparam \microc_|memoria_|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneii_lcell_comb \microc_|memoria_|mem~99 (
// Equation(s):
// \microc_|memoria_|mem~99_combout  = (!\microc_|PC_|q [5] & (\microc_|memoria_|mem~16_combout  & \microc_|memoria_|mem~58_combout ))

	.dataa(vcc),
	.datab(\microc_|PC_|q [5]),
	.datac(\microc_|memoria_|mem~16_combout ),
	.datad(\microc_|memoria_|mem~58_combout ),
	.cin(gnd),
	.combout(\microc_|memoria_|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \microc_|memoria_|mem~99 .lut_mask = 16'h3000;
defparam \microc_|memoria_|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N2
cycloneii_lcell_comb \uc_|sec~1 (
// Equation(s):
// \uc_|sec~1_combout  = (\microc_|memoria_|mem~42_combout  & (\microc_|alu_|Mux7~0_combout  & (!\microc_|memoria_|mem~34_combout  & \uc_|sec~0_combout )))

	.dataa(\microc_|memoria_|mem~42_combout ),
	.datab(\microc_|alu_|Mux7~0_combout ),
	.datac(\microc_|memoria_|mem~34_combout ),
	.datad(\uc_|sec~0_combout ),
	.cin(gnd),
	.combout(\uc_|sec~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|sec~1 .lut_mask = 16'h0800;
defparam \uc_|sec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N24
cycloneii_lcell_comb \e_s_|mux_salida|aux[0]~0 (
// Equation(s):
// \e_s_|mux_salida|aux[0]~0_combout  = (\uc_|sec~1_combout  & (!\microc_|banco_|Equal0~0_combout  & ((\microc_|banco_|regb~177_combout )))) # (!\uc_|sec~1_combout  & (((\microc_|memoria_|mem~99_combout ))))

	.dataa(\microc_|banco_|Equal0~0_combout ),
	.datab(\microc_|memoria_|mem~99_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~177_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[0]~0 .lut_mask = 16'h5C0C;
defparam \e_s_|mux_salida|aux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneii_lcell_comb \uc_|Equal0~0 (
// Equation(s):
// \uc_|Equal0~0_combout  = (\microc_|memoria_|mem~69_combout ) # (\microc_|memoria_|mem~70_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~70_combout ),
	.cin(gnd),
	.combout(\uc_|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|Equal0~0 .lut_mask = 16'hFFCC;
defparam \uc_|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \uc_|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|Equal0~0clkctrl .clock_type = "global clock";
defparam \uc_|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N8
cycloneii_lcell_comb \e_s_|mux_salida|d0[0] (
// Equation(s):
// \e_s_|mux_salida|d0 [0] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [0])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[0]~0_combout )))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d0 [0]),
	.datac(\e_s_|mux_salida|aux[0]~0_combout ),
	.datad(\uc_|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[0] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneii_lcell_comb \uc_|WideOr5~0 (
// Equation(s):
// \uc_|WideOr5~0_combout  = (\microc_|memoria_|mem~52_combout  & (\microc_|memoria_|mem~42_combout  & (\microc_|memoria_|mem~34_combout  $ (\microc_|alu_|Mux7~0_combout ))))

	.dataa(\microc_|memoria_|mem~34_combout ),
	.datab(\microc_|memoria_|mem~52_combout ),
	.datac(\microc_|alu_|Mux7~0_combout ),
	.datad(\microc_|memoria_|mem~42_combout ),
	.cin(gnd),
	.combout(\uc_|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|WideOr5~0 .lut_mask = 16'h4800;
defparam \uc_|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneii_lcell_comb \uc_|rwe1~0 (
// Equation(s):
// \uc_|rwe1~0_combout  = (!\microc_|memoria_|mem~70_combout  & (\uc_|WideOr5~0_combout  & !\microc_|memoria_|mem~69_combout ))

	.dataa(\microc_|memoria_|mem~70_combout ),
	.datab(vcc),
	.datac(\uc_|WideOr5~0_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\uc_|rwe1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|rwe1~0 .lut_mask = 16'h0050;
defparam \uc_|rwe1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \uc_|rwe1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|rwe1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|rwe1~0clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|rwe1~0clkctrl .clock_type = "global clock";
defparam \uc_|rwe1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N12
cycloneii_lcell_comb \e_s_|sal1|q[0] (
// Equation(s):
// \e_s_|sal1|q [0] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [0])) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|sal1|q [0])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d0 [0]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|sal1|q [0]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[0] .lut_mask = 16'h8A80;
defparam \e_s_|sal1|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneii_lcell_comb \e_s_|mux_salida|aux[1]~1 (
// Equation(s):
// \e_s_|mux_salida|aux[1]~1_combout  = (\uc_|sec~1_combout  & (((!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~157_combout )))) # (!\uc_|sec~1_combout  & (!\microc_|memoria_|mem~66_combout ))

	.dataa(\microc_|memoria_|mem~66_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~157_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[1]~1 .lut_mask = 16'h3505;
defparam \e_s_|mux_salida|aux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneii_lcell_comb \e_s_|mux_salida|d0[1] (
// Equation(s):
// \e_s_|mux_salida|d0 [1] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [1])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[1]~1_combout )))

	.dataa(\e_s_|mux_salida|d0 [1]),
	.datab(vcc),
	.datac(\uc_|Equal0~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|aux[1]~1_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[1] .lut_mask = 16'hAFA0;
defparam \e_s_|mux_salida|d0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N30
cycloneii_lcell_comb \e_s_|sal1|q[1] (
// Equation(s):
// \e_s_|sal1|q [1] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [1]))) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|sal1|q [1]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal1|q [1]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d0 [1]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[1] .lut_mask = 16'hA808;
defparam \e_s_|sal1|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneii_lcell_comb \e_s_|mux_salida|aux[2]~2 (
// Equation(s):
// \e_s_|mux_salida|aux[2]~2_combout  = (\uc_|sec~1_combout  & (((!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~137_combout )))) # (!\uc_|sec~1_combout  & (\microc_|memoria_|mem~96_combout ))

	.dataa(\microc_|memoria_|mem~96_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\microc_|banco_|regb~137_combout ),
	.datad(\uc_|sec~1_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[2]~2 .lut_mask = 16'h30AA;
defparam \e_s_|mux_salida|aux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
cycloneii_lcell_comb \e_s_|mux_salida|d0[2] (
// Equation(s):
// \e_s_|mux_salida|d0 [2] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [2]))) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|aux[2]~2_combout ))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[2]~2_combout ),
	.datac(\e_s_|mux_salida|d0 [2]),
	.datad(\uc_|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[2] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneii_lcell_comb \e_s_|sal1|q[2] (
// Equation(s):
// \e_s_|sal1|q [2] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [2]))) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|sal1|q [2]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal1|q [2]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d0 [2]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[2] .lut_mask = 16'hA808;
defparam \e_s_|sal1|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneii_lcell_comb \e_s_|mux_salida|aux[3]~3 (
// Equation(s):
// \e_s_|mux_salida|aux[3]~3_combout  = (\uc_|sec~1_combout  & (((!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~219_combout )))) # (!\uc_|sec~1_combout  & (\microc_|memoria_|mem~93_combout ))

	.dataa(\microc_|memoria_|mem~93_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\microc_|banco_|regb~219_combout ),
	.datad(\uc_|sec~1_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[3]~3 .lut_mask = 16'h30AA;
defparam \e_s_|mux_salida|aux[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneii_lcell_comb \e_s_|mux_salida|d0[3] (
// Equation(s):
// \e_s_|mux_salida|d0 [3] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [3])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[3]~3_combout )))

	.dataa(\e_s_|mux_salida|d0 [3]),
	.datab(vcc),
	.datac(\uc_|Equal0~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|aux[3]~3_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[3] .lut_mask = 16'hAFA0;
defparam \e_s_|mux_salida|d0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneii_lcell_comb \e_s_|sal1|q[3] (
// Equation(s):
// \e_s_|sal1|q [3] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [3])) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|sal1|q [3])))))

	.dataa(\e_s_|mux_salida|d0 [3]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|sal1|q [3]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[3] .lut_mask = 16'h8C80;
defparam \e_s_|sal1|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N22
cycloneii_lcell_comb \e_s_|mux_salida|aux[4]~4 (
// Equation(s):
// \e_s_|mux_salida|aux[4]~4_combout  = (\uc_|sec~1_combout  & (!\microc_|banco_|Equal0~0_combout  & ((\microc_|banco_|regb~197_combout )))) # (!\uc_|sec~1_combout  & (((\microc_|memoria_|mem~90_combout ))))

	.dataa(\microc_|banco_|Equal0~0_combout ),
	.datab(\microc_|memoria_|mem~90_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~197_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[4]~4 .lut_mask = 16'h5C0C;
defparam \e_s_|mux_salida|aux[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneii_lcell_comb \e_s_|mux_salida|d0[4] (
// Equation(s):
// \e_s_|mux_salida|d0 [4] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [4])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[4]~4_combout )))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d0 [4]),
	.datac(\e_s_|mux_salida|aux[4]~4_combout ),
	.datad(\uc_|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[4] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
cycloneii_lcell_comb \e_s_|sal1|q[4] (
// Equation(s):
// \e_s_|sal1|q [4] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [4])) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|sal1|q [4])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d0 [4]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|sal1|q [4]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[4] .lut_mask = 16'h8A80;
defparam \e_s_|sal1|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N2
cycloneii_lcell_comb \e_s_|mux_salida|aux[5]~5 (
// Equation(s):
// \e_s_|mux_salida|aux[5]~5_combout  = (\uc_|sec~1_combout  & (!\microc_|banco_|Equal0~0_combout  & ((\microc_|banco_|regb~239_combout )))) # (!\uc_|sec~1_combout  & (((\microc_|memoria_|mem~85_combout ))))

	.dataa(\microc_|banco_|Equal0~0_combout ),
	.datab(\microc_|memoria_|mem~85_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~239_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[5]~5 .lut_mask = 16'h5C0C;
defparam \e_s_|mux_salida|aux[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N0
cycloneii_lcell_comb \e_s_|mux_salida|d0[5] (
// Equation(s):
// \e_s_|mux_salida|d0 [5] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [5])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[5]~5_combout )))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d0 [5]),
	.datac(\e_s_|mux_salida|aux[5]~5_combout ),
	.datad(\uc_|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[5] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneii_lcell_comb \e_s_|sal1|q[5] (
// Equation(s):
// \e_s_|sal1|q [5] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [5])) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|sal1|q [5])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d0 [5]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|sal1|q [5]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[5] .lut_mask = 16'h8A80;
defparam \e_s_|sal1|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N4
cycloneii_lcell_comb \e_s_|mux_salida|aux[6]~6 (
// Equation(s):
// \e_s_|mux_salida|aux[6]~6_combout  = (\uc_|sec~1_combout  & (((!\microc_|banco_|Equal0~0_combout  & \microc_|banco_|regb~259_combout )))) # (!\uc_|sec~1_combout  & (\microc_|memoria_|mem~81_combout ))

	.dataa(\microc_|memoria_|mem~81_combout ),
	.datab(\microc_|banco_|Equal0~0_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~259_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[6]~6 .lut_mask = 16'h3A0A;
defparam \e_s_|mux_salida|aux[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N30
cycloneii_lcell_comb \e_s_|mux_salida|d0[6] (
// Equation(s):
// \e_s_|mux_salida|d0 [6] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [6]))) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|aux[6]~6_combout ))

	.dataa(vcc),
	.datab(\uc_|Equal0~0clkctrl_outclk ),
	.datac(\e_s_|mux_salida|aux[6]~6_combout ),
	.datad(\e_s_|mux_salida|d0 [6]),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[6] .lut_mask = 16'hFC30;
defparam \e_s_|mux_salida|d0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneii_lcell_comb \e_s_|sal1|q[6] (
// Equation(s):
// \e_s_|sal1|q [6] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [6]))) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|sal1|q [6]))))

	.dataa(\e_s_|sal1|q [6]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d0 [6]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[6] .lut_mask = 16'hC808;
defparam \e_s_|sal1|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N14
cycloneii_lcell_comb \e_s_|mux_salida|aux[7]~7 (
// Equation(s):
// \e_s_|mux_salida|aux[7]~7_combout  = (\uc_|sec~1_combout  & (!\microc_|banco_|Equal0~0_combout  & ((\microc_|banco_|regb~279_combout )))) # (!\uc_|sec~1_combout  & (((\microc_|memoria_|mem~78_combout ))))

	.dataa(\microc_|banco_|Equal0~0_combout ),
	.datab(\microc_|memoria_|mem~78_combout ),
	.datac(\uc_|sec~1_combout ),
	.datad(\microc_|banco_|regb~279_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|aux[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|aux[7]~7 .lut_mask = 16'h5C0C;
defparam \e_s_|mux_salida|aux[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
cycloneii_lcell_comb \e_s_|mux_salida|d0[7] (
// Equation(s):
// \e_s_|mux_salida|d0 [7] = (GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & (\e_s_|mux_salida|d0 [7])) # (!GLOBAL(\uc_|Equal0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[7]~7_combout )))

	.dataa(\e_s_|mux_salida|d0 [7]),
	.datab(vcc),
	.datac(\e_s_|mux_salida|aux[7]~7_combout ),
	.datad(\uc_|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d0 [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d0[7] .lut_mask = 16'hAAF0;
defparam \e_s_|mux_salida|d0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
cycloneii_lcell_comb \e_s_|sal1|q[7] (
// Equation(s):
// \e_s_|sal1|q [7] = (\reset~combout  & ((GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & ((\e_s_|mux_salida|d0 [7]))) # (!GLOBAL(\uc_|rwe1~0clkctrl_outclk ) & (\e_s_|sal1|q [7]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal1|q [7]),
	.datac(\uc_|rwe1~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d0 [7]),
	.cin(gnd),
	.combout(\e_s_|sal1|q [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal1|q[7] .lut_mask = 16'hA808;
defparam \e_s_|sal1|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneii_lcell_comb \uc_|rwe3~3 (
// Equation(s):
// \uc_|rwe3~3_combout  = (\microc_|memoria_|mem~69_combout  & !\microc_|memoria_|mem~70_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~70_combout ),
	.cin(gnd),
	.combout(\uc_|rwe3~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|rwe3~3 .lut_mask = 16'h00CC;
defparam \uc_|rwe3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \uc_|rwe3~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|rwe3~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|rwe3~3clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|rwe3~3clkctrl .clock_type = "global clock";
defparam \uc_|rwe3~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N14
cycloneii_lcell_comb \e_s_|mux_salida|d1[0] (
// Equation(s):
// \e_s_|mux_salida|d1 [0] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|aux[0]~0_combout ))) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|d1 [0]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d1 [0]),
	.datac(\e_s_|mux_salida|aux[0]~0_combout ),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[0] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneii_lcell_comb \uc_|rwe3~0 (
// Equation(s):
// \uc_|rwe3~0_combout  = (!\microc_|memoria_|mem~70_combout  & (\uc_|WideOr5~0_combout  & \microc_|memoria_|mem~69_combout ))

	.dataa(\microc_|memoria_|mem~70_combout ),
	.datab(\uc_|WideOr5~0_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\uc_|rwe3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|rwe3~0 .lut_mask = 16'h4400;
defparam \uc_|rwe3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \uc_|rwe3~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|rwe3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|rwe3~0clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|rwe3~0clkctrl .clock_type = "global clock";
defparam \uc_|rwe3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N12
cycloneii_lcell_comb \e_s_|sal2|q[0] (
// Equation(s):
// \e_s_|sal2|q [0] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [0])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [0])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d1 [0]),
	.datac(\uc_|rwe3~0clkctrl_outclk ),
	.datad(\e_s_|sal2|q [0]),
	.cin(gnd),
	.combout(\e_s_|sal2|q [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[0] .lut_mask = 16'h8A80;
defparam \e_s_|sal2|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N26
cycloneii_lcell_comb \e_s_|mux_salida|d1[1] (
// Equation(s):
// \e_s_|mux_salida|d1 [1] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|aux[1]~1_combout ))) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|d1 [1]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d1 [1]),
	.datac(\e_s_|mux_salida|aux[1]~1_combout ),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[1] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N18
cycloneii_lcell_comb \e_s_|sal2|q[1] (
// Equation(s):
// \e_s_|sal2|q [1] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [1])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [1])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d1 [1]),
	.datac(\uc_|rwe3~0clkctrl_outclk ),
	.datad(\e_s_|sal2|q [1]),
	.cin(gnd),
	.combout(\e_s_|sal2|q [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[1] .lut_mask = 16'h8A80;
defparam \e_s_|sal2|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneii_lcell_comb \e_s_|mux_salida|d1[2] (
// Equation(s):
// \e_s_|mux_salida|d1 [2] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|aux[2]~2_combout ))) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|d1 [2]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d1 [2]),
	.datac(\uc_|rwe3~3clkctrl_outclk ),
	.datad(\e_s_|mux_salida|aux[2]~2_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[2] .lut_mask = 16'hFC0C;
defparam \e_s_|mux_salida|d1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N16
cycloneii_lcell_comb \e_s_|sal2|q[2] (
// Equation(s):
// \e_s_|sal2|q [2] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [2])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [2])))))

	.dataa(\e_s_|mux_salida|d1 [2]),
	.datab(\reset~combout ),
	.datac(\e_s_|sal2|q [2]),
	.datad(\uc_|rwe3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal2|q [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[2] .lut_mask = 16'h88C0;
defparam \e_s_|sal2|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N8
cycloneii_lcell_comb \e_s_|mux_salida|d1[3] (
// Equation(s):
// \e_s_|mux_salida|d1 [3] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|aux[3]~3_combout ))) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|d1 [3]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d1 [3]),
	.datac(\e_s_|mux_salida|aux[3]~3_combout ),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[3] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N10
cycloneii_lcell_comb \e_s_|sal2|q[3] (
// Equation(s):
// \e_s_|sal2|q [3] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|mux_salida|d1 [3]))) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|sal2|q [3]))))

	.dataa(\e_s_|sal2|q [3]),
	.datab(\reset~combout ),
	.datac(\e_s_|mux_salida|d1 [3]),
	.datad(\uc_|rwe3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal2|q [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[3] .lut_mask = 16'hC088;
defparam \e_s_|sal2|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N26
cycloneii_lcell_comb \e_s_|mux_salida|d1[4] (
// Equation(s):
// \e_s_|mux_salida|d1 [4] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|aux[4]~4_combout )) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|d1 [4])))

	.dataa(\e_s_|mux_salida|aux[4]~4_combout ),
	.datab(\e_s_|mux_salida|d1 [4]),
	.datac(vcc),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[4] .lut_mask = 16'hAACC;
defparam \e_s_|mux_salida|d1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N4
cycloneii_lcell_comb \e_s_|sal2|q[4] (
// Equation(s):
// \e_s_|sal2|q [4] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [4])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [4])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d1 [4]),
	.datac(\uc_|rwe3~0clkctrl_outclk ),
	.datad(\e_s_|sal2|q [4]),
	.cin(gnd),
	.combout(\e_s_|sal2|q [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[4] .lut_mask = 16'h8A80;
defparam \e_s_|sal2|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N6
cycloneii_lcell_comb \e_s_|mux_salida|d1[5] (
// Equation(s):
// \e_s_|mux_salida|d1 [5] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|aux[5]~5_combout )) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|d1 [5])))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[5]~5_combout ),
	.datac(\uc_|rwe3~3clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d1 [5]),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[5] .lut_mask = 16'hCFC0;
defparam \e_s_|mux_salida|d1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneii_lcell_comb \e_s_|sal2|q[5] (
// Equation(s):
// \e_s_|sal2|q [5] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [5])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [5])))))

	.dataa(\e_s_|mux_salida|d1 [5]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe3~0clkctrl_outclk ),
	.datad(\e_s_|sal2|q [5]),
	.cin(gnd),
	.combout(\e_s_|sal2|q [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[5] .lut_mask = 16'h8C80;
defparam \e_s_|sal2|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
cycloneii_lcell_comb \e_s_|mux_salida|d1[6] (
// Equation(s):
// \e_s_|mux_salida|d1 [6] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|aux[6]~6_combout ))) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|d1 [6]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d1 [6]),
	.datac(\e_s_|mux_salida|aux[6]~6_combout ),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[6] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N4
cycloneii_lcell_comb \e_s_|sal2|q[6] (
// Equation(s):
// \e_s_|sal2|q [6] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|mux_salida|d1 [6])) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|sal2|q [6])))))

	.dataa(\e_s_|mux_salida|d1 [6]),
	.datab(\reset~combout ),
	.datac(\e_s_|sal2|q [6]),
	.datad(\uc_|rwe3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal2|q [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[6] .lut_mask = 16'h88C0;
defparam \e_s_|sal2|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
cycloneii_lcell_comb \e_s_|mux_salida|d1[7] (
// Equation(s):
// \e_s_|mux_salida|d1 [7] = (GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & (\e_s_|mux_salida|aux[7]~7_combout )) # (!GLOBAL(\uc_|rwe3~3clkctrl_outclk ) & ((\e_s_|mux_salida|d1 [7])))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[7]~7_combout ),
	.datac(\e_s_|mux_salida|d1 [7]),
	.datad(\uc_|rwe3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d1 [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d1[7] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N18
cycloneii_lcell_comb \e_s_|sal2|q[7] (
// Equation(s):
// \e_s_|sal2|q [7] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & ((\e_s_|mux_salida|d1 [7]))) # (!GLOBAL(\uc_|rwe3~0clkctrl_outclk ) & (\e_s_|sal2|q [7]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal2|q [7]),
	.datac(\e_s_|mux_salida|d1 [7]),
	.datad(\uc_|rwe3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal2|q [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal2|q[7] .lut_mask = 16'hA088;
defparam \e_s_|sal2|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneii_lcell_comb \uc_|rwe3~1 (
// Equation(s):
// \uc_|rwe3~1_combout  = (\microc_|memoria_|mem~70_combout  & (\uc_|WideOr5~0_combout  & !\microc_|memoria_|mem~69_combout ))

	.dataa(\microc_|memoria_|mem~70_combout ),
	.datab(vcc),
	.datac(\uc_|WideOr5~0_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\uc_|rwe3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|rwe3~1 .lut_mask = 16'h00A0;
defparam \uc_|rwe3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \uc_|rwe3~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|rwe3~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|rwe3~1clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|rwe3~1clkctrl .clock_type = "global clock";
defparam \uc_|rwe3~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneii_lcell_comb \e_s_|mux_salida|Decoder0~0 (
// Equation(s):
// \e_s_|mux_salida|Decoder0~0_combout  = (!\microc_|memoria_|mem~69_combout  & \microc_|memoria_|mem~70_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~70_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|Decoder0~0 .lut_mask = 16'h3300;
defparam \e_s_|mux_salida|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \e_s_|mux_salida|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\e_s_|mux_salida|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \e_s_|mux_salida|Decoder0~0clkctrl .clock_type = "global clock";
defparam \e_s_|mux_salida|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N30
cycloneii_lcell_comb \e_s_|mux_salida|d2[0] (
// Equation(s):
// \e_s_|mux_salida|d2 [0] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[0]~0_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [0]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d2 [0]),
	.datac(\e_s_|mux_salida|aux[0]~0_combout ),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[0] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N4
cycloneii_lcell_comb \e_s_|sal3|q[0] (
// Equation(s):
// \e_s_|sal3|q [0] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [0]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [0]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal3|q [0]),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d2 [0]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[0] .lut_mask = 16'hA808;
defparam \e_s_|sal3|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneii_lcell_comb \e_s_|mux_salida|d2[1] (
// Equation(s):
// \e_s_|mux_salida|d2 [1] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[1]~1_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [1]))

	.dataa(\e_s_|mux_salida|d2 [1]),
	.datab(vcc),
	.datac(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.datad(\e_s_|mux_salida|aux[1]~1_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[1] .lut_mask = 16'hFA0A;
defparam \e_s_|mux_salida|d2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N24
cycloneii_lcell_comb \e_s_|sal3|q[1] (
// Equation(s):
// \e_s_|sal3|q [1] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [1]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [1]))))

	.dataa(\e_s_|sal3|q [1]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d2 [1]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[1] .lut_mask = 16'hC808;
defparam \e_s_|sal3|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N14
cycloneii_lcell_comb \e_s_|mux_salida|d2[2] (
// Equation(s):
// \e_s_|mux_salida|d2 [2] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|aux[2]~2_combout )) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [2])))

	.dataa(\e_s_|mux_salida|aux[2]~2_combout ),
	.datab(vcc),
	.datac(\e_s_|mux_salida|d2 [2]),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[2] .lut_mask = 16'hAAF0;
defparam \e_s_|mux_salida|d2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N4
cycloneii_lcell_comb \e_s_|sal3|q[2] (
// Equation(s):
// \e_s_|sal3|q [2] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [2]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [2]))))

	.dataa(\e_s_|sal3|q [2]),
	.datab(\reset~combout ),
	.datac(\e_s_|mux_salida|d2 [2]),
	.datad(\uc_|rwe3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal3|q [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[2] .lut_mask = 16'hC088;
defparam \e_s_|sal3|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N8
cycloneii_lcell_comb \e_s_|mux_salida|d2[3] (
// Equation(s):
// \e_s_|mux_salida|d2 [3] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|aux[3]~3_combout )) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [3])))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[3]~3_combout ),
	.datac(\e_s_|mux_salida|d2 [3]),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[3] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N6
cycloneii_lcell_comb \e_s_|sal3|q[3] (
// Equation(s):
// \e_s_|sal3|q [3] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|mux_salida|d2 [3])) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|sal3|q [3])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d2 [3]),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|sal3|q [3]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[3] .lut_mask = 16'h8A80;
defparam \e_s_|sal3|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N22
cycloneii_lcell_comb \e_s_|mux_salida|d2[4] (
// Equation(s):
// \e_s_|mux_salida|d2 [4] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[4]~4_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [4]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d2 [4]),
	.datac(\e_s_|mux_salida|aux[4]~4_combout ),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[4] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N0
cycloneii_lcell_comb \e_s_|sal3|q[4] (
// Equation(s):
// \e_s_|sal3|q [4] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|mux_salida|d2 [4])) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|sal3|q [4])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d2 [4]),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|sal3|q [4]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[4] .lut_mask = 16'h8A80;
defparam \e_s_|sal3|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N20
cycloneii_lcell_comb \e_s_|mux_salida|d2[5] (
// Equation(s):
// \e_s_|mux_salida|d2 [5] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[5]~5_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [5]))

	.dataa(\e_s_|mux_salida|d2 [5]),
	.datab(vcc),
	.datac(\e_s_|mux_salida|aux[5]~5_combout ),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[5] .lut_mask = 16'hF0AA;
defparam \e_s_|mux_salida|d2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneii_lcell_comb \e_s_|sal3|q[5] (
// Equation(s):
// \e_s_|sal3|q [5] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [5]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [5]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal3|q [5]),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d2 [5]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[5] .lut_mask = 16'hA808;
defparam \e_s_|sal3|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneii_lcell_comb \e_s_|mux_salida|d2[6] (
// Equation(s):
// \e_s_|mux_salida|d2 [6] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[6]~6_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [6]))

	.dataa(\e_s_|mux_salida|d2 [6]),
	.datab(vcc),
	.datac(\e_s_|mux_salida|aux[6]~6_combout ),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[6] .lut_mask = 16'hF0AA;
defparam \e_s_|mux_salida|d2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneii_lcell_comb \e_s_|sal3|q[6] (
// Equation(s):
// \e_s_|sal3|q [6] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [6]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [6]))))

	.dataa(\e_s_|sal3|q [6]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d2 [6]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[6] .lut_mask = 16'hC808;
defparam \e_s_|sal3|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
cycloneii_lcell_comb \e_s_|mux_salida|d2[7] (
// Equation(s):
// \e_s_|mux_salida|d2 [7] = (GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & ((\e_s_|mux_salida|aux[7]~7_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ) & (\e_s_|mux_salida|d2 [7]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d2 [7]),
	.datac(\e_s_|mux_salida|aux[7]~7_combout ),
	.datad(\e_s_|mux_salida|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d2 [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d2[7] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneii_lcell_comb \e_s_|sal3|q[7] (
// Equation(s):
// \e_s_|sal3|q [7] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & ((\e_s_|mux_salida|d2 [7]))) # (!GLOBAL(\uc_|rwe3~1clkctrl_outclk ) & (\e_s_|sal3|q [7]))))

	.dataa(\e_s_|sal3|q [7]),
	.datab(\reset~combout ),
	.datac(\uc_|rwe3~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d2 [7]),
	.cin(gnd),
	.combout(\e_s_|sal3|q [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal3|q[7] .lut_mask = 16'hC808;
defparam \e_s_|sal3|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneii_lcell_comb \e_s_|mux_salida|Decoder0~1 (
// Equation(s):
// \e_s_|mux_salida|Decoder0~1_combout  = (\microc_|memoria_|mem~69_combout  & \microc_|memoria_|mem~70_combout )

	.dataa(vcc),
	.datab(\microc_|memoria_|mem~69_combout ),
	.datac(vcc),
	.datad(\microc_|memoria_|mem~70_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|Decoder0~1 .lut_mask = 16'hCC00;
defparam \e_s_|mux_salida|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \e_s_|mux_salida|Decoder0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\e_s_|mux_salida|Decoder0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ));
// synopsys translate_off
defparam \e_s_|mux_salida|Decoder0~1clkctrl .clock_type = "global clock";
defparam \e_s_|mux_salida|Decoder0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N28
cycloneii_lcell_comb \e_s_|mux_salida|d3[0] (
// Equation(s):
// \e_s_|mux_salida|d3 [0] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[0]~0_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [0]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d3 [0]),
	.datac(\e_s_|mux_salida|aux[0]~0_combout ),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[0] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneii_lcell_comb \uc_|rwe3~2 (
// Equation(s):
// \uc_|rwe3~2_combout  = (\microc_|memoria_|mem~70_combout  & (\uc_|WideOr5~0_combout  & \microc_|memoria_|mem~69_combout ))

	.dataa(\microc_|memoria_|mem~70_combout ),
	.datab(vcc),
	.datac(\uc_|WideOr5~0_combout ),
	.datad(\microc_|memoria_|mem~69_combout ),
	.cin(gnd),
	.combout(\uc_|rwe3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc_|rwe3~2 .lut_mask = 16'hA000;
defparam \uc_|rwe3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \uc_|rwe3~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\uc_|rwe3~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uc_|rwe3~2clkctrl_outclk ));
// synopsys translate_off
defparam \uc_|rwe3~2clkctrl .clock_type = "global clock";
defparam \uc_|rwe3~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N16
cycloneii_lcell_comb \e_s_|sal4|q[0] (
// Equation(s):
// \e_s_|sal4|q [0] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|mux_salida|d3 [0])) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|sal4|q [0])))))

	.dataa(\e_s_|mux_salida|d3 [0]),
	.datab(\reset~combout ),
	.datac(\e_s_|sal4|q [0]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [0]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[0] .lut_mask = 16'h88C0;
defparam \e_s_|sal4|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneii_lcell_comb \e_s_|mux_salida|d3[1] (
// Equation(s):
// \e_s_|mux_salida|d3 [1] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[1]~1_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [1]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d3 [1]),
	.datac(\e_s_|mux_salida|aux[1]~1_combout ),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[1] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneii_lcell_comb \e_s_|sal4|q[1] (
// Equation(s):
// \e_s_|sal4|q [1] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [1]))) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|sal4|q [1]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal4|q [1]),
	.datac(\e_s_|mux_salida|d3 [1]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [1]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[1] .lut_mask = 16'hA088;
defparam \e_s_|sal4|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneii_lcell_comb \e_s_|mux_salida|d3[2] (
// Equation(s):
// \e_s_|mux_salida|d3 [2] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[2]~2_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [2]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d3 [2]),
	.datac(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|aux[2]~2_combout ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[2] .lut_mask = 16'hFC0C;
defparam \e_s_|mux_salida|d3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneii_lcell_comb \e_s_|sal4|q[2] (
// Equation(s):
// \e_s_|sal4|q [2] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|mux_salida|d3 [2])) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|sal4|q [2])))))

	.dataa(\reset~combout ),
	.datab(\e_s_|mux_salida|d3 [2]),
	.datac(\e_s_|sal4|q [2]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [2]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[2] .lut_mask = 16'h88A0;
defparam \e_s_|sal4|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N14
cycloneii_lcell_comb \e_s_|mux_salida|d3[3] (
// Equation(s):
// \e_s_|mux_salida|d3 [3] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[3]~3_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [3]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d3 [3]),
	.datac(\e_s_|mux_salida|aux[3]~3_combout ),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[3] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d3[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N0
cycloneii_lcell_comb \e_s_|sal4|q[3] (
// Equation(s):
// \e_s_|sal4|q [3] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [3]))) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|sal4|q [3]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal4|q [3]),
	.datac(\e_s_|mux_salida|d3 [3]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [3]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[3] .lut_mask = 16'hA088;
defparam \e_s_|sal4|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N20
cycloneii_lcell_comb \e_s_|mux_salida|d3[4] (
// Equation(s):
// \e_s_|mux_salida|d3 [4] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[4]~4_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [4]))

	.dataa(\e_s_|mux_salida|d3 [4]),
	.datab(vcc),
	.datac(\e_s_|mux_salida|aux[4]~4_combout ),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[4] .lut_mask = 16'hF0AA;
defparam \e_s_|mux_salida|d3[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N14
cycloneii_lcell_comb \e_s_|sal4|q[4] (
// Equation(s):
// \e_s_|sal4|q [4] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|mux_salida|d3 [4])) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|sal4|q [4])))))

	.dataa(\e_s_|mux_salida|d3 [4]),
	.datab(\reset~combout ),
	.datac(\e_s_|sal4|q [4]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [4]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[4] .lut_mask = 16'h88C0;
defparam \e_s_|sal4|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N14
cycloneii_lcell_comb \e_s_|mux_salida|d3[5] (
// Equation(s):
// \e_s_|mux_salida|d3 [5] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|aux[5]~5_combout )) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [5])))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[5]~5_combout ),
	.datac(\e_s_|mux_salida|d3 [5]),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[5] .lut_mask = 16'hCCF0;
defparam \e_s_|mux_salida|d3[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneii_lcell_comb \e_s_|sal4|q[5] (
// Equation(s):
// \e_s_|sal4|q [5] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [5]))) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|sal4|q [5]))))

	.dataa(\reset~combout ),
	.datab(\e_s_|sal4|q [5]),
	.datac(\e_s_|mux_salida|d3 [5]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [5]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[5] .lut_mask = 16'hA088;
defparam \e_s_|sal4|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneii_lcell_comb \e_s_|mux_salida|d3[6] (
// Equation(s):
// \e_s_|mux_salida|d3 [6] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|aux[6]~6_combout ))) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|d3 [6]))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|d3 [6]),
	.datac(\e_s_|mux_salida|aux[6]~6_combout ),
	.datad(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[6] .lut_mask = 16'hF0CC;
defparam \e_s_|mux_salida|d3[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N28
cycloneii_lcell_comb \e_s_|sal4|q[6] (
// Equation(s):
// \e_s_|sal4|q [6] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [6]))) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|sal4|q [6]))))

	.dataa(\e_s_|sal4|q [6]),
	.datab(\reset~combout ),
	.datac(\e_s_|mux_salida|d3 [6]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [6]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[6] .lut_mask = 16'hC088;
defparam \e_s_|sal4|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
cycloneii_lcell_comb \e_s_|mux_salida|d3[7] (
// Equation(s):
// \e_s_|mux_salida|d3 [7] = (GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & (\e_s_|mux_salida|aux[7]~7_combout )) # (!GLOBAL(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [7])))

	.dataa(vcc),
	.datab(\e_s_|mux_salida|aux[7]~7_combout ),
	.datac(\e_s_|mux_salida|Decoder0~1clkctrl_outclk ),
	.datad(\e_s_|mux_salida|d3 [7]),
	.cin(gnd),
	.combout(\e_s_|mux_salida|d3 [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|mux_salida|d3[7] .lut_mask = 16'hCFC0;
defparam \e_s_|mux_salida|d3[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
cycloneii_lcell_comb \e_s_|sal4|q[7] (
// Equation(s):
// \e_s_|sal4|q [7] = (\reset~combout  & ((GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & ((\e_s_|mux_salida|d3 [7]))) # (!GLOBAL(\uc_|rwe3~2clkctrl_outclk ) & (\e_s_|sal4|q [7]))))

	.dataa(\e_s_|sal4|q [7]),
	.datab(\reset~combout ),
	.datac(\e_s_|mux_salida|d3 [7]),
	.datad(\uc_|rwe3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\e_s_|sal4|q [7]),
	.cout());
// synopsys translate_off
defparam \e_s_|sal4|q[7] .lut_mask = 16'hC088;
defparam \e_s_|sal4|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \VGA_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\VGA_CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK));
// synopsys translate_off
defparam \VGA_CLOCK~I .input_async_reset = "none";
defparam \VGA_CLOCK~I .input_power_up = "low";
defparam \VGA_CLOCK~I .input_register_mode = "none";
defparam \VGA_CLOCK~I .input_sync_reset = "none";
defparam \VGA_CLOCK~I .oe_async_reset = "none";
defparam \VGA_CLOCK~I .oe_power_up = "low";
defparam \VGA_CLOCK~I .oe_register_mode = "none";
defparam \VGA_CLOCK~I .oe_sync_reset = "none";
defparam \VGA_CLOCK~I .operation_mode = "input";
defparam \VGA_CLOCK~I .output_async_reset = "none";
defparam \VGA_CLOCK~I .output_power_up = "low";
defparam \VGA_CLOCK~I .output_register_mode = "none";
defparam \VGA_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \VGA1|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\VGA_CLOCK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA1|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA1|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA1|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA1|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA1|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA1|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA1|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA1|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA1|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA1|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA1|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA1|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA1|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA1|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA1|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA1|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA1|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA1|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA1|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA1|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA1|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA1|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA1|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA1|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA1|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA1|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA1|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA1|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA1|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA1|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA1|mypll|altpll_component|pll .m = 16;
defparam \VGA1|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA1|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA1|mypll|altpll_component|pll .n = 1;
defparam \VGA1|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA1|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA1|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA1|mypll|altpll_component|pll .pll_compensation_delay = 5937;
defparam \VGA1|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA1|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA1|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA1|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA1|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA1|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA1|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \VGA1|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA1|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA1|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA1|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \VGA_CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA_CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA_CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA_CLOCK~clkctrl .clock_type = "global clock";
defparam \VGA_CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N0
cycloneii_lcell_comb \VGA1|controller|Add0~0 (
// Equation(s):
// \VGA1|controller|Add0~0_combout  = \VGA1|controller|xCounter [0] $ (VCC)
// \VGA1|controller|Add0~1  = CARRY(\VGA1|controller|xCounter [0])

	.dataa(vcc),
	.datab(\VGA1|controller|xCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1|controller|Add0~0_combout ),
	.cout(\VGA1|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA1|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N11
cycloneii_lcell_ff \VGA1|controller|xCounter[0] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|Add0~0_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [0]));

// Location: LCCOMB_X46_Y9_N2
cycloneii_lcell_comb \VGA1|controller|Add0~2 (
// Equation(s):
// \VGA1|controller|Add0~2_combout  = (\VGA1|controller|xCounter [1] & (!\VGA1|controller|Add0~1 )) # (!\VGA1|controller|xCounter [1] & ((\VGA1|controller|Add0~1 ) # (GND)))
// \VGA1|controller|Add0~3  = CARRY((!\VGA1|controller|Add0~1 ) # (!\VGA1|controller|xCounter [1]))

	.dataa(vcc),
	.datab(\VGA1|controller|xCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~1 ),
	.combout(\VGA1|controller|Add0~2_combout ),
	.cout(\VGA1|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y9_N15
cycloneii_lcell_ff \VGA1|controller|xCounter[1] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|Add0~2_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [1]));

// Location: LCCOMB_X46_Y9_N4
cycloneii_lcell_comb \VGA1|controller|Add0~4 (
// Equation(s):
// \VGA1|controller|Add0~4_combout  = (\VGA1|controller|xCounter [2] & (\VGA1|controller|Add0~3  $ (GND))) # (!\VGA1|controller|xCounter [2] & (!\VGA1|controller|Add0~3  & VCC))
// \VGA1|controller|Add0~5  = CARRY((\VGA1|controller|xCounter [2] & !\VGA1|controller|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA1|controller|xCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~3 ),
	.combout(\VGA1|controller|Add0~4_combout ),
	.cout(\VGA1|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA1|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y9_N5
cycloneii_lcell_ff \VGA1|controller|xCounter[2] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [2]));

// Location: LCCOMB_X46_Y9_N6
cycloneii_lcell_comb \VGA1|controller|Add0~6 (
// Equation(s):
// \VGA1|controller|Add0~6_combout  = (\VGA1|controller|xCounter [3] & (!\VGA1|controller|Add0~5 )) # (!\VGA1|controller|xCounter [3] & ((\VGA1|controller|Add0~5 ) # (GND)))
// \VGA1|controller|Add0~7  = CARRY((!\VGA1|controller|Add0~5 ) # (!\VGA1|controller|xCounter [3]))

	.dataa(\VGA1|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~5 ),
	.combout(\VGA1|controller|Add0~6_combout ),
	.cout(\VGA1|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA1|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb \VGA1|controller|Add0~8 (
// Equation(s):
// \VGA1|controller|Add0~8_combout  = (\VGA1|controller|xCounter [4] & (\VGA1|controller|Add0~7  $ (GND))) # (!\VGA1|controller|xCounter [4] & (!\VGA1|controller|Add0~7  & VCC))
// \VGA1|controller|Add0~9  = CARRY((\VGA1|controller|xCounter [4] & !\VGA1|controller|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA1|controller|xCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~7 ),
	.combout(\VGA1|controller|Add0~8_combout ),
	.cout(\VGA1|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA1|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y9_N9
cycloneii_lcell_ff \VGA1|controller|xCounter[4] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [4]));

// Location: LCCOMB_X46_Y9_N10
cycloneii_lcell_comb \VGA1|controller|Add0~10 (
// Equation(s):
// \VGA1|controller|Add0~10_combout  = (\VGA1|controller|xCounter [5] & (!\VGA1|controller|Add0~9 )) # (!\VGA1|controller|xCounter [5] & ((\VGA1|controller|Add0~9 ) # (GND)))
// \VGA1|controller|Add0~11  = CARRY((!\VGA1|controller|Add0~9 ) # (!\VGA1|controller|xCounter [5]))

	.dataa(\VGA1|controller|xCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~9 ),
	.combout(\VGA1|controller|Add0~10_combout ),
	.cout(\VGA1|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA1|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N12
cycloneii_lcell_comb \VGA1|controller|Add0~12 (
// Equation(s):
// \VGA1|controller|Add0~12_combout  = (\VGA1|controller|xCounter [6] & (\VGA1|controller|Add0~11  $ (GND))) # (!\VGA1|controller|xCounter [6] & (!\VGA1|controller|Add0~11  & VCC))
// \VGA1|controller|Add0~13  = CARRY((\VGA1|controller|xCounter [6] & !\VGA1|controller|Add0~11 ))

	.dataa(\VGA1|controller|xCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~11 ),
	.combout(\VGA1|controller|Add0~12_combout ),
	.cout(\VGA1|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA1|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N14
cycloneii_lcell_comb \VGA1|controller|Add0~14 (
// Equation(s):
// \VGA1|controller|Add0~14_combout  = (\VGA1|controller|xCounter [7] & (!\VGA1|controller|Add0~13 )) # (!\VGA1|controller|xCounter [7] & ((\VGA1|controller|Add0~13 ) # (GND)))
// \VGA1|controller|Add0~15  = CARRY((!\VGA1|controller|Add0~13 ) # (!\VGA1|controller|xCounter [7]))

	.dataa(vcc),
	.datab(\VGA1|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~13 ),
	.combout(\VGA1|controller|Add0~14_combout ),
	.cout(\VGA1|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y9_N15
cycloneii_lcell_ff \VGA1|controller|xCounter[7] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [7]));

// Location: LCCOMB_X46_Y9_N16
cycloneii_lcell_comb \VGA1|controller|Add0~16 (
// Equation(s):
// \VGA1|controller|Add0~16_combout  = (\VGA1|controller|xCounter [8] & (\VGA1|controller|Add0~15  $ (GND))) # (!\VGA1|controller|xCounter [8] & (!\VGA1|controller|Add0~15  & VCC))
// \VGA1|controller|Add0~17  = CARRY((\VGA1|controller|xCounter [8] & !\VGA1|controller|Add0~15 ))

	.dataa(\VGA1|controller|xCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add0~15 ),
	.combout(\VGA1|controller|Add0~16_combout ),
	.cout(\VGA1|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA1|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA1|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N18
cycloneii_lcell_comb \VGA1|controller|Add0~18 (
// Equation(s):
// \VGA1|controller|Add0~18_combout  = \VGA1|controller|Add0~17  $ (\VGA1|controller|xCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|xCounter [9]),
	.cin(\VGA1|controller|Add0~17 ),
	.combout(\VGA1|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA1|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \VGA1|controller|xCounter~0 (
// Equation(s):
// \VGA1|controller|xCounter~0_combout  = (!\VGA1|controller|Equal0~2_combout  & \VGA1|controller|Add0~18_combout )

	.dataa(vcc),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(vcc),
	.datad(\VGA1|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|xCounter~0 .lut_mask = 16'h3300;
defparam \VGA1|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N29
cycloneii_lcell_ff \VGA1|controller|xCounter[9] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [9]));

// Location: LCFF_X46_Y9_N13
cycloneii_lcell_ff \VGA1|controller|xCounter[6] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [6]));

// Location: LCCOMB_X46_Y9_N20
cycloneii_lcell_comb \VGA1|controller|xCounter~1 (
// Equation(s):
// \VGA1|controller|xCounter~1_combout  = (\VGA1|controller|Add0~16_combout  & !\VGA1|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA1|controller|Add0~16_combout ),
	.datad(\VGA1|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|xCounter~1 .lut_mask = 16'h00F0;
defparam \VGA1|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N5
cycloneii_lcell_ff \VGA1|controller|xCounter[8] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|xCounter~1_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [8]));

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb \VGA1|controller|Equal0~0 (
// Equation(s):
// \VGA1|controller|Equal0~0_combout  = (!\VGA1|controller|xCounter [5] & (\VGA1|controller|xCounter [9] & (!\VGA1|controller|xCounter [6] & \VGA1|controller|xCounter [8])))

	.dataa(\VGA1|controller|xCounter [5]),
	.datab(\VGA1|controller|xCounter [9]),
	.datac(\VGA1|controller|xCounter [6]),
	.datad(\VGA1|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA1|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \VGA1|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N7
cycloneii_lcell_ff \VGA1|controller|xCounter[3] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [3]));

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb \VGA1|controller|Equal0~1 (
// Equation(s):
// \VGA1|controller|Equal0~1_combout  = (!\VGA1|controller|xCounter [7] & (\VGA1|controller|xCounter [2] & (\VGA1|controller|xCounter [4] & \VGA1|controller|xCounter [3])))

	.dataa(\VGA1|controller|xCounter [7]),
	.datab(\VGA1|controller|xCounter [2]),
	.datac(\VGA1|controller|xCounter [4]),
	.datad(\VGA1|controller|xCounter [3]),
	.cin(gnd),
	.combout(\VGA1|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|Equal0~1 .lut_mask = 16'h4000;
defparam \VGA1|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N6
cycloneii_lcell_comb \VGA1|controller|Equal0~2 (
// Equation(s):
// \VGA1|controller|Equal0~2_combout  = (\VGA1|controller|xCounter [1] & (\VGA1|controller|Equal0~0_combout  & (\VGA1|controller|Equal0~1_combout  & \VGA1|controller|xCounter [0])))

	.dataa(\VGA1|controller|xCounter [1]),
	.datab(\VGA1|controller|Equal0~0_combout ),
	.datac(\VGA1|controller|Equal0~1_combout ),
	.datad(\VGA1|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA1|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA1|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \VGA1|controller|Add1~0 (
// Equation(s):
// \VGA1|controller|Add1~0_combout  = \VGA1|controller|yCounter [0] $ (VCC)
// \VGA1|controller|Add1~1  = CARRY(\VGA1|controller|yCounter [0])

	.dataa(vcc),
	.datab(\VGA1|controller|yCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1|controller|Add1~0_combout ),
	.cout(\VGA1|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA1|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \VGA1|controller|yCounter[0]~9 (
// Equation(s):
// \VGA1|controller|yCounter[0]~9_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & ((\VGA1|controller|Add1~0_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [0]))))

	.dataa(\VGA1|controller|always1~2_combout ),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(\VGA1|controller|yCounter [0]),
	.datad(\VGA1|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[0]~9 .lut_mask = 16'h7430;
defparam \VGA1|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N31
cycloneii_lcell_ff \VGA1|controller|yCounter[0] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [0]));

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \VGA1|controller|Add1~2 (
// Equation(s):
// \VGA1|controller|Add1~2_combout  = (\VGA1|controller|yCounter [1] & (!\VGA1|controller|Add1~1 )) # (!\VGA1|controller|yCounter [1] & ((\VGA1|controller|Add1~1 ) # (GND)))
// \VGA1|controller|Add1~3  = CARRY((!\VGA1|controller|Add1~1 ) # (!\VGA1|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\VGA1|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~1 ),
	.combout(\VGA1|controller|Add1~2_combout ),
	.cout(\VGA1|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \VGA1|controller|yCounter[1]~8 (
// Equation(s):
// \VGA1|controller|yCounter[1]~8_combout  = (\VGA1|controller|Equal0~2_combout  & (((!\VGA1|controller|always1~2_combout  & \VGA1|controller|Add1~2_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (\VGA1|controller|yCounter [1]))

	.dataa(\VGA1|controller|yCounter [1]),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(\VGA1|controller|always1~2_combout ),
	.datad(\VGA1|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[1]~8 .lut_mask = 16'h2E22;
defparam \VGA1|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N19
cycloneii_lcell_ff \VGA1|controller|yCounter[1] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|yCounter[1]~8_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [1]));

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \VGA1|controller|Add1~4 (
// Equation(s):
// \VGA1|controller|Add1~4_combout  = (\VGA1|controller|yCounter [2] & (\VGA1|controller|Add1~3  $ (GND))) # (!\VGA1|controller|yCounter [2] & (!\VGA1|controller|Add1~3  & VCC))
// \VGA1|controller|Add1~5  = CARRY((\VGA1|controller|yCounter [2] & !\VGA1|controller|Add1~3 ))

	.dataa(vcc),
	.datab(\VGA1|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~3 ),
	.combout(\VGA1|controller|Add1~4_combout ),
	.cout(\VGA1|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA1|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \VGA1|controller|yCounter[2]~7 (
// Equation(s):
// \VGA1|controller|yCounter[2]~7_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & ((\VGA1|controller|Add1~4_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [2]))))

	.dataa(\VGA1|controller|always1~2_combout ),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(\VGA1|controller|yCounter [2]),
	.datad(\VGA1|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[2]~7 .lut_mask = 16'h7430;
defparam \VGA1|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \VGA1|controller|yCounter[2] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|yCounter[2]~7_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [2]));

// Location: LCCOMB_X49_Y9_N8
cycloneii_lcell_comb \VGA1|controller|Add1~6 (
// Equation(s):
// \VGA1|controller|Add1~6_combout  = (\VGA1|controller|yCounter [3] & (!\VGA1|controller|Add1~5 )) # (!\VGA1|controller|yCounter [3] & ((\VGA1|controller|Add1~5 ) # (GND)))
// \VGA1|controller|Add1~7  = CARRY((!\VGA1|controller|Add1~5 ) # (!\VGA1|controller|yCounter [3]))

	.dataa(vcc),
	.datab(\VGA1|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~5 ),
	.combout(\VGA1|controller|Add1~6_combout ),
	.cout(\VGA1|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \VGA1|controller|yCounter[3]~6 (
// Equation(s):
// \VGA1|controller|yCounter[3]~6_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & (\VGA1|controller|Add1~6_combout ))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [3]))))

	.dataa(\VGA1|controller|always1~2_combout ),
	.datab(\VGA1|controller|Add1~6_combout ),
	.datac(\VGA1|controller|yCounter [3]),
	.datad(\VGA1|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[3]~6 .lut_mask = 16'h44F0;
defparam \VGA1|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff \VGA1|controller|yCounter[3] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|yCounter[3]~6_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [3]));

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \VGA1|controller|Add1~8 (
// Equation(s):
// \VGA1|controller|Add1~8_combout  = (\VGA1|controller|yCounter [4] & (\VGA1|controller|Add1~7  $ (GND))) # (!\VGA1|controller|yCounter [4] & (!\VGA1|controller|Add1~7  & VCC))
// \VGA1|controller|Add1~9  = CARRY((\VGA1|controller|yCounter [4] & !\VGA1|controller|Add1~7 ))

	.dataa(\VGA1|controller|yCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~7 ),
	.combout(\VGA1|controller|Add1~8_combout ),
	.cout(\VGA1|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA1|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \VGA1|controller|Add1~10 (
// Equation(s):
// \VGA1|controller|Add1~10_combout  = (\VGA1|controller|yCounter [5] & (!\VGA1|controller|Add1~9 )) # (!\VGA1|controller|yCounter [5] & ((\VGA1|controller|Add1~9 ) # (GND)))
// \VGA1|controller|Add1~11  = CARRY((!\VGA1|controller|Add1~9 ) # (!\VGA1|controller|yCounter [5]))

	.dataa(vcc),
	.datab(\VGA1|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~9 ),
	.combout(\VGA1|controller|Add1~10_combout ),
	.cout(\VGA1|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \VGA1|controller|yCounter[5]~3 (
// Equation(s):
// \VGA1|controller|yCounter[5]~3_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & ((\VGA1|controller|Add1~10_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [5]))))

	.dataa(\VGA1|controller|always1~2_combout ),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(\VGA1|controller|yCounter [5]),
	.datad(\VGA1|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[5]~3 .lut_mask = 16'h7430;
defparam \VGA1|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff \VGA1|controller|yCounter[5] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [5]));

// Location: LCCOMB_X49_Y9_N14
cycloneii_lcell_comb \VGA1|controller|Add1~12 (
// Equation(s):
// \VGA1|controller|Add1~12_combout  = (\VGA1|controller|yCounter [6] & (\VGA1|controller|Add1~11  $ (GND))) # (!\VGA1|controller|yCounter [6] & (!\VGA1|controller|Add1~11  & VCC))
// \VGA1|controller|Add1~13  = CARRY((\VGA1|controller|yCounter [6] & !\VGA1|controller|Add1~11 ))

	.dataa(\VGA1|controller|yCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~11 ),
	.combout(\VGA1|controller|Add1~12_combout ),
	.cout(\VGA1|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA1|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \VGA1|controller|yCounter[6]~2 (
// Equation(s):
// \VGA1|controller|yCounter[6]~2_combout  = (\VGA1|controller|Equal0~2_combout  & (((!\VGA1|controller|always1~2_combout  & \VGA1|controller|Add1~12_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (\VGA1|controller|yCounter [6]))

	.dataa(\VGA1|controller|yCounter [6]),
	.datab(\VGA1|controller|always1~2_combout ),
	.datac(\VGA1|controller|Add1~12_combout ),
	.datad(\VGA1|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[6]~2 .lut_mask = 16'h30AA;
defparam \VGA1|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N3
cycloneii_lcell_ff \VGA1|controller|yCounter[6] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|yCounter[6]~2_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [6]));

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \VGA1|controller|Add1~16 (
// Equation(s):
// \VGA1|controller|Add1~16_combout  = (\VGA1|controller|yCounter [8] & (\VGA1|controller|Add1~15  $ (GND))) # (!\VGA1|controller|yCounter [8] & (!\VGA1|controller|Add1~15  & VCC))
// \VGA1|controller|Add1~17  = CARRY((\VGA1|controller|yCounter [8] & !\VGA1|controller|Add1~15 ))

	.dataa(\VGA1|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|Add1~15 ),
	.combout(\VGA1|controller|Add1~16_combout ),
	.cout(\VGA1|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA1|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA1|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \VGA1|controller|Add1~18 (
// Equation(s):
// \VGA1|controller|Add1~18_combout  = \VGA1|controller|Add1~17  $ (\VGA1|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|yCounter [9]),
	.cin(\VGA1|controller|Add1~17 ),
	.combout(\VGA1|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA1|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \VGA1|controller|yCounter[9]~4 (
// Equation(s):
// \VGA1|controller|yCounter[9]~4_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & ((\VGA1|controller|Add1~18_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [9]))))

	.dataa(\VGA1|controller|Equal0~2_combout ),
	.datab(\VGA1|controller|always1~2_combout ),
	.datac(\VGA1|controller|yCounter [9]),
	.datad(\VGA1|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[9]~4 .lut_mask = 16'h7250;
defparam \VGA1|controller|yCounter[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N13
cycloneii_lcell_ff \VGA1|controller|yCounter[9] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|yCounter[9]~4_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [9]));

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \VGA1|controller|always1~0 (
// Equation(s):
// \VGA1|controller|always1~0_combout  = (!\VGA1|controller|yCounter [4] & (\VGA1|controller|yCounter [9] & (\VGA1|controller|yCounter [2] & \VGA1|controller|yCounter [3])))

	.dataa(\VGA1|controller|yCounter [4]),
	.datab(\VGA1|controller|yCounter [9]),
	.datac(\VGA1|controller|yCounter [2]),
	.datad(\VGA1|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA1|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA1|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \VGA1|controller|always1~2 (
// Equation(s):
// \VGA1|controller|always1~2_combout  = (\VGA1|controller|always1~1_combout  & (!\VGA1|controller|yCounter [6] & (!\VGA1|controller|yCounter [5] & \VGA1|controller|always1~0_combout )))

	.dataa(\VGA1|controller|always1~1_combout ),
	.datab(\VGA1|controller|yCounter [6]),
	.datac(\VGA1|controller|yCounter [5]),
	.datad(\VGA1|controller|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|always1~2 .lut_mask = 16'h0200;
defparam \VGA1|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \VGA1|controller|yCounter[8]~0 (
// Equation(s):
// \VGA1|controller|yCounter[8]~0_combout  = (\VGA1|controller|Equal0~2_combout  & (!\VGA1|controller|always1~2_combout  & ((\VGA1|controller|Add1~16_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [8]))))

	.dataa(\VGA1|controller|Equal0~2_combout ),
	.datab(\VGA1|controller|always1~2_combout ),
	.datac(\VGA1|controller|yCounter [8]),
	.datad(\VGA1|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[8]~0 .lut_mask = 16'h7250;
defparam \VGA1|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N9
cycloneii_lcell_ff \VGA1|controller|yCounter[8] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|yCounter[8]~0_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [8]));

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \VGA1|controller|yCounter[7]~1 (
// Equation(s):
// \VGA1|controller|yCounter[7]~1_combout  = (\VGA1|controller|Equal0~2_combout  & (\VGA1|controller|Add1~14_combout  & ((!\VGA1|controller|always1~2_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (((\VGA1|controller|yCounter [7]))))

	.dataa(\VGA1|controller|Add1~14_combout ),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(\VGA1|controller|yCounter [7]),
	.datad(\VGA1|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[7]~1 .lut_mask = 16'h30B8;
defparam \VGA1|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N25
cycloneii_lcell_ff \VGA1|controller|yCounter[7] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [7]));

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \VGA1|controller|yCounter[4]~5 (
// Equation(s):
// \VGA1|controller|yCounter[4]~5_combout  = (\VGA1|controller|Equal0~2_combout  & (((!\VGA1|controller|always1~2_combout  & \VGA1|controller|Add1~8_combout )))) # (!\VGA1|controller|Equal0~2_combout  & (\VGA1|controller|yCounter [4]))

	.dataa(\VGA1|controller|yCounter [4]),
	.datab(\VGA1|controller|always1~2_combout ),
	.datac(\VGA1|controller|Add1~8_combout ),
	.datad(\VGA1|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|yCounter[4]~5 .lut_mask = 16'h30AA;
defparam \VGA1|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N7
cycloneii_lcell_ff \VGA1|controller|yCounter[4] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|yCounter[4]~5_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|yCounter [4]));

// Location: LCCOMB_X43_Y9_N8
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~4_combout  = ((\VGA1|controller|yCounter [6] $ (\VGA1|controller|yCounter [4] $ (!\VGA1|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA1|controller|controller_translator|Add0~5  = CARRY((\VGA1|controller|yCounter [6] & ((\VGA1|controller|yCounter [4]) # (!\VGA1|controller|controller_translator|Add0~3 ))) # (!\VGA1|controller|yCounter [6] & (\VGA1|controller|yCounter [4] & 
// !\VGA1|controller|controller_translator|Add0~3 )))

	.dataa(\VGA1|controller|yCounter [6]),
	.datab(\VGA1|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~3 ),
	.combout(\VGA1|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA1|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N10
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~6_combout  = (\VGA1|controller|yCounter [5] & ((\VGA1|controller|yCounter [7] & (\VGA1|controller|controller_translator|Add0~5  & VCC)) # (!\VGA1|controller|yCounter [7] & 
// (!\VGA1|controller|controller_translator|Add0~5 )))) # (!\VGA1|controller|yCounter [5] & ((\VGA1|controller|yCounter [7] & (!\VGA1|controller|controller_translator|Add0~5 )) # (!\VGA1|controller|yCounter [7] & 
// ((\VGA1|controller|controller_translator|Add0~5 ) # (GND)))))
// \VGA1|controller|controller_translator|Add0~7  = CARRY((\VGA1|controller|yCounter [5] & (!\VGA1|controller|yCounter [7] & !\VGA1|controller|controller_translator|Add0~5 )) # (!\VGA1|controller|yCounter [5] & 
// ((!\VGA1|controller|controller_translator|Add0~5 ) # (!\VGA1|controller|yCounter [7]))))

	.dataa(\VGA1|controller|yCounter [5]),
	.datab(\VGA1|controller|yCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~5 ),
	.combout(\VGA1|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA1|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N12
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~8_combout  = ((\VGA1|controller|yCounter [6] $ (\VGA1|controller|yCounter [8] $ (!\VGA1|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA1|controller|controller_translator|Add0~9  = CARRY((\VGA1|controller|yCounter [6] & ((\VGA1|controller|yCounter [8]) # (!\VGA1|controller|controller_translator|Add0~7 ))) # (!\VGA1|controller|yCounter [6] & (\VGA1|controller|yCounter [8] & 
// !\VGA1|controller|controller_translator|Add0~7 )))

	.dataa(\VGA1|controller|yCounter [6]),
	.datab(\VGA1|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~7 ),
	.combout(\VGA1|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA1|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N14
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~10_combout  = (\VGA1|controller|yCounter [7] & (!\VGA1|controller|controller_translator|Add0~9 )) # (!\VGA1|controller|yCounter [7] & ((\VGA1|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA1|controller|controller_translator|Add0~11  = CARRY((!\VGA1|controller|controller_translator|Add0~9 ) # (!\VGA1|controller|yCounter [7]))

	.dataa(\VGA1|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~9 ),
	.combout(\VGA1|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA1|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA1|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N10
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[5]~0_combout  = (\VGA1|controller|xCounter [7] & (\VGA1|controller|yCounter [2] $ (VCC))) # (!\VGA1|controller|xCounter [7] & (\VGA1|controller|yCounter [2] & VCC))
// \VGA1|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA1|controller|xCounter [7] & \VGA1|controller|yCounter [2]))

	.dataa(\VGA1|controller|xCounter [7]),
	.datab(\VGA1|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA1|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N12
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[6]~2_combout  = (\VGA1|controller|yCounter [3] & ((\VGA1|controller|xCounter [8] & (\VGA1|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA1|controller|xCounter [8] & 
// (!\VGA1|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA1|controller|yCounter [3] & ((\VGA1|controller|xCounter [8] & (!\VGA1|controller|controller_translator|mem_address[5]~1 )) # (!\VGA1|controller|xCounter [8] & 
// ((\VGA1|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA1|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA1|controller|yCounter [3] & (!\VGA1|controller|xCounter [8] & !\VGA1|controller|controller_translator|mem_address[5]~1 )) # (!\VGA1|controller|yCounter [3] & 
// ((!\VGA1|controller|controller_translator|mem_address[5]~1 ) # (!\VGA1|controller|xCounter [8]))))

	.dataa(\VGA1|controller|yCounter [3]),
	.datab(\VGA1|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA1|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA1|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N14
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA1|controller|controller_translator|Add0~0_combout  $ (\VGA1|controller|xCounter [9] $ (!\VGA1|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA1|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA1|controller|controller_translator|Add0~0_combout  & ((\VGA1|controller|xCounter [9]) # (!\VGA1|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA1|controller|controller_translator|Add0~0_combout  & (\VGA1|controller|xCounter [9] & !\VGA1|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA1|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA1|controller|xCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA1|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA1|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N16
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[8]~6_combout  = (\VGA1|controller|controller_translator|Add0~2_combout  & (!\VGA1|controller|controller_translator|mem_address[7]~5 )) # (!\VGA1|controller|controller_translator|Add0~2_combout  & 
// ((\VGA1|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA1|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA1|controller|controller_translator|mem_address[7]~5 ) # (!\VGA1|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA1|controller|controller_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA1|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA1|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N18
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[9]~8_combout  = (\VGA1|controller|controller_translator|Add0~4_combout  & (\VGA1|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA1|controller|controller_translator|Add0~4_combout  & 
// (!\VGA1|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA1|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA1|controller|controller_translator|Add0~4_combout  & !\VGA1|controller|controller_translator|mem_address[8]~7 ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA1|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA1|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N20
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[10]~10_combout  = (\VGA1|controller|controller_translator|Add0~6_combout  & (!\VGA1|controller|controller_translator|mem_address[9]~9 )) # (!\VGA1|controller|controller_translator|Add0~6_combout  & 
// ((\VGA1|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA1|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA1|controller|controller_translator|mem_address[9]~9 ) # (!\VGA1|controller|controller_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA1|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N22
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[11]~12_combout  = (\VGA1|controller|controller_translator|Add0~8_combout  & (\VGA1|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA1|controller|controller_translator|Add0~8_combout  
// & (!\VGA1|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA1|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA1|controller|controller_translator|Add0~8_combout  & !\VGA1|controller|controller_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA1|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA1|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N24
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[12]~14_combout  = (\VGA1|controller|controller_translator|Add0~10_combout  & (!\VGA1|controller|controller_translator|mem_address[11]~13 )) # (!\VGA1|controller|controller_translator|Add0~10_combout  & 
// ((\VGA1|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA1|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA1|controller|controller_translator|mem_address[11]~13 ) # (!\VGA1|controller|controller_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA1|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N26
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[13]~16_combout  = (\VGA1|controller|controller_translator|Add0~12_combout  & (\VGA1|controller|controller_translator|mem_address[12]~15  $ (GND))) # 
// (!\VGA1|controller|controller_translator|Add0~12_combout  & (!\VGA1|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA1|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA1|controller|controller_translator|Add0~12_combout  & !\VGA1|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA1|controller|controller_translator|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA1|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA1|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
cycloneii_lcell_comb \VGA1|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA1|controller|controller_translator|Add0~14_combout  = \VGA1|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA1|controller|controller_translator|Add0~13 ),
	.combout(\VGA1|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA1|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N28
cycloneii_lcell_comb \VGA1|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA1|controller|controller_translator|mem_address[14]~18_combout  = \VGA1|controller|controller_translator|mem_address[13]~17  $ (\VGA1|controller|controller_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA1|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA1|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N0
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA1|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA1|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA1|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N26
cycloneii_lcell_comb \VGA1|controller|xCounter~2 (
// Equation(s):
// \VGA1|controller|xCounter~2_combout  = (!\VGA1|controller|Equal0~2_combout  & \VGA1|controller|Add0~10_combout )

	.dataa(vcc),
	.datab(\VGA1|controller|Equal0~2_combout ),
	.datac(vcc),
	.datad(\VGA1|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|xCounter~2 .lut_mask = 16'h3300;
defparam \VGA1|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N17
cycloneii_lcell_ff \VGA1|controller|xCounter[5] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|xCounter~2_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|xCounter [5]));

// Location: LCCOMB_X34_Y15_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y9
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h0000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N22
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = \VGA1|controller|controller_translator|mem_address[12]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y9_N23
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCCOMB_X29_Y9_N0
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout  = \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y9_N1
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X40_Y9_N16
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (!\VGA1|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA1|controller|controller_translator|mem_address[14]~18_combout  & 
// \VGA1|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h0300;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y9
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hF4A4;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N2
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (\VGA1|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA1|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA1|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h000C;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y14
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h80000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder_combout  = \VGA1|controller|controller_translator|mem_address[13]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N5
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCCOMB_X34_Y9_N8
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout  = \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N9
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: LCCOMB_X18_Y12_N6
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ) # 
// ((!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  & 
// \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hB8CC;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \VGA1|controller|VGA_VS1~0 (
// Equation(s):
// \VGA1|controller|VGA_VS1~0_combout  = (\VGA1|controller|yCounter [5] & (\VGA1|controller|yCounter [8] & (\VGA1|controller|yCounter [6] & \VGA1|controller|yCounter [7])))

	.dataa(\VGA1|controller|yCounter [5]),
	.datab(\VGA1|controller|yCounter [8]),
	.datac(\VGA1|controller|yCounter [6]),
	.datad(\VGA1|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_VS1~0 .lut_mask = 16'h8000;
defparam \VGA1|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb \VGA1|controller|on_screen~0 (
// Equation(s):
// \VGA1|controller|on_screen~0_combout  = (!\VGA1|controller|xCounter [3] & (!\VGA1|controller|xCounter [4] & (!\VGA1|controller|xCounter [2] & !\VGA1|controller|xCounter [1])))

	.dataa(\VGA1|controller|xCounter [3]),
	.datab(\VGA1|controller|xCounter [4]),
	.datac(\VGA1|controller|xCounter [2]),
	.datad(\VGA1|controller|xCounter [1]),
	.cin(gnd),
	.combout(\VGA1|controller|on_screen~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|on_screen~0 .lut_mask = 16'h0001;
defparam \VGA1|controller|on_screen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneii_lcell_comb \VGA1|controller|on_screen~1 (
// Equation(s):
// \VGA1|controller|on_screen~1_combout  = (!\VGA1|controller|xCounter [5] & (!\VGA1|controller|xCounter [6] & \VGA1|controller|on_screen~0_combout ))

	.dataa(\VGA1|controller|xCounter [5]),
	.datab(\VGA1|controller|xCounter [6]),
	.datac(\VGA1|controller|on_screen~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA1|controller|on_screen~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|on_screen~1 .lut_mask = 16'h1010;
defparam \VGA1|controller|on_screen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N12
cycloneii_lcell_comb \VGA1|controller|on_screen~2 (
// Equation(s):
// \VGA1|controller|on_screen~2_combout  = (\VGA1|controller|xCounter [8] & (((\VGA1|controller|xCounter [9])))) # (!\VGA1|controller|xCounter [8] & ((\VGA1|controller|on_screen~1_combout  & (!\VGA1|controller|xCounter [7] & !\VGA1|controller|xCounter [9])) 
// # (!\VGA1|controller|on_screen~1_combout  & (\VGA1|controller|xCounter [7] & \VGA1|controller|xCounter [9]))))

	.dataa(\VGA1|controller|xCounter [8]),
	.datab(\VGA1|controller|on_screen~1_combout ),
	.datac(\VGA1|controller|xCounter [7]),
	.datad(\VGA1|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA1|controller|on_screen~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|on_screen~2 .lut_mask = 16'hBA04;
defparam \VGA1|controller|on_screen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \VGA1|controller|on_screen~3 (
// Equation(s):
// \VGA1|controller|on_screen~3_combout  = (!\VGA1|controller|VGA_VS1~0_combout  & (!\VGA1|controller|yCounter [9] & !\VGA1|controller|on_screen~2_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|VGA_VS1~0_combout ),
	.datac(\VGA1|controller|yCounter [9]),
	.datad(\VGA1|controller|on_screen~2_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|on_screen~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|on_screen~3 .lut_mask = 16'h0003;
defparam \VGA1|controller|on_screen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N12
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\VGA1|controller|controller_translator|mem_address[13]~16_combout  & (\VGA1|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA1|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h0030;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y12
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h0000000180007F000000007F000000007F000000007F000180007F000000007F000000007F000000007F000180007F000000007F000000007F000000007F000180007F000000007F000000007F000000007F000180007F000000007F000000007F000000007F00018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000;
// synopsys translate_on

// Location: LCFF_X40_Y9_N9
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCCOMB_X33_Y12_N4
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder_combout  = \VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y12_N5
cycloneii_lcell_ff \VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: LCCOMB_X18_Y12_N28
cycloneii_lcell_comb \VGA1|controller|VGA_R[0]~0 (
// Equation(s):
// \VGA1|controller|VGA_R[0]~0_combout  = (\VGA1|controller|on_screen~3_combout  & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datab(\VGA1|controller|on_screen~3_combout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_R[0]~0 .lut_mask = 16'hC088;
defparam \VGA1|controller|VGA_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y11
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'hFFFFFFFD9FFF80FFFFFFFF80FFFFFFFF80FFFFFFFF80FFF99FFF80FFFFFFFF80FFFFFFFF80FFFFFFFF80FFF98FFF80FFFFFFFF80FFFFFFFF80FFFFFFFF80FFF187FF80FFFFFFFF80FFFFFFFF80FFFFFFFF80FFE187FF80FFFFFFFF80FFFFFFFF80FFFFFFFF80FFE183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01801FFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N14
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\VGA1|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA1|controller|controller_translator|mem_address[14]~18_combout  & 
// \VGA1|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA1|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA1|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA1|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h0C00;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y13
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'hFFFFFFFFFFFFF801801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0018007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0018007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0018003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80018000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000180007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000180007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180001FFFFFFFFFFF;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF8000180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFF800001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFF800001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000018000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000018000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000018000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000018000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000018000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000018000000F;
// synopsys translate_on

// Location: M4K_X41_Y14
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF000000180000007FFFFFFFFFFFFFFFFFFFFFFFFE000000180000007FFFFFFFFFFFFFFFFFFFFFFFFE000000180000003FFFFFFFFFFFFFFFFFFFFFFFFC000000180000001FFFFFFFFFFFFFFFFFFFFFFFF8000000180000001FFFFFFFFFFFFFFFFFFFFFFFF8000000180000000FFFFFFFFFFFFFFFFFFFFFFFF00000001800000007FFFFFFFFFFFFFFFFFFFFFFE00000001800000007FFFFFFFFFFFFFFFFFFFFFFE00000001800000003FFFFFFFFFFFFFFFFFFFFFFC00000001800000001FFFFFFFFFFFFFFFFFFFFFF800000001800000001FFFFFFFFFFFFFFFFFFFFFF800000001800000000FFFFFFFFFFFFFFFFFFFFFF000000001;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'h8000000007FFFFFFFFFFFFFFFFFFFFE0000000018000000007FFFFFFFFFFFFFFFFFFFFE0000000018000000003FFFFFFFFFFFFFFFFFFFFC0000000018000000001FFFFFFFFFFFFFFFFFFFF80000000018000000001FFFFFFFFFFFFFFFFFFFF80000000018000000000FFFFFFFFFFFFFFFFFFFF000000000180000000007FFFFFFFFFFFFFFFFFFE000000000180000000003FFFFFFFFFFFFFFFFFFC000000000180000000003FFFFFFFFFFFFFFFFFFC000000000180000000001FFFFFFFFFFFFFFFFFF8000000000180000000000FFFFFFFFFFFFFFFFFF0000000000180000000000FFFFFFFFFFFFFFFFFF00000000001800000000007FFFFFFFFFFFFFFFFE000;
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hFC0A;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & 
// ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ))) # (!\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hCFA0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \VGA1|controller|VGA_G[0]~0 (
// Equation(s):
// \VGA1|controller|VGA_G[0]~0_combout  = (\VGA1|controller|on_screen~3_combout  & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout )) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout )))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datad(\VGA1|controller|on_screen~3_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_G[0]~0 .lut_mask = 16'hB800;
defparam \VGA1|controller|VGA_G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y15
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
// synopsys translate_on

// Location: M4K_X41_Y13
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h80000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y8
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h00000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
// synopsys translate_on

// Location: M4K_X41_Y11
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000181FFFFFC0001FFFFFC0001FFFFFC0001FFFFFC0181FFFFFC0001FFFFFC0001FFFFFC0001FFFFFC0181FFFFFC0001FFFFFC0001FFFFFC0001FFFFFC0181FFFFFC0001FFFFFC0001FFFFFC0001FFFFFC0180000000000000000000000000000001FFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout )) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout )))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hE5E0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneii_lcell_comb \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & 
// (\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout )) # (!\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ))))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datad(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hDDA0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y12
cycloneii_ram_block \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\VGA1|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA1|controller|controller_translator|mem_address[11]~12_combout ,\VGA1|controller|controller_translator|mem_address[10]~10_combout ,\VGA1|controller|controller_translator|mem_address[9]~8_combout ,
\VGA1|controller|controller_translator|mem_address[8]~6_combout ,\VGA1|controller|controller_translator|mem_address[7]~4_combout ,\VGA1|controller|controller_translator|mem_address[6]~2_combout ,\VGA1|controller|controller_translator|mem_address[5]~0_combout ,
\VGA1|controller|xCounter [6],\VGA1|controller|xCounter [5],\VGA1|controller|xCounter [4],\VGA1|controller|xCounter [3],\VGA1|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "image.colour.mif";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000;
defparam \VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h00000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \VGA1|controller|VGA_B[0]~0 (
// Equation(s):
// \VGA1|controller|VGA_B[0]~0_combout  = (\VGA1|controller|on_screen~3_combout  & ((\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ))) # 
// (!\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ))))

	.dataa(\VGA1|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datab(\VGA1|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datac(\VGA1|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datad(\VGA1|controller|on_screen~3_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_B[0]~0 .lut_mask = 16'hE200;
defparam \VGA1|controller|VGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \VGA1|controller|VGA_VS1~1 (
// Equation(s):
// \VGA1|controller|VGA_VS1~1_combout  = (\VGA1|controller|yCounter [4]) # ((\VGA1|controller|yCounter [9]) # ((!\VGA1|controller|yCounter [3]) # (!\VGA1|controller|yCounter [2])))

	.dataa(\VGA1|controller|yCounter [4]),
	.datab(\VGA1|controller|yCounter [9]),
	.datac(\VGA1|controller|yCounter [2]),
	.datad(\VGA1|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_VS1~1 .lut_mask = 16'hEFFF;
defparam \VGA1|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \VGA1|controller|VGA_VS1~2 (
// Equation(s):
// \VGA1|controller|VGA_VS1~2_combout  = ((\VGA1|controller|VGA_VS1~1_combout ) # (\VGA1|controller|yCounter [0] $ (!\VGA1|controller|yCounter [1]))) # (!\VGA1|controller|VGA_VS1~0_combout )

	.dataa(\VGA1|controller|yCounter [0]),
	.datab(\VGA1|controller|VGA_VS1~0_combout ),
	.datac(\VGA1|controller|VGA_VS1~1_combout ),
	.datad(\VGA1|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_VS1~2 .lut_mask = 16'hFBF7;
defparam \VGA1|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N1
cycloneii_lcell_ff \VGA1|controller|VGA_VS1 (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|VGA_VS1~regout ));

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \VGA1|controller|VGA_VS~feeder (
// Equation(s):
// \VGA1|controller|VGA_VS~feeder_combout  = \VGA1|controller|VGA_VS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|VGA_VS1~regout ),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA1|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N17
cycloneii_lcell_ff \VGA1|controller|VGA_VS (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|VGA_VS~regout ));

// Location: LCCOMB_X44_Y9_N26
cycloneii_lcell_comb \VGA1|controller|VGA_HS1~0 (
// Equation(s):
// \VGA1|controller|VGA_HS1~0_combout  = (\VGA1|controller|xCounter [1]) # ((\VGA1|controller|xCounter [2]) # ((\VGA1|controller|xCounter [3]) # (\VGA1|controller|xCounter [0])))

	.dataa(\VGA1|controller|xCounter [1]),
	.datab(\VGA1|controller|xCounter [2]),
	.datac(\VGA1|controller|xCounter [3]),
	.datad(\VGA1|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_HS1~0 .lut_mask = 16'hFFFE;
defparam \VGA1|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N28
cycloneii_lcell_comb \VGA1|controller|VGA_HS1~1 (
// Equation(s):
// \VGA1|controller|VGA_HS1~1_combout  = (\VGA1|controller|xCounter [5] & (\VGA1|controller|xCounter [6] & (\VGA1|controller|xCounter [4] & \VGA1|controller|VGA_HS1~0_combout ))) # (!\VGA1|controller|xCounter [5] & (!\VGA1|controller|xCounter [6] & 
// ((!\VGA1|controller|VGA_HS1~0_combout ) # (!\VGA1|controller|xCounter [4]))))

	.dataa(\VGA1|controller|xCounter [5]),
	.datab(\VGA1|controller|xCounter [6]),
	.datac(\VGA1|controller|xCounter [4]),
	.datad(\VGA1|controller|VGA_HS1~0_combout ),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_HS1~1 .lut_mask = 16'h8111;
defparam \VGA1|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N24
cycloneii_lcell_comb \VGA1|controller|VGA_HS1~2 (
// Equation(s):
// \VGA1|controller|VGA_HS1~2_combout  = (\VGA1|controller|xCounter [8]) # ((\VGA1|controller|VGA_HS1~1_combout ) # ((!\VGA1|controller|xCounter [9]) # (!\VGA1|controller|xCounter [7])))

	.dataa(\VGA1|controller|xCounter [8]),
	.datab(\VGA1|controller|VGA_HS1~1_combout ),
	.datac(\VGA1|controller|xCounter [7]),
	.datad(\VGA1|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA1|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N25
cycloneii_lcell_ff \VGA1|controller|VGA_HS1 (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|VGA_HS1~regout ));

// Location: LCCOMB_X43_Y9_N24
cycloneii_lcell_comb \VGA1|controller|VGA_HS~feeder (
// Equation(s):
// \VGA1|controller|VGA_HS~feeder_combout  = \VGA1|controller|VGA_HS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA1|controller|VGA_HS1~regout ),
	.cin(gnd),
	.combout(\VGA1|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA1|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA1|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N25
cycloneii_lcell_ff \VGA1|controller|VGA_HS (
	.clk(\VGA1|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA1|controller|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA1|controller|VGA_HS~regout ));

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[0]~I (
	.datain(\e_s_|sal1|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[0]));
// synopsys translate_off
defparam \s1[0]~I .input_async_reset = "none";
defparam \s1[0]~I .input_power_up = "low";
defparam \s1[0]~I .input_register_mode = "none";
defparam \s1[0]~I .input_sync_reset = "none";
defparam \s1[0]~I .oe_async_reset = "none";
defparam \s1[0]~I .oe_power_up = "low";
defparam \s1[0]~I .oe_register_mode = "none";
defparam \s1[0]~I .oe_sync_reset = "none";
defparam \s1[0]~I .operation_mode = "output";
defparam \s1[0]~I .output_async_reset = "none";
defparam \s1[0]~I .output_power_up = "low";
defparam \s1[0]~I .output_register_mode = "none";
defparam \s1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[1]~I (
	.datain(\e_s_|sal1|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[1]));
// synopsys translate_off
defparam \s1[1]~I .input_async_reset = "none";
defparam \s1[1]~I .input_power_up = "low";
defparam \s1[1]~I .input_register_mode = "none";
defparam \s1[1]~I .input_sync_reset = "none";
defparam \s1[1]~I .oe_async_reset = "none";
defparam \s1[1]~I .oe_power_up = "low";
defparam \s1[1]~I .oe_register_mode = "none";
defparam \s1[1]~I .oe_sync_reset = "none";
defparam \s1[1]~I .operation_mode = "output";
defparam \s1[1]~I .output_async_reset = "none";
defparam \s1[1]~I .output_power_up = "low";
defparam \s1[1]~I .output_register_mode = "none";
defparam \s1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[2]~I (
	.datain(\e_s_|sal1|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[2]));
// synopsys translate_off
defparam \s1[2]~I .input_async_reset = "none";
defparam \s1[2]~I .input_power_up = "low";
defparam \s1[2]~I .input_register_mode = "none";
defparam \s1[2]~I .input_sync_reset = "none";
defparam \s1[2]~I .oe_async_reset = "none";
defparam \s1[2]~I .oe_power_up = "low";
defparam \s1[2]~I .oe_register_mode = "none";
defparam \s1[2]~I .oe_sync_reset = "none";
defparam \s1[2]~I .operation_mode = "output";
defparam \s1[2]~I .output_async_reset = "none";
defparam \s1[2]~I .output_power_up = "low";
defparam \s1[2]~I .output_register_mode = "none";
defparam \s1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[3]~I (
	.datain(\e_s_|sal1|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[3]));
// synopsys translate_off
defparam \s1[3]~I .input_async_reset = "none";
defparam \s1[3]~I .input_power_up = "low";
defparam \s1[3]~I .input_register_mode = "none";
defparam \s1[3]~I .input_sync_reset = "none";
defparam \s1[3]~I .oe_async_reset = "none";
defparam \s1[3]~I .oe_power_up = "low";
defparam \s1[3]~I .oe_register_mode = "none";
defparam \s1[3]~I .oe_sync_reset = "none";
defparam \s1[3]~I .operation_mode = "output";
defparam \s1[3]~I .output_async_reset = "none";
defparam \s1[3]~I .output_power_up = "low";
defparam \s1[3]~I .output_register_mode = "none";
defparam \s1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[4]~I (
	.datain(\e_s_|sal1|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[4]));
// synopsys translate_off
defparam \s1[4]~I .input_async_reset = "none";
defparam \s1[4]~I .input_power_up = "low";
defparam \s1[4]~I .input_register_mode = "none";
defparam \s1[4]~I .input_sync_reset = "none";
defparam \s1[4]~I .oe_async_reset = "none";
defparam \s1[4]~I .oe_power_up = "low";
defparam \s1[4]~I .oe_register_mode = "none";
defparam \s1[4]~I .oe_sync_reset = "none";
defparam \s1[4]~I .operation_mode = "output";
defparam \s1[4]~I .output_async_reset = "none";
defparam \s1[4]~I .output_power_up = "low";
defparam \s1[4]~I .output_register_mode = "none";
defparam \s1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[5]~I (
	.datain(\e_s_|sal1|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[5]));
// synopsys translate_off
defparam \s1[5]~I .input_async_reset = "none";
defparam \s1[5]~I .input_power_up = "low";
defparam \s1[5]~I .input_register_mode = "none";
defparam \s1[5]~I .input_sync_reset = "none";
defparam \s1[5]~I .oe_async_reset = "none";
defparam \s1[5]~I .oe_power_up = "low";
defparam \s1[5]~I .oe_register_mode = "none";
defparam \s1[5]~I .oe_sync_reset = "none";
defparam \s1[5]~I .operation_mode = "output";
defparam \s1[5]~I .output_async_reset = "none";
defparam \s1[5]~I .output_power_up = "low";
defparam \s1[5]~I .output_register_mode = "none";
defparam \s1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[6]~I (
	.datain(\e_s_|sal1|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[6]));
// synopsys translate_off
defparam \s1[6]~I .input_async_reset = "none";
defparam \s1[6]~I .input_power_up = "low";
defparam \s1[6]~I .input_register_mode = "none";
defparam \s1[6]~I .input_sync_reset = "none";
defparam \s1[6]~I .oe_async_reset = "none";
defparam \s1[6]~I .oe_power_up = "low";
defparam \s1[6]~I .oe_register_mode = "none";
defparam \s1[6]~I .oe_sync_reset = "none";
defparam \s1[6]~I .operation_mode = "output";
defparam \s1[6]~I .output_async_reset = "none";
defparam \s1[6]~I .output_power_up = "low";
defparam \s1[6]~I .output_register_mode = "none";
defparam \s1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[7]~I (
	.datain(\e_s_|sal1|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[7]));
// synopsys translate_off
defparam \s1[7]~I .input_async_reset = "none";
defparam \s1[7]~I .input_power_up = "low";
defparam \s1[7]~I .input_register_mode = "none";
defparam \s1[7]~I .input_sync_reset = "none";
defparam \s1[7]~I .oe_async_reset = "none";
defparam \s1[7]~I .oe_power_up = "low";
defparam \s1[7]~I .oe_register_mode = "none";
defparam \s1[7]~I .oe_sync_reset = "none";
defparam \s1[7]~I .operation_mode = "output";
defparam \s1[7]~I .output_async_reset = "none";
defparam \s1[7]~I .output_power_up = "low";
defparam \s1[7]~I .output_register_mode = "none";
defparam \s1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[0]~I (
	.datain(\e_s_|sal2|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[0]));
// synopsys translate_off
defparam \s2[0]~I .input_async_reset = "none";
defparam \s2[0]~I .input_power_up = "low";
defparam \s2[0]~I .input_register_mode = "none";
defparam \s2[0]~I .input_sync_reset = "none";
defparam \s2[0]~I .oe_async_reset = "none";
defparam \s2[0]~I .oe_power_up = "low";
defparam \s2[0]~I .oe_register_mode = "none";
defparam \s2[0]~I .oe_sync_reset = "none";
defparam \s2[0]~I .operation_mode = "output";
defparam \s2[0]~I .output_async_reset = "none";
defparam \s2[0]~I .output_power_up = "low";
defparam \s2[0]~I .output_register_mode = "none";
defparam \s2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[1]~I (
	.datain(\e_s_|sal2|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[1]));
// synopsys translate_off
defparam \s2[1]~I .input_async_reset = "none";
defparam \s2[1]~I .input_power_up = "low";
defparam \s2[1]~I .input_register_mode = "none";
defparam \s2[1]~I .input_sync_reset = "none";
defparam \s2[1]~I .oe_async_reset = "none";
defparam \s2[1]~I .oe_power_up = "low";
defparam \s2[1]~I .oe_register_mode = "none";
defparam \s2[1]~I .oe_sync_reset = "none";
defparam \s2[1]~I .operation_mode = "output";
defparam \s2[1]~I .output_async_reset = "none";
defparam \s2[1]~I .output_power_up = "low";
defparam \s2[1]~I .output_register_mode = "none";
defparam \s2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[2]~I (
	.datain(\e_s_|sal2|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[2]));
// synopsys translate_off
defparam \s2[2]~I .input_async_reset = "none";
defparam \s2[2]~I .input_power_up = "low";
defparam \s2[2]~I .input_register_mode = "none";
defparam \s2[2]~I .input_sync_reset = "none";
defparam \s2[2]~I .oe_async_reset = "none";
defparam \s2[2]~I .oe_power_up = "low";
defparam \s2[2]~I .oe_register_mode = "none";
defparam \s2[2]~I .oe_sync_reset = "none";
defparam \s2[2]~I .operation_mode = "output";
defparam \s2[2]~I .output_async_reset = "none";
defparam \s2[2]~I .output_power_up = "low";
defparam \s2[2]~I .output_register_mode = "none";
defparam \s2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[3]~I (
	.datain(\e_s_|sal2|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[3]));
// synopsys translate_off
defparam \s2[3]~I .input_async_reset = "none";
defparam \s2[3]~I .input_power_up = "low";
defparam \s2[3]~I .input_register_mode = "none";
defparam \s2[3]~I .input_sync_reset = "none";
defparam \s2[3]~I .oe_async_reset = "none";
defparam \s2[3]~I .oe_power_up = "low";
defparam \s2[3]~I .oe_register_mode = "none";
defparam \s2[3]~I .oe_sync_reset = "none";
defparam \s2[3]~I .operation_mode = "output";
defparam \s2[3]~I .output_async_reset = "none";
defparam \s2[3]~I .output_power_up = "low";
defparam \s2[3]~I .output_register_mode = "none";
defparam \s2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[4]~I (
	.datain(\e_s_|sal2|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[4]));
// synopsys translate_off
defparam \s2[4]~I .input_async_reset = "none";
defparam \s2[4]~I .input_power_up = "low";
defparam \s2[4]~I .input_register_mode = "none";
defparam \s2[4]~I .input_sync_reset = "none";
defparam \s2[4]~I .oe_async_reset = "none";
defparam \s2[4]~I .oe_power_up = "low";
defparam \s2[4]~I .oe_register_mode = "none";
defparam \s2[4]~I .oe_sync_reset = "none";
defparam \s2[4]~I .operation_mode = "output";
defparam \s2[4]~I .output_async_reset = "none";
defparam \s2[4]~I .output_power_up = "low";
defparam \s2[4]~I .output_register_mode = "none";
defparam \s2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[5]~I (
	.datain(\e_s_|sal2|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[5]));
// synopsys translate_off
defparam \s2[5]~I .input_async_reset = "none";
defparam \s2[5]~I .input_power_up = "low";
defparam \s2[5]~I .input_register_mode = "none";
defparam \s2[5]~I .input_sync_reset = "none";
defparam \s2[5]~I .oe_async_reset = "none";
defparam \s2[5]~I .oe_power_up = "low";
defparam \s2[5]~I .oe_register_mode = "none";
defparam \s2[5]~I .oe_sync_reset = "none";
defparam \s2[5]~I .operation_mode = "output";
defparam \s2[5]~I .output_async_reset = "none";
defparam \s2[5]~I .output_power_up = "low";
defparam \s2[5]~I .output_register_mode = "none";
defparam \s2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[6]~I (
	.datain(\e_s_|sal2|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[6]));
// synopsys translate_off
defparam \s2[6]~I .input_async_reset = "none";
defparam \s2[6]~I .input_power_up = "low";
defparam \s2[6]~I .input_register_mode = "none";
defparam \s2[6]~I .input_sync_reset = "none";
defparam \s2[6]~I .oe_async_reset = "none";
defparam \s2[6]~I .oe_power_up = "low";
defparam \s2[6]~I .oe_register_mode = "none";
defparam \s2[6]~I .oe_sync_reset = "none";
defparam \s2[6]~I .operation_mode = "output";
defparam \s2[6]~I .output_async_reset = "none";
defparam \s2[6]~I .output_power_up = "low";
defparam \s2[6]~I .output_register_mode = "none";
defparam \s2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[7]~I (
	.datain(\e_s_|sal2|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[7]));
// synopsys translate_off
defparam \s2[7]~I .input_async_reset = "none";
defparam \s2[7]~I .input_power_up = "low";
defparam \s2[7]~I .input_register_mode = "none";
defparam \s2[7]~I .input_sync_reset = "none";
defparam \s2[7]~I .oe_async_reset = "none";
defparam \s2[7]~I .oe_power_up = "low";
defparam \s2[7]~I .oe_register_mode = "none";
defparam \s2[7]~I .oe_sync_reset = "none";
defparam \s2[7]~I .operation_mode = "output";
defparam \s2[7]~I .output_async_reset = "none";
defparam \s2[7]~I .output_power_up = "low";
defparam \s2[7]~I .output_register_mode = "none";
defparam \s2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[0]~I (
	.datain(\e_s_|sal3|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[0]));
// synopsys translate_off
defparam \s3[0]~I .input_async_reset = "none";
defparam \s3[0]~I .input_power_up = "low";
defparam \s3[0]~I .input_register_mode = "none";
defparam \s3[0]~I .input_sync_reset = "none";
defparam \s3[0]~I .oe_async_reset = "none";
defparam \s3[0]~I .oe_power_up = "low";
defparam \s3[0]~I .oe_register_mode = "none";
defparam \s3[0]~I .oe_sync_reset = "none";
defparam \s3[0]~I .operation_mode = "output";
defparam \s3[0]~I .output_async_reset = "none";
defparam \s3[0]~I .output_power_up = "low";
defparam \s3[0]~I .output_register_mode = "none";
defparam \s3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[1]~I (
	.datain(\e_s_|sal3|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[1]));
// synopsys translate_off
defparam \s3[1]~I .input_async_reset = "none";
defparam \s3[1]~I .input_power_up = "low";
defparam \s3[1]~I .input_register_mode = "none";
defparam \s3[1]~I .input_sync_reset = "none";
defparam \s3[1]~I .oe_async_reset = "none";
defparam \s3[1]~I .oe_power_up = "low";
defparam \s3[1]~I .oe_register_mode = "none";
defparam \s3[1]~I .oe_sync_reset = "none";
defparam \s3[1]~I .operation_mode = "output";
defparam \s3[1]~I .output_async_reset = "none";
defparam \s3[1]~I .output_power_up = "low";
defparam \s3[1]~I .output_register_mode = "none";
defparam \s3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[2]~I (
	.datain(\e_s_|sal3|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[2]));
// synopsys translate_off
defparam \s3[2]~I .input_async_reset = "none";
defparam \s3[2]~I .input_power_up = "low";
defparam \s3[2]~I .input_register_mode = "none";
defparam \s3[2]~I .input_sync_reset = "none";
defparam \s3[2]~I .oe_async_reset = "none";
defparam \s3[2]~I .oe_power_up = "low";
defparam \s3[2]~I .oe_register_mode = "none";
defparam \s3[2]~I .oe_sync_reset = "none";
defparam \s3[2]~I .operation_mode = "output";
defparam \s3[2]~I .output_async_reset = "none";
defparam \s3[2]~I .output_power_up = "low";
defparam \s3[2]~I .output_register_mode = "none";
defparam \s3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[3]~I (
	.datain(\e_s_|sal3|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[3]));
// synopsys translate_off
defparam \s3[3]~I .input_async_reset = "none";
defparam \s3[3]~I .input_power_up = "low";
defparam \s3[3]~I .input_register_mode = "none";
defparam \s3[3]~I .input_sync_reset = "none";
defparam \s3[3]~I .oe_async_reset = "none";
defparam \s3[3]~I .oe_power_up = "low";
defparam \s3[3]~I .oe_register_mode = "none";
defparam \s3[3]~I .oe_sync_reset = "none";
defparam \s3[3]~I .operation_mode = "output";
defparam \s3[3]~I .output_async_reset = "none";
defparam \s3[3]~I .output_power_up = "low";
defparam \s3[3]~I .output_register_mode = "none";
defparam \s3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[4]~I (
	.datain(\e_s_|sal3|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[4]));
// synopsys translate_off
defparam \s3[4]~I .input_async_reset = "none";
defparam \s3[4]~I .input_power_up = "low";
defparam \s3[4]~I .input_register_mode = "none";
defparam \s3[4]~I .input_sync_reset = "none";
defparam \s3[4]~I .oe_async_reset = "none";
defparam \s3[4]~I .oe_power_up = "low";
defparam \s3[4]~I .oe_register_mode = "none";
defparam \s3[4]~I .oe_sync_reset = "none";
defparam \s3[4]~I .operation_mode = "output";
defparam \s3[4]~I .output_async_reset = "none";
defparam \s3[4]~I .output_power_up = "low";
defparam \s3[4]~I .output_register_mode = "none";
defparam \s3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[5]~I (
	.datain(\e_s_|sal3|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[5]));
// synopsys translate_off
defparam \s3[5]~I .input_async_reset = "none";
defparam \s3[5]~I .input_power_up = "low";
defparam \s3[5]~I .input_register_mode = "none";
defparam \s3[5]~I .input_sync_reset = "none";
defparam \s3[5]~I .oe_async_reset = "none";
defparam \s3[5]~I .oe_power_up = "low";
defparam \s3[5]~I .oe_register_mode = "none";
defparam \s3[5]~I .oe_sync_reset = "none";
defparam \s3[5]~I .operation_mode = "output";
defparam \s3[5]~I .output_async_reset = "none";
defparam \s3[5]~I .output_power_up = "low";
defparam \s3[5]~I .output_register_mode = "none";
defparam \s3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[6]~I (
	.datain(\e_s_|sal3|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[6]));
// synopsys translate_off
defparam \s3[6]~I .input_async_reset = "none";
defparam \s3[6]~I .input_power_up = "low";
defparam \s3[6]~I .input_register_mode = "none";
defparam \s3[6]~I .input_sync_reset = "none";
defparam \s3[6]~I .oe_async_reset = "none";
defparam \s3[6]~I .oe_power_up = "low";
defparam \s3[6]~I .oe_register_mode = "none";
defparam \s3[6]~I .oe_sync_reset = "none";
defparam \s3[6]~I .operation_mode = "output";
defparam \s3[6]~I .output_async_reset = "none";
defparam \s3[6]~I .output_power_up = "low";
defparam \s3[6]~I .output_register_mode = "none";
defparam \s3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[7]~I (
	.datain(\e_s_|sal3|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[7]));
// synopsys translate_off
defparam \s3[7]~I .input_async_reset = "none";
defparam \s3[7]~I .input_power_up = "low";
defparam \s3[7]~I .input_register_mode = "none";
defparam \s3[7]~I .input_sync_reset = "none";
defparam \s3[7]~I .oe_async_reset = "none";
defparam \s3[7]~I .oe_power_up = "low";
defparam \s3[7]~I .oe_register_mode = "none";
defparam \s3[7]~I .oe_sync_reset = "none";
defparam \s3[7]~I .operation_mode = "output";
defparam \s3[7]~I .output_async_reset = "none";
defparam \s3[7]~I .output_power_up = "low";
defparam \s3[7]~I .output_register_mode = "none";
defparam \s3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[0]~I (
	.datain(\e_s_|sal4|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[0]));
// synopsys translate_off
defparam \s4[0]~I .input_async_reset = "none";
defparam \s4[0]~I .input_power_up = "low";
defparam \s4[0]~I .input_register_mode = "none";
defparam \s4[0]~I .input_sync_reset = "none";
defparam \s4[0]~I .oe_async_reset = "none";
defparam \s4[0]~I .oe_power_up = "low";
defparam \s4[0]~I .oe_register_mode = "none";
defparam \s4[0]~I .oe_sync_reset = "none";
defparam \s4[0]~I .operation_mode = "output";
defparam \s4[0]~I .output_async_reset = "none";
defparam \s4[0]~I .output_power_up = "low";
defparam \s4[0]~I .output_register_mode = "none";
defparam \s4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[1]~I (
	.datain(\e_s_|sal4|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[1]));
// synopsys translate_off
defparam \s4[1]~I .input_async_reset = "none";
defparam \s4[1]~I .input_power_up = "low";
defparam \s4[1]~I .input_register_mode = "none";
defparam \s4[1]~I .input_sync_reset = "none";
defparam \s4[1]~I .oe_async_reset = "none";
defparam \s4[1]~I .oe_power_up = "low";
defparam \s4[1]~I .oe_register_mode = "none";
defparam \s4[1]~I .oe_sync_reset = "none";
defparam \s4[1]~I .operation_mode = "output";
defparam \s4[1]~I .output_async_reset = "none";
defparam \s4[1]~I .output_power_up = "low";
defparam \s4[1]~I .output_register_mode = "none";
defparam \s4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[2]~I (
	.datain(\e_s_|sal4|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[2]));
// synopsys translate_off
defparam \s4[2]~I .input_async_reset = "none";
defparam \s4[2]~I .input_power_up = "low";
defparam \s4[2]~I .input_register_mode = "none";
defparam \s4[2]~I .input_sync_reset = "none";
defparam \s4[2]~I .oe_async_reset = "none";
defparam \s4[2]~I .oe_power_up = "low";
defparam \s4[2]~I .oe_register_mode = "none";
defparam \s4[2]~I .oe_sync_reset = "none";
defparam \s4[2]~I .operation_mode = "output";
defparam \s4[2]~I .output_async_reset = "none";
defparam \s4[2]~I .output_power_up = "low";
defparam \s4[2]~I .output_register_mode = "none";
defparam \s4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[3]~I (
	.datain(\e_s_|sal4|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[3]));
// synopsys translate_off
defparam \s4[3]~I .input_async_reset = "none";
defparam \s4[3]~I .input_power_up = "low";
defparam \s4[3]~I .input_register_mode = "none";
defparam \s4[3]~I .input_sync_reset = "none";
defparam \s4[3]~I .oe_async_reset = "none";
defparam \s4[3]~I .oe_power_up = "low";
defparam \s4[3]~I .oe_register_mode = "none";
defparam \s4[3]~I .oe_sync_reset = "none";
defparam \s4[3]~I .operation_mode = "output";
defparam \s4[3]~I .output_async_reset = "none";
defparam \s4[3]~I .output_power_up = "low";
defparam \s4[3]~I .output_register_mode = "none";
defparam \s4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[4]~I (
	.datain(\e_s_|sal4|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[4]));
// synopsys translate_off
defparam \s4[4]~I .input_async_reset = "none";
defparam \s4[4]~I .input_power_up = "low";
defparam \s4[4]~I .input_register_mode = "none";
defparam \s4[4]~I .input_sync_reset = "none";
defparam \s4[4]~I .oe_async_reset = "none";
defparam \s4[4]~I .oe_power_up = "low";
defparam \s4[4]~I .oe_register_mode = "none";
defparam \s4[4]~I .oe_sync_reset = "none";
defparam \s4[4]~I .operation_mode = "output";
defparam \s4[4]~I .output_async_reset = "none";
defparam \s4[4]~I .output_power_up = "low";
defparam \s4[4]~I .output_register_mode = "none";
defparam \s4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[5]~I (
	.datain(\e_s_|sal4|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[5]));
// synopsys translate_off
defparam \s4[5]~I .input_async_reset = "none";
defparam \s4[5]~I .input_power_up = "low";
defparam \s4[5]~I .input_register_mode = "none";
defparam \s4[5]~I .input_sync_reset = "none";
defparam \s4[5]~I .oe_async_reset = "none";
defparam \s4[5]~I .oe_power_up = "low";
defparam \s4[5]~I .oe_register_mode = "none";
defparam \s4[5]~I .oe_sync_reset = "none";
defparam \s4[5]~I .operation_mode = "output";
defparam \s4[5]~I .output_async_reset = "none";
defparam \s4[5]~I .output_power_up = "low";
defparam \s4[5]~I .output_register_mode = "none";
defparam \s4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[6]~I (
	.datain(\e_s_|sal4|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[6]));
// synopsys translate_off
defparam \s4[6]~I .input_async_reset = "none";
defparam \s4[6]~I .input_power_up = "low";
defparam \s4[6]~I .input_register_mode = "none";
defparam \s4[6]~I .input_sync_reset = "none";
defparam \s4[6]~I .oe_async_reset = "none";
defparam \s4[6]~I .oe_power_up = "low";
defparam \s4[6]~I .oe_register_mode = "none";
defparam \s4[6]~I .oe_sync_reset = "none";
defparam \s4[6]~I .operation_mode = "output";
defparam \s4[6]~I .output_async_reset = "none";
defparam \s4[6]~I .output_power_up = "low";
defparam \s4[6]~I .output_register_mode = "none";
defparam \s4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[7]~I (
	.datain(\e_s_|sal4|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[7]));
// synopsys translate_off
defparam \s4[7]~I .input_async_reset = "none";
defparam \s4[7]~I .input_power_up = "low";
defparam \s4[7]~I .input_register_mode = "none";
defparam \s4[7]~I .input_sync_reset = "none";
defparam \s4[7]~I .oe_async_reset = "none";
defparam \s4[7]~I .oe_power_up = "low";
defparam \s4[7]~I .oe_register_mode = "none";
defparam \s4[7]~I .oe_sync_reset = "none";
defparam \s4[7]~I .operation_mode = "output";
defparam \s4[7]~I .output_async_reset = "none";
defparam \s4[7]~I .output_power_up = "low";
defparam \s4[7]~I .output_register_mode = "none";
defparam \s4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[0]~I (
	.datain(\microc_|alu_|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "output";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[1]~I (
	.datain(\microc_|memoria_|mem~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "output";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[2]~I (
	.datain(\microc_|memoria_|mem~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "output";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[3]~I (
	.datain(\microc_|memoria_|mem~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "output";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[4]~I (
	.datain(\microc_|memoria_|mem~99_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "output";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[5]~I (
	.datain(!\microc_|memoria_|mem~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "output";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \z~I (
	.datain(\microc_|ffzero|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(z));
// synopsys translate_off
defparam \z~I .input_async_reset = "none";
defparam \z~I .input_power_up = "low";
defparam \z~I .input_register_mode = "none";
defparam \z~I .input_sync_reset = "none";
defparam \z~I .oe_async_reset = "none";
defparam \z~I .oe_power_up = "low";
defparam \z~I .oe_register_mode = "none";
defparam \z~I .oe_sync_reset = "none";
defparam \z~I .operation_mode = "output";
defparam \z~I .output_async_reset = "none";
defparam \z~I .output_power_up = "low";
defparam \z~I .output_register_mode = "none";
defparam \z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VGA1|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VGA1|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VGA1|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VGA1|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VGA1|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VGA1|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VGA1|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VGA1|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VGA1|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VGA1|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VGA1|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VGA1|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\VGA1|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\VGA1|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
