// Generated by CIRCT firtool-1.52.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module UpDownCounter(	// <stdin>:3:3
  input        clock,	// <stdin>:4:11
               reset,	// <stdin>:5:11
               io_upOrDown,	// src/main/scala/Counters/UpDownCounter.scala:9:16
               io_reset,	// src/main/scala/Counters/UpDownCounter.scala:9:16
  output [4:0] io_out	// src/main/scala/Counters/UpDownCounter.scala:9:16
);

  reg [4:0] count;	// src/main/scala/Counters/UpDownCounter.scala:18:24
  `ifndef SYNTHESIS	// src/main/scala/Counters/UpDownCounter.scala:29:11
    always @(posedge clock) begin	// src/main/scala/Counters/UpDownCounter.scala:29:11
      if (~reset & count[4]) begin	// src/main/scala/Counters/UpDownCounter.scala:18:24, :29:{11,18}, :30:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/Counters/UpDownCounter.scala:29:11
          $error("Assertion failed\n    at UpDownCounter.scala:29 assert(count < max)\n");	// src/main/scala/Counters/UpDownCounter.scala:29:11
        if (`STOP_COND_)	// src/main/scala/Counters/UpDownCounter.scala:29:11
          $fatal;	// src/main/scala/Counters/UpDownCounter.scala:29:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/Counters/UpDownCounter.scala:30:11
          $error("Assertion failed\n    at UpDownCounter.scala:30 assert(io.out < max)\n");	// src/main/scala/Counters/UpDownCounter.scala:30:11
        if (`STOP_COND_)	// src/main/scala/Counters/UpDownCounter.scala:30:11
          $fatal;	// src/main/scala/Counters/UpDownCounter.scala:30:11
      end
      if (~reset & count == 5'h11) begin	// src/main/scala/Counters/UpDownCounter.scala:18:24, :29:11, :32:{11,19,28}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/Counters/UpDownCounter.scala:32:11
          $error("Assertion failed\n    at UpDownCounter.scala:32 assert(io.out =/= (max + 1.U))\n");	// src/main/scala/Counters/UpDownCounter.scala:32:11
        if (`STOP_COND_)	// src/main/scala/Counters/UpDownCounter.scala:32:11
          $fatal;	// src/main/scala/Counters/UpDownCounter.scala:32:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// <stdin>:4:11
    if (reset)	// <stdin>:4:11
      count <= 5'h0;	// src/main/scala/Counters/UpDownCounter.scala:18:24
    else if (io_reset)	// src/main/scala/Counters/UpDownCounter.scala:9:16
      count <= 5'h0;	// src/main/scala/Counters/UpDownCounter.scala:18:24
    else if (io_upOrDown) begin	// src/main/scala/Counters/UpDownCounter.scala:9:16
      if (count == 5'hF)	// src/main/scala/Counters/UpDownCounter.scala:18:24, :23:{28,36}
        count <= 5'h0;	// src/main/scala/Counters/UpDownCounter.scala:18:24
      else	// src/main/scala/Counters/UpDownCounter.scala:23:28
        count <= count + 5'h1;	// src/main/scala/Counters/UpDownCounter.scala:18:24, :23:54
    end
    else if (count == 5'h0)	// src/main/scala/Counters/UpDownCounter.scala:18:24, :25:28
      count <= 5'hF;	// src/main/scala/Counters/UpDownCounter.scala:18:24, :23:36
    else	// src/main/scala/Counters/UpDownCounter.scala:25:28
      count <= count - 5'h1;	// src/main/scala/Counters/UpDownCounter.scala:18:24, :25:54
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:3:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:3:3
        count = _RANDOM[/*Zero width*/ 1'b0][4:0];	// <stdin>:3:3, src/main/scala/Counters/UpDownCounter.scala:18:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = count;	// <stdin>:3:3, src/main/scala/Counters/UpDownCounter.scala:18:24
endmodule

