// Seed: 1646332297
module module_0 ();
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    output supply0 id_0,
    output logic id_1,
    output wor id_2,
    input wor _id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6
);
  assign id_0 = id_4;
  wire [1 : id_3] id_8 = -1;
  always_ff @(posedge "") begin : LABEL_0
    id_1 <= {id_8, id_3};
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3 id_11,
    output wand id_4,
    input tri0 id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    input wire id_9
);
  wire id_12;
  ;
  and primCall (id_0, id_1, id_11, id_12, id_13, id_2, id_3, id_5, id_6, id_9);
  wire id_13;
  module_0 modCall_1 ();
endmodule
