{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740752948059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740752948059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 08:29:08 2025 " "Processing started: Fri Feb 28 08:29:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740752948059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752948059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 06_Elevador -c 06_Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off 06_Elevador -c 06_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752948059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740752948278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740752948279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY delay floor_select.v(9) " "Verilog HDL Declaration information at floor_select.v(9): object \"DELAY\" differs only in case from object \"delay\" in the same scope" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740752953032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/floor_select.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/floor_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_select " "Found entity 1: floor_select" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740752953033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "scripts/counter.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740752953034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "closed CLOSED door_FSM.v(7) " "Verilog HDL Declaration information at door_FSM.v(7): object \"closed\" differs only in case from object \"CLOSED\" in the same scope" {  } { { "scripts/door_FSM.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/door_FSM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740752953034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/door_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/door_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_FSM " "Found entity 1: door_FSM" {  } { { "scripts/door_FSM.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/door_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740752953035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "scripts/clk_divider.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740752953035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floor_select " "Elaborating entity \"floor_select\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740752953051 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "closed floor_select.v(40) " "Verilog HDL Always Construct warning at floor_select.v(40): variable \"closed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740752953052 "|floor_select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "complete floor_select.v(54) " "Verilog HDL Always Construct warning at floor_select.v(54): variable \"complete\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740752953052 "|floor_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 floor_select.v(109) " "Verilog HDL assignment warning at floor_select.v(109): truncated value with size 32 to match size of target (3)" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740752953052 "|floor_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:DELAY_CTR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:DELAY_CTR\"" {  } { { "scripts/floor_select.v" "DELAY_CTR" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740752953052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "target_floors\[3\] GND " "Pin \"target_floors\[3\]\" is stuck at GND" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740752953327 "|floor_select|target_floors[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_floors\[4\] GND " "Pin \"target_floors\[4\]\" is stuck at GND" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740752953327 "|floor_select|target_floors[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "move_floors VCC " "Pin \"move_floors\" is stuck at VCC" {  } { { "scripts/floor_select.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/scripts/floor_select.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740752953327 "|floor_select|move_floors"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740752953327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740752953378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740752953605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/output_files/06_Elevador.map.smsg " "Generated suppressed messages file C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/06_Elevador/output_files/06_Elevador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740752953683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740752953683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740752953708 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740752953708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740752953708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740752953708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740752953716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 08:29:13 2025 " "Processing ended: Fri Feb 28 08:29:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740752953716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740752953716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740752953716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740752953716 ""}
