$date
	Sat Oct 12 22:18:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # in_a $end
$var reg 1 $ in_b $end
$var reg 1 % in_c $end
$scope module h1 $end
$var wire 1 " carry $end
$var wire 1 # in_a $end
$var wire 1 $ in_b $end
$var wire 1 % in_c $end
$var wire 1 & z $end
$var wire 1 ' y $end
$var wire 1 ( x $end
$var wire 1 ! sum $end
$scope module h1 $end
$var wire 1 ' carry $end
$var wire 1 # in_a $end
$var wire 1 $ in_b $end
$var wire 1 ( sum $end
$upscope $end
$scope module h2 $end
$var wire 1 & carry $end
$var wire 1 ( in_a $end
$var wire 1 % in_b $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module half_adder_tb $end
$var wire 1 ) sum $end
$var wire 1 * carry $end
$var reg 1 + in_a $end
$var reg 1 , in_b $end
$scope module h1 $end
$var wire 1 * carry $end
$var wire 1 + in_a $end
$var wire 1 , in_b $end
$var wire 1 ) sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1)
1!
1+
1%
#20
1(
1,
0+
0%
1$
#30
1"
0)
1*
0!
1&
1+
1%
#40
0"
1!
0&
0%
0$
1#
#50
1"
0!
1&
1%
#60
0&
0(
1'
0%
1$
#70
1!
1%
#80
