<?xml version="1.0" encoding="UTF-8"?>
<devdesc version="0.1"
         xsi:schemaLocation="http://www.section5.ch/dclib/schema/devdesc devdesc.xsd"
         xmlns="http://www.section5.ch/dclib/schema/devdesc"
         xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
         xmlns:xs="http://www.w3.org/2001/XMLSchema"
         xmlns:xi="http://www.w3.org/2001/XInclude"
         xmlns:ns22="http://www.w3.org/1999/xhtml"
         xmlns:ns2="http://www.xmlmind.com/xmleditor/schema/bugreport"
         xmlns:ns="http://www.section5.ch/dclib/schema/devdesc"
         xmlns:memmap="http://www.section5.ch/dclib/schema/memmap"
         xmlns:interfaces="http://www.section5.ch/dclib/schema/interfaces"
         xmlns:html="http://www.xmlmind.com/xmleditor/schema/xhtml"
         xmlns:hfp="http://www.w3.org/2001/XMLSchema-hasFacetAndProperty">
  <vendor>Lattice Semiconductor</vendor>

  <!--// (c) 2015 Martin Strubel
// This is an early prototype for the MACHXO2 EFB hardened IP
-->

  <revision>
    <major>0</major>

    <minor>0</minor>

    <extension>develop</extension>
  </revision>

  <header>// #include &lt;stdlib.h&gt;</header>

  <device id="machxo2_efb" name="MACHXO2_EFB" protocol="REGISTER">
    <revision>
      <major>0</major>

      <minor>0</minor>
    </revision>

    <info>The register definitions for the MACHXO2 EFB block with hardened IP</info>

    <registermap addrsize="8" endian="LITTLE" hidden="true"
                 name="port_pseudo_registers" nodecode="true">
      <!-- This register map is abused for pin definitions. It is not decoded, see flags 'hidden' and 'nodecode'-->

      <info>This pseudo register map contains port pin definitions for peripherals</info>

      <register addr="0x00" id="sysio">
        <bitfield access="RO" lsb="0" msb="15" name="dbgcount"></bitfield>
      </register>

      <register addr="0x00" id="pllio"></register>
    </registermap>

    <registermap endian="LITTLE" name="MMR" nodecode="true">
      <register addr="0x00" id="addrdecode_dummy" size="1">
        <info>Implements PLL0/1 address calculation</info>

        <bitfield lsb="6" msb="6" name="MMR_SELECT_efb">
          <info>EFB perio space
</info>
        </bitfield>

        <bitfield lsb="0" msb="3" name="MMR_CFG_PLL">
          <info>PLL register space</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="MMR_SELECT_DEVINDEX_PLL">
          <info>The bit field to select the PWM controller index</info>
        </bitfield>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="pll" name="PLL">
      <info>PLL registers. For PLL 2, add 0x20</info>

      <register addr="0x00" id="DIVFBK_FRAC0"></register>

      <register addr="0x01" id="DIVFBK_FRAC1"></register>

      <register addr="0x02" id="PLLCFGA">
        <bitfield lsb="7" msb="7" name="LOADREG"></bitfield>

        <bitfield lsb="0" msb="6" name="DELA"></bitfield>
      </register>

      <register addr="0x03" id="PLLCFGB">
        <bitfield lsb="7" msb="7" name="PLLPDN"></bitfield>

        <bitfield lsb="0" msb="6" name="DELB"></bitfield>
      </register>

      <register addr="0x04" id="PLLCFGC">
        <bitfield lsb="7" msb="7" name="WBRESET"></bitfield>

        <bitfield lsb="0" msb="6" name="DELC"></bitfield>
      </register>

      <register addr="0x05" id="PLLCFGD">
        <bitfield lsb="7" msb="7" name="USE_DESI"></bitfield>

        <bitfield lsb="0" msb="6" name="DELD"></bitfield>
      </register>

      <register addr="0x06" id="PLLDIVA">
        <bitfield lsb="7" msb="7" name="REFIN_RESET"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVA"></bitfield>
      </register>

      <register addr="0x07" id="PLLDIVB">
        <bitfield lsb="7" msb="7" name="PLLRST_ENA"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVB"></bitfield>
      </register>

      <register addr="0x08" id="PLLDIVC">
        <bitfield lsb="7" msb="7" name="MRST_ENA"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVC"></bitfield>
      </register>

      <register addr="0x09" id="PLLDIVD">
        <bitfield lsb="7" msb="7" name="STDBY"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVD"></bitfield>
      </register>

      <register addr="0x0a" id="PLLREGA">
        <bitfield lsb="7" msb="7" name="ENABLE_SYNC"></bitfield>

        <bitfield lsb="4" msb="6" name="PHIB"></bitfield>

        <bitfield lsb="3" msb="3" name="INT_LOCK_STICKY"></bitfield>

        <bitfield lsb="0" msb="2" name="PHIA"></bitfield>
      </register>

      <register addr="0x0b" id="PLLREGB">
        <bitfield lsb="7" msb="7" name="DCRST_ENA"></bitfield>

        <bitfield lsb="4" msb="6" name="PHID"></bitfield>

        <bitfield lsb="0" msb="2" name="PHIC"></bitfield>
      </register>

      <register addr="0x0c" id="PLLREGC">
        <bitfield lsb="7" msb="7" name="DDRST_ENA"></bitfield>

        <bitfield lsb="4" msb="6" name="SEL_OUTB"></bitfield>

        <bitfield lsb="3" msb="3" name="INTFB"></bitfield>

        <bitfield lsb="0" msb="2" name="SEL_OUTA"></bitfield>
      </register>

      <register addr="0x0d" id="PLLREGD">
        <bitfield lsb="6" msb="7" name="LOCK"></bitfield>

        <bitfield lsb="3" msb="5" name="SEL_OUTC"></bitfield>

        <bitfield lsb="0" msb="2" name="SEL_OUTD"></bitfield>
      </register>

      <register addr="0x0e" id="DIV_SEL">
        <bitfield lsb="6" msb="7" name="SEL_DIVA"></bitfield>

        <bitfield lsb="4" msb="5" name="SEL_DIVB"></bitfield>

        <bitfield lsb="2" msb="3" name="SEL_DIVC"></bitfield>

        <bitfield lsb="0" msb="1" name="SEL_DIVD"></bitfield>
      </register>

      <register addr="0x0f" id="CLK_TRIM">
        <bitfield lsb="4" msb="7" name="CLKOP_TRIM"></bitfield>

        <bitfield lsb="0" msb="3" name="CLKOS_TRIM"></bitfield>
      </register>

      <register addr="0x10" id="CLKCFG">
        <bitfield lsb="7" msb="7" name="DYN_SOURCE"></bitfield>

        <bitfield lsb="4" msb="6" name="LOCK_SEL"></bitfield>

        <bitfield lsb="0" msb="3" name="ENABLE_CLK"></bitfield>
      </register>

      <register addr="0x11" id="BYPASS">
        <bitfield lsb="7" msb="7" name="TRIMOS3_BYPASS"></bitfield>

        <bitfield lsb="6" msb="6" name="TRIMOS2_BYPASS"></bitfield>

        <bitfield lsb="5" msb="5" name="TRIMOS_BYPASS"></bitfield>

        <bitfield lsb="4" msb="4" name="TRIMOP_BYPASS"></bitfield>

        <bitfield lsb="2" msb="3" name="DYN_SEL"></bitfield>

        <bitfield lsb="1" msb="1" name="DIRECTION"></bitfield>

        <bitfield lsb="0" msb="0" name="ROTATE"></bitfield>
      </register>

      <register access="RO" addr="0x12" id="SEL_REF">
        <bitfield lsb="7" msb="7" name="LF_RESGRND"></bitfield>

        <bitfield lsb="4" msb="6" name="SEL_REF1"></bitfield>

        <bitfield lsb="3" msb="3" name="EN_UP"></bitfield>

        <bitfield lsb="0" msb="2" name="SEL_REF2"></bitfield>
      </register>

      <register access="RO" addr="0x13" id="FBKCFG">
        <bitfield lsb="6" msb="7" name="DIVFBK_ORDER"></bitfield>

        <bitfield lsb="4" msb="5" name="CLKMUX_FB"></bitfield>

        <bitfield lsb="0" msb="3" name="SEL_FBK"></bitfield>
      </register>

      <register access="RO" addr="0x14" id="DIVREF">
        <bitfield lsb="7" msb="7" name="GMC_RESET"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVREF"></bitfield>
      </register>

      <register access="RO" addr="0x15" id="DIVFBK">
        <bitfield lsb="7" msb="7" name="FORCE_VFILTER"></bitfield>

        <bitfield lsb="0" msb="6" name="DIVFBK"></bitfield>
      </register>

      <register access="RO" addr="0x16" id="LFCFG">
        <bitfield lsb="7" msb="7" name="LF_PRESET"></bitfield>

        <bitfield lsb="6" msb="6" name="LF_RESET"></bitfield>

        <bitfield lsb="5" msb="5" name="TEST_ICP"></bitfield>

        <bitfield lsb="5" msb="5" name="EN_FILTER_OPAMP"></bitfield>

        <bitfield lsb="4" msb="4" name="FLOAT_ICP"></bitfield>

        <bitfield lsb="0" msb="2" name="GPROG"></bitfield>
      </register>

      <register access="RO" addr="0x17" id="IKPROG">
        <bitfield lsb="5" msb="7" name="KPROG"></bitfield>

        <bitfield lsb="0" msb="4" name="IPROG"></bitfield>
      </register>

      <register access="RO" addr="0x18" id="RPROG">
        <bitfield lsb="7" msb="7" name="GMC_PRESET"></bitfield>

        <bitfield lsb="0" msb="6" name="RPROG"></bitfield>
      </register>

      <register access="RO" addr="0x19" id="SELREF">
        <bitfield lsb="6" msb="7" name="GMCREF_SEL"></bitfield>

        <bitfield lsb="3" msb="5" name="MFGOUT2_SEL"></bitfield>

        <bitfield lsb="0" msb="2" name="MFGOUT1_SEL"></bitfield>
      </register>

      <register access="RO" addr="0x1a" id="GMSEL_BYPASS">
        <bitfield lsb="4" msb="7" name="GMCSEL"></bitfield>

        <bitfield lsb="3" msb="3" name="VCO_BYPASS_D0"></bitfield>

        <bitfield lsb="2" msb="2" name="VCO_BYPASS_C0"></bitfield>

        <bitfield lsb="1" msb="1" name="VCO_BYPASS_B0"></bitfield>

        <bitfield lsb="0" msb="0" name="VCO_BYPASS_A0"></bitfield>
      </register>

      <register access="RO" addr="0x1b" id="DPROG">
        <bitfield lsb="2" msb="2" name="EN_PHI"></bitfield>

        <bitfield lsb="0" msb="1" name="DPROG"></bitfield>
      </register>

      <register access="RO" addr="0x1b" id="LOCK_STS">
        <bitfield lsb="0" msb="0" name="LOCK_STS"></bitfield>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="efb_perio" name="EFB">
      <!-- I2C core primary -->

      <register addr="0x00" id="I2C_1_CR">
        <bitfield lsb="7" msb="7" name="I2CEN">
          <info>0: I2C disabled, 1: enabled</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="GCEN">
          <info>General Call response enable in slave mode</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="WKUPEN">
          <info>Wake up from standby enable, 0: disable, 1: enable</info>
        </bitfield>

        <bitfield lsb="2" msb="3" name="SDA_DEL_SEL">
          <info>SDA output delay selection [200, 150, 75, 0] ns</info>
        </bitfield>

        <default>00000000</default>
      </register>

      <register addr="0x01" id="I2C_1_CMDR">
        <bitfield lsb="7" msb="7" name="STA"></bitfield>

        <bitfield lsb="6" msb="6" name="STO"></bitfield>

        <bitfield lsb="5" msb="5" name="RD"></bitfield>

        <bitfield lsb="4" msb="4" name="WR"></bitfield>

        <bitfield lsb="3" msb="3" name="ACK"></bitfield>

        <bitfield lsb="2" msb="2" name="CLKSDIS"></bitfield>

        <default>000001xx</default>
      </register>

      <register addr="0x02" id="I2C_1_BR0">
        <info>i2c clock prescale 0</info>

        <bitfield lsb="0" msb="7" name="I2C_PRESCALE0"></bitfield>

        <default>00000000</default>
      </register>

      <register addr="0x03" id="I2C_1_BR1">
        <bitfield lsb="0" msb="2" name="I2C_PRESCALE1"></bitfield>

        <default>xxxxxx00</default>
      </register>

      <register access="WO" addr="0x04" id="I2C_1_TXDR"></register>

      <register access="RO" addr="0x05" id="I2C_1_SR">
        <bitfield lsb="0" msb="0" name="TIP">
          <info>Tranmit in Progress</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="BUSY">
          <info>I2C bus busy</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="RARC">
          <info>Received acknowledge. 1: No ack, 0: got ack</info>
        </bitfield>

        <bitfield lsb="4" msb="4" name="SRW">
          <info>Slave read/write; 1: Master receiving, Slave transmitting, 0: Master transmitting, Slave receiving</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="ARBL">
          <info>1: Arbitration lost, 0: normal</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="TRRDY">
          <info>Transmitter/Receiver ready</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="TROE">
          <info>Transmitter/Receiver overrun error or NACK</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="HGC">
          <info>1: Hardware general call received</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x06" id="I2C_1_GCDR">
        <info>General call data register</info>
      </register>

      <register access="RO" addr="0x07" id="I2C_1_RXDR">
        <info>Receive data register</info>
      </register>

      <register addr="0x08" id="I2C_1_IRQ">
        <info>Interrupt status</info>

        <bitfield lsb="3" msb="3" name="IRQARBL"></bitfield>

        <bitfield lsb="2" msb="2" name="IRQTRRDY"></bitfield>

        <bitfield lsb="1" msb="1" name="IRQTROE"></bitfield>

        <bitfield lsb="0" msb="0" name="IRQHGC"></bitfield>
      </register>

      <register addr="0x09" id="I2C_1_IRQEN">
        <info>Interrupt enable register</info>

        <bitfield lsb="3" msb="3" name="IRQARBLEN"></bitfield>

        <bitfield lsb="2" msb="2" name="IRQTRRDYEN"></bitfield>

        <bitfield lsb="1" msb="1" name="IRQTROEEN"></bitfield>

        <bitfield lsb="0" msb="0" name="IRQHGCEN"></bitfield>
      </register>

      <!-- I2C core secondary -->

      <register addr="0x0a" id="I2C_2_CR">
        <bitfield lsb="7" msb="7" name="I2CEN">
          <info>0: I2C disabled, 1: enabled</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="GCEN">
          <info>General Call response enable in slave mode</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="WKUPEN">
          <info>Wake up from standby enable, 0: disable, 1: enable</info>
        </bitfield>

        <bitfield lsb="2" msb="3" name="SDA_DEL_SEL">
          <info>SDA output delay selection [200, 150, 75, 0] ns</info>
        </bitfield>

        <default>00000000</default>
      </register>

      <register addr="0x0b" id="I2C_2_CMDR">
        <bitfield lsb="7" msb="7" name="STA"></bitfield>

        <bitfield lsb="6" msb="6" name="STO"></bitfield>

        <bitfield lsb="5" msb="5" name="RD"></bitfield>

        <bitfield lsb="4" msb="4" name="WR"></bitfield>

        <bitfield lsb="3" msb="3" name="ACK"></bitfield>

        <bitfield lsb="2" msb="2" name="CLKSDIS"></bitfield>

        <default>000001xx</default>
      </register>

      <register addr="0x0c" id="I2C_2_BR0">
        <info>i2c clock prescale 0</info>

        <bitfield lsb="0" msb="7" name="I2C_PRESCALE0"></bitfield>

        <default>00000000</default>
      </register>

      <register addr="0x0d" id="I2C_2_BR1">
        <bitfield lsb="0" msb="2" name="I2C_PRESCALE1"></bitfield>

        <default>xxxxxx00</default>
      </register>

      <register access="WO" addr="0x0e" id="I2C_2_TXDR"></register>

      <register access="RO" addr="0x0f" id="I2C_2_SR">
        <bitfield lsb="0" msb="0" name="TIP">
          <info>Tranmit in Progress</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="BUSY">
          <info>I2C bus busy</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="RARC">
          <info>Received acknowledge. 1: No ack, 0: got ack</info>
        </bitfield>

        <bitfield lsb="4" msb="4" name="SRW">
          <info>Slave read/write; 1: Master receiving, Slave transmitting, 0: Master transmitting, Slave receiving</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="ARBL">
          <info>1: Arbitration lost, 0: normal</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="TRRDY">
          <info>Transmitter/Receiver ready</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="TROE">
          <info>Transmitter/Receiver overrun error or NACK</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="HGC">
          <info>1: Hardware general call received</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x10" id="I2C_2_GCDR">
        <info>General call data register</info>
      </register>

      <register access="RO" addr="0x11" id="I2C_2_RXDR">
        <info>Receive data register</info>
      </register>

      <register addr="0x12" id="I2C_2_IRQ">
        <info>Interrupt status</info>

        <bitfield lsb="3" msb="3" name="IRQARBL"></bitfield>

        <bitfield lsb="2" msb="2" name="IRQTRRDY"></bitfield>

        <bitfield lsb="1" msb="1" name="IRQTROE"></bitfield>

        <bitfield lsb="0" msb="0" name="IRQHGC"></bitfield>
      </register>

      <register addr="0x13" id="I2C_2_IRQEN">
        <info>Interrupt enable register</info>

        <bitfield lsb="3" msb="3" name="IRQARBLEN"></bitfield>

        <bitfield lsb="2" msb="2" name="IRQTRRDYEN"></bitfield>

        <bitfield lsb="1" msb="1" name="IRQTROEEN"></bitfield>

        <bitfield lsb="0" msb="0" name="IRQHGCEN"></bitfield>
      </register>

      <!-- SPI core -->

      <register access="RW" addr="0x14" id="SPICR0"></register>

      <register access="RW" addr="0x15" id="SPICR1"></register>

      <register access="RW" addr="0x16" id="SPICR2"></register>

      <register access="RW" addr="0x17" id="SPIBR"></register>

      <register access="RW" addr="0x18" id="SPICSR"></register>

      <register access="WO" addr="0x19" id="SPITXDR"></register>

      <register access="RO" addr="0x1a" id="SPISR"></register>

      <register access="RO" addr="0x1b" id="SPIRXDR"></register>

      <register access="RW" addr="0x1c" id="SPIIRQ"></register>

      <register access="RW" addr="0x1d" id="SPIIRQEN"></register>

      <!-- >MACHXO2 Timer/Counter PWM IP core -->

      <register addr="0x1e" id="TCCR0"></register>

      <register addr="0x1f" id="TCCR1"></register>

      <register access="WO" addr="0x20" id="TCTOPSET"></register>

      <register access="WO" addr="0x21" id="TCTOPSET1"></register>

      <register access="WO" addr="0x22" id="TCOCRSET0"></register>

      <register access="WO" addr="0x23" id="TCOCRSET1"></register>

      <register addr="0x24" id="TCCR2"></register>

      <register access="RO" addr="0x25" id="TCCNT0"></register>

      <register access="RO" addr="0x26" id="TCCNT1"></register>

      <register access="RO" addr="0x27" id="TCTOP0"></register>

      <register access="RO" addr="0x28" id="TCTOP1"></register>

      <register access="RO" addr="0x29" id="TCOCR0"></register>

      <register access="RO" addr="0x2a" id="TCOCR1"></register>

      <register access="RO" addr="0x2b" id="TCICR0"></register>

      <register access="RO" addr="0x2c" id="TCICR1"></register>

      <register access="RO" addr="0x2d" id="TCSR0"></register>

      <register addr="0x2e" id="TCIRQ"></register>

      <register addr="0x2f" id="TCIRQEN"></register>

      <!-- UFM section -->

      <register access="RW" addr="0x30" id="CFGCR">
        <bitfield lsb="7" msb="7" name="WBCE">
          <info>Wishbone connection enable</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="RSTE">
          <info>Wishbone connection reset</info>
        </bitfield>
      </register>

      <register access="WO" addr="0x31" id="CFGTXDR"></register>

      <register access="RO" addr="0x32" id="CFGSR">
        <info>Flash memory status register</info>

        <bitfield lsb="7" msb="7" name="WBCACT"></bitfield>

        <bitfield lsb="5" msb="5" name="TXFE">
          <info>Transmit FIFO empty</info>
        </bitfield>

        <bitfield lsb="4" msb="4" name="TXFF">
          <info>Transmit FIFO full</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="RXFE">
          <info>Receive FIFO empty</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="RXFF">
          <info>Receive FIFO full</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="SPPIACT">
          <info>Slave SPI active</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="I2CACT">
          <info>I2C interface active</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x33" id="CFGRXDR"></register>

      <register access="RW" addr="0x34" id="CFGIRQ">
        <info>Interrupt status</info>

        <bitfield lsb="5" msb="5" name="IRQTXFE">
          <info>Interrupt status TX FIFO empty</info>
        </bitfield>

        <bitfield lsb="4" msb="4" name="IRQTXFF">
          <info>Interrupt status TX FIFO full</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="IRQRXFE">
          <info>Interrupt status RX FIFO empty</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="IRQRXFF">
          <info>Interrupt status RX FIFO full</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="IRQSSPIACT">
          <info>SPI slave active interrupt</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="IRQI2CACT">
          <info>I2C interface active interrupt</info>
        </bitfield>
      </register>

      <register access="RW" addr="0x35" id="CFGIRQEN">
        <info>Interrupt status</info>

        <bitfield lsb="5" msb="5" name="IRQTXFEEN">
          <info>Interrupt status TX FIFO empty</info>
        </bitfield>

        <bitfield lsb="4" msb="4" name="IRQTXFFEN">
          <info>Interrupt status TX FIFO full</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="IRQRXFEEN">
          <info>Interrupt status RX FIFO empty</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="IRQRXFFEN">
          <info>Interrupt status RX FIFO full</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="IRQSSPIACTEN">
          <info>SPI slave active interrupt</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="IRQI2CACTEN">
          <info>I2C interface active interrupt</info>
        </bitfield>
      </register>

      <register addr="0x37" id="EFBIRQ">
        <bitfield lsb="4" msb="4" name="UFM_CFG_INT"></bitfield>

        <bitfield lsb="3" msb="3" name="TC_INT"></bitfield>

        <bitfield lsb="2" msb="2" name="SPI_INT"></bitfield>

        <bitfield lsb="1" msb="1" name="I2C2_INT"></bitfield>

        <bitfield lsb="0" msb="0" name="I2C1_INT"></bitfield>
      </register>
    </registermap>

    <group hidden="true" name="UNIT_MAP">
      <info>This group contains the device unit mapping for the I/O address decoder of the gensoc SoC. It must contain the reserved properties SelectPerio, SelectDevice, SelectCfg.</info>

      <!--This special property defines the global bit field used for the peripheral unit selection:-->

      <property name="SelectPerio" type="MODE">
        <info>Peripheral unit selection values</info>

        <regref bits="MMR_SELECT_efb" ref="addrdecode_dummy" />

        <choice>
          <item name="pll">
            <value>0</value>
          </item>

          <item name="efb_perio">
            <value>1</value>
          </item>
        </choice>
      </property>

      <!--This special struct defines the bit field used per device for multi device decoder generation:-->

      <struct name="SelectDevice">
        <property name="pll" type="REGISTER">
          <regref bits="MMR_SELECT_DEVINDEX_PLL" ref="addrdecode_dummy" />
        </property>
      </struct>

      <!--This Field selects the configuration address space per IP module:-->

      <struct name="SelectCfg">
        <property name="pll" type="REGISTER">
          <regref bits="MMR_CFG_PLL" ref="addrdecode_dummy" />
        </property>
      </struct>
    </group>

    <group hidden="true" name="INSTANCES">
      <info>This group contains the auto generated perio unit instances</info>

      <array name="pll">
        <size>
          <value>2</value>
        </size>

        <property name="pllunit" type="REGISTER">
          <regref ref="pllio" />
        </property>
      </array>
    </group>
  </device>
</devdesc>
