verilog work "LCU_4_to_16.v"
verilog work "cla_4_bit_augmented.v"
verilog work "LCU_16_to_32.v"
verilog work "cla_16_bit_augmented.v"
verilog work "adder.v"
verilog work "XOR.v"
verilog work "SRL.v"
verilog work "SRA.v"
verilog work "SL.v"
verilog work "diff.v"
verilog work "complement.v"
verilog work "AND.v"
verilog work "alu.v"
verilog work "alu_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
