Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: Digital PnR 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Share area estimation 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Evaluate the power between lvt and ulvt structure 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Provide the spec for Active current 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Update the Design Rule Documentation by 30/11/2018 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Double-check the PDK 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Decide which architecture w or w/o regulators 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh/Tuan to double-check the power simulation result. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh/Tuan to estimate the LPF-Cap and Charge-pump current to have Loop-BW smaller than 40MHz (Measuring Kvco). 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to report peak-current to estimate decap for without-regulator-arch. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: aChanh to estimate the regulator decaps value. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to check close-loop locking at slowest and fastest condition. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to update the % completion smartsheet. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh to estimate the digital DLL with 8-stages delay-line. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Trying area estimation without decaps 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Trying the process variation compensation for bias control circuit 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: SVI to explore best way to generate DLL model for functional simulation: Verilog or top-level schematic 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Update preliminary specs for SSS 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: SSS to share voltage/current reference from SSS 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuning the BIAS circuit of Delay-line. Consider to investigate new delay-line structure. 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuning PFD 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Verify performance of PFD+CP 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuning Current reference generator with 1.8V+BJT devices( low priority) 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to draw layout floorplan 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to draw updated block-diagram 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh to update the layout floorplan,  the ctrl signals from the left side 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Hao to send layout review checklist to Thanh/aChanh 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh to update the signal name to review checklist 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to add top-cell simulation parameters 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to check sub-threshold 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh to consider to remove the Replica from SDLL Block Diagram 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: aChanh to send out the work list to Hao 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Hao to arrange tasks and resource according to aChanh's list 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Thanh to handover to Hao, Tuan 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Hao and Tuan work on Spectra license 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to fine-tune switch in charge-pump 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: aChanh to check with Sony if there is PnR library 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Mi Le to start another structure of MUX 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to check-in all test-bench/schematic to SVN 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Lai to fine-tune zero-setup of DFF/Latch in Cal sampling, then find-out to target code of PSEL<> over PTV 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to write the measurement of Phase Error of PDF at cycle by cycle to detect the locking time 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Dung to handle AC chz for Op-amp 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Tuan to check with Thanh the reason of current Interpolator layout structure 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: We need to decide 1.8V in CP for more range of Vctrl in DR v0.5 --> aDuong to send-out initial schematic for simulation 
Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: SVI to sum up simulation specs and targeted specs, then discuss on specs which could not be accomplished 
Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: SSS will consider and provide the std_cell lib if possible by the end of next week 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Review the testbech/measurement --> consider to measure DCD by taking Min/Max from 10 cycles 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: aChanh to confirm the note "taken from the average" in spec 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: aChanh to notify the delay on DR1 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Full guarding both N/P region 
Skip--Allocation is empty in Sheet name: NRE_s020_SDLL, Task name: Put Poly AND to cut long Poly of PMOS/NMOS 
Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: antclf 
Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: ppin,pinf_log 
Skip--AssignTo is empty in Sheet name: NRE_s020_SDLL, Task name: PrimetimeSI   (.cdb) 
