xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on May 26, 2023 at 14:57:46 CST
xrun
	-sdfdir bdw_work/sims/DPA_V
	+xm64bit
	+incdir+/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+xminput+bdw_work/sims/DPA_V/ncverilog.do
	+xmlibdirname+bdw_work/sims/DPA_V
	+BDW_VLOG_DUMPFILE+bdw_work/sims/DPA_V/verilog.vcd
	-f bdw_work/sims/DPA_V/siminfo
		bdw_work/sims/top_DPA_V.v
		bdw_work/wrappers/dut_cosim.v
		bdw_work/modules/dut/DPA/dut_rtl.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_dut_DPA
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/DPA_V/sim_DPA_V.so
	+hubSetOption+bdr=bdw_work/sims/DPA_V/sim.bdr
	-l bdw_work/sims/DPA_V/bdw_sim_verilog.log

   User defined plus("+") options:
	+BDW_VLOG_DUMPFILE+bdw_work/sims/DPA_V/verilog.vcd
	+hubSetOption+libdef=bdw_work/sims/DPA_V/sim_DPA_V.so
	+hubSetOption+bdr=bdw_work/sims/DPA_V/sim.bdr

Recompiling... reason: file './bdw_work/modules/dut/DPA/dut_rtl.v' is newer than expected.
	expected: Wed May 24 19:29:00 2023
	actual:   Fri May 26 14:57:35 2023
file: bdw_work/sims/top_DPA_V.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_DPA_V.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: bdw_work/modules/dut/DPA/dut_rtl.v
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             185     185
		Scalar wires:           34       -
		Vectored wires:          7       -
		Always blocks:          69      69
		Initial blocks:          7       7
		Cont. assignments:      22      35
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
Simulation stopped via $stop(1) at time 25615100 PS + 0
./bdw_work/sims/top_DPA_V.v:67 		#100 $stop;
xcelium> quit
TOOL:	xrun(64)	22.03-s003: Exiting on May 26, 2023 at 14:57:47 CST  (total: 00:00:01)
