# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_PROVA_DICEMBRE_2024.srcs/sources_1/new/SYNCH_ROM.vhd" \
"../../../../12_PROVA_DICEMBRE_2024.srcs/sim_1/new/SYNCH_ROM_TESTBENCH.vhd" \

# Do not sort compile order
nosort
