
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c70c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800c8ec  0800c8ec  0000d8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca3c  0800ca3c  0000e1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca3c  0800ca3c  0000da3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca44  0800ca44  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca44  0800ca44  0000da44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca48  0800ca48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ca4c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020dc  200001ec  0800cc38  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022c8  0800cc38  0000e2c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b56b  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004811  00000000  00000000  00029787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  0002df98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f87  00000000  00000000  0002f430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007101  00000000  00000000  000303b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db20  00000000  00000000  000374b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1eb7  00000000  00000000  00054fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146e8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000574c  00000000  00000000  00146ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014c620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c8d4 	.word	0x0800c8d4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800c8d4 	.word	0x0800c8d4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000288 	.word	0x20000288
 8000658:	20000208 	.word	0x20000208

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f002 fa7a 	bl	8002b94 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000288 	.word	0x20000288
 80006ac:	20000208 	.word	0x20000208

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f001 fc0a 	bl	8001ece <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4816      	ldr	r0, [pc, #88]	@ (8000718 <main+0x68>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f82c 	bl	8000720 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f934 	bl	8000934 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f900 	bl	80008d0 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f00a ff42 	bl	800b558 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f8ae 	bl	8000834 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006d8:	f000 f86e 	bl	80007b8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80006dc:	f009 fa2e 	bl	8009b3c <MX_FATFS_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <main+0x3a>
    Error_Handler();
 80006e6:	f000 f991 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80006ea:	2110      	movs	r1, #16
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f000 fdfc 	bl	80012ec <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ffb0 	bl	800065c <io_digital_write>
	HAL_Delay(5000);
 80006fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000700:	f001 fc56 	bl	8001fb0 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 8000704:	4a05      	ldr	r2, [pc, #20]	@ (800071c <main+0x6c>)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	e892 0003 	ldmia.w	r2, {r0, r1}
 800070c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 8000710:	2308      	movs	r3, #8
 8000712:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <main+0x64>
 8000718:	48000800 	.word	0x48000800
 800071c:	0800c8ec 	.word	0x0800c8ec

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0318 	add.w	r3, r7, #24
 800072a:	2238      	movs	r2, #56	@ 0x38
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f00b fc52 	bl	800bfd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000746:	f003 ff3f 	bl	80045c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000752:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000758:	2303      	movs	r3, #3
 800075a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800075c:	2301      	movs	r3, #1
 800075e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000760:	2324      	movs	r3, #36	@ 0x24
 8000762:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000768:	2306      	movs	r3, #6
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0318 	add.w	r3, r7, #24
 8000774:	4618      	mov	r0, r3
 8000776:	f003 ffdb 	bl	8004730 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000780:	f000 f944 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2303      	movs	r3, #3
 800078a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2102      	movs	r1, #2
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 fad8 	bl	8004d54 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007aa:	f000 f92f 	bl	8000a0c <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <MX_SPI1_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	@ (8000830 <MX_SPI1_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_SPI1_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_SPI1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_SPI1_Init+0x74>)
 80007d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_SPI1_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_SPI1_Init+0x74>)
 80007ee:	2238      	movs	r2, #56	@ 0x38
 80007f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_SPI1_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_SPI1_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_SPI1_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_SPI1_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_SPI1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_SPI1_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_SPI1_Init+0x74>)
 8000818:	f004 ff06 	bl	8005628 <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 f8f3 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2000028c 	.word	0x2000028c
 8000830:	40013000 	.word	0x40013000

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b23      	ldr	r3, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083a:	4a24      	ldr	r2, [pc, #144]	@ (80008cc <MX_USART2_UART_Init+0x98>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800083e:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000840:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800084e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000852:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000854:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800085a:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800085c:	220c      	movs	r2, #12
 800085e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000860:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000866:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000880:	f005 fc76 	bl	8006170 <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800088a:	f000 f8bf 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000892:	f007 f99c 	bl	8007bce <HAL_UARTEx_SetTxFifoThreshold>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800089c:	f000 f8b6 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a0:	2100      	movs	r1, #0
 80008a2:	4809      	ldr	r0, [pc, #36]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008a4:	f007 f9d1 	bl	8007c4a <HAL_UARTEx_SetRxFifoThreshold>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80008ae:	f000 f8ad 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008b4:	f007 f952 	bl	8007b5c <HAL_UARTEx_DisableFifoMode>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80008be:	f000 f8a5 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200002f0 	.word	0x200002f0
 80008cc:	40004400 	.word	0x40004400

080008d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_DMA_Init+0x60>)
 80008d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008da:	4a15      	ldr	r2, [pc, #84]	@ (8000930 <MX_DMA_Init+0x60>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_DMA_Init+0x60>)
 80008e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000930 <MX_DMA_Init+0x60>)
 80008fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2101      	movs	r1, #1
 800090a:	200b      	movs	r0, #11
 800090c:	f001 fc4d 	bl	80021aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000910:	200b      	movs	r0, #11
 8000912:	f001 fc64 	bl	80021de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	2101      	movs	r1, #1
 800091a:	200c      	movs	r0, #12
 800091c:	f001 fc45 	bl	80021aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000920:	200c      	movs	r0, #12
 8000922:	f001 fc5c 	bl	80021de <HAL_NVIC_EnableIRQ>

}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	@ 0x28
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a2d      	ldr	r2, [pc, #180]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000950:	f043 0320 	orr.w	r3, r3, #32
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0320 	and.w	r3, r3, #32
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a27      	ldr	r2, [pc, #156]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b22      	ldr	r3, [pc, #136]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a21      	ldr	r2, [pc, #132]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000996:	4a1b      	ldr	r2, [pc, #108]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000998:	f043 0302 	orr.w	r3, r3, #2
 800099c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2130      	movs	r1, #48	@ 0x30
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b2:	f002 f8ef 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2150      	movs	r1, #80	@ 0x50
 80009ba:	4813      	ldr	r0, [pc, #76]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009bc:	f002 f8ea 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009c0:	2330      	movs	r3, #48	@ 0x30
 80009c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009da:	f001 ff59 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 80009de:	2350      	movs	r3, #80	@ 0x50
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009f6:	f001 ff4b 	bl	8002890 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	48000800 	.word	0x48000800

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
	...

08000a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a26:	4a0e      	ldr	r2, [pc, #56]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a52:	f003 fe5d 	bl	8004710 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40021000 	.word	0x40021000

08000a64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a25      	ldr	r2, [pc, #148]	@ (8000b18 <HAL_SPI_MspInit+0xb4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d144      	bne.n	8000b10 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a86:	4b25      	ldr	r3, [pc, #148]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a90:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a92:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a18      	ldr	r2, [pc, #96]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ace:	23c0      	movs	r3, #192	@ 0xc0
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ade:	2305      	movs	r3, #5
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aec:	f001 fed0 	bl	8002890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000af0:	2308      	movs	r3, #8
 8000af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b00:	2305      	movs	r3, #5
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4805      	ldr	r0, [pc, #20]	@ (8000b20 <HAL_SPI_MspInit+0xbc>)
 8000b0c:	f001 fec0 	bl	8002890 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	@ 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40013000 	.word	0x40013000
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48000400 	.word	0x48000400

08000b24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b09e      	sub	sp, #120	@ 0x78
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	2254      	movs	r2, #84	@ 0x54
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f00b fa47 	bl	800bfd8 <memset>
  if(huart->Instance==USART2)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8000c88 <HAL_UART_MspInit+0x164>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	f040 8094 	bne.w	8000c7e <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b56:	2302      	movs	r3, #2
 8000b58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4618      	mov	r0, r3
 8000b64:	f004 fb12 	bl	800518c <HAL_RCCEx_PeriphCLKConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b6e:	f7ff ff4d 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b72:	4b46      	ldr	r3, [pc, #280]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b76:	4a45      	ldr	r2, [pc, #276]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b7e:	4b43      	ldr	r3, [pc, #268]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b40      	ldr	r3, [pc, #256]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b3d      	ldr	r3, [pc, #244]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f001 fe66 	bl	8002890 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000bc4:	4b32      	ldr	r3, [pc, #200]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bc6:	4a33      	ldr	r2, [pc, #204]	@ (8000c94 <HAL_UART_MspInit+0x170>)
 8000bc8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000bca:	4b31      	ldr	r3, [pc, #196]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bcc:	221a      	movs	r2, #26
 8000bce:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bde:	2280      	movs	r2, #128	@ 0x80
 8000be0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000be2:	4b2b      	ldr	r3, [pc, #172]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be8:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000bee:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000bf4:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000bfc:	4824      	ldr	r0, [pc, #144]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bfe:	f001 fb09 	bl	8002214 <HAL_DMA_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000c08:	f7ff ff00 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a20      	ldr	r2, [pc, #128]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000c14:	4a1e      	ldr	r2, [pc, #120]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8000c9c <HAL_UART_MspInit+0x178>)
 8000c1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000c20:	4b1d      	ldr	r3, [pc, #116]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c22:	221b      	movs	r2, #27
 8000c24:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c28:	2210      	movs	r2, #16
 8000c2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c52:	4811      	ldr	r0, [pc, #68]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c54:	f001 fade 	bl	8002214 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000c5e:	f7ff fed5 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a0c      	ldr	r2, [pc, #48]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c66:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000c68:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2102      	movs	r1, #2
 8000c72:	2026      	movs	r0, #38	@ 0x26
 8000c74:	f001 fa99 	bl	80021aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c78:	2026      	movs	r0, #38	@ 0x26
 8000c7a:	f001 fab0 	bl	80021de <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c7e:	bf00      	nop
 8000c80:	3778      	adds	r7, #120	@ 0x78
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40004400 	.word	0x40004400
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	20000384 	.word	0x20000384
 8000c94:	40020008 	.word	0x40020008
 8000c98:	200003e4 	.word	0x200003e4
 8000c9c:	4002001c 	.word	0x4002001c

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf6:	f001 f93d 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <DMA1_Channel1_IRQHandler+0x10>)
 8000d06:	f001 fc68 	bl	80025da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000384 	.word	0x20000384

08000d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <DMA1_Channel2_IRQHandler+0x10>)
 8000d1a:	f001 fc5e 	bl	80025da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200003e4 	.word	0x200003e4

08000d28 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d2c:	4802      	ldr	r0, [pc, #8]	@ (8000d38 <USB_LP_IRQHandler+0x10>)
 8000d2e:	f002 f839 	bl	8002da4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20001c84 	.word	0x20001c84

08000d3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d40:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d42:	f005 fbf3 	bl	800652c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d50:	2b40      	cmp	r3, #64	@ 0x40
 8000d52:	d10d      	bne.n	8000d70 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2240      	movs	r2, #64	@ 0x40
 8000d5a:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d6a:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000d6c:	f000 fb98 	bl	80014a0 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	200002f0 	.word	0x200002f0

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f00b f91e 	bl	800bfe8 <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20020000 	.word	0x20020000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	20000444 	.word	0x20000444
 8000de0:	200022c8 	.word	0x200022c8

08000de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b0cd      	sub	sp, #308	@ 0x134
 8000e0c:	af04      	add	r7, sp, #16
 8000e0e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e12:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e16:	6018      	str	r0, [r3, #0]
 8000e18:	460a      	mov	r2, r1
 8000e1a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e1e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e22:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8000e24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e28:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	2b05      	cmp	r3, #5
 8000e30:	f240 8183 	bls.w	800113a <modbus_handle_frame+0x332>

	uint8_t address = frame[0];
 8000e34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e38:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint8_t function = frame[1];
 8000e44:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e48:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	f040 8170 	bne.w	800113e <modbus_handle_frame+0x336>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[7] << 8) | frame[6]; // MODBUS sends LSB first (unlike address, function)
 8000e5e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e62:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3307      	adds	r3, #7
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	021b      	lsls	r3, r3, #8
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e76:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	3306      	adds	r3, #6
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8000e8a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e8e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	3b02      	subs	r3, #2
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e9c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ea0:	4611      	mov	r1, r2
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	f000 f958 	bl	8001158 <modbus_crc16>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8000eae:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8000eb2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	f040 8143 	bne.w	8001142 <modbus_handle_frame+0x33a>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000ebc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	d003      	beq.n	8000ecc <modbus_handle_frame+0xc4>
 8000ec4:	2b06      	cmp	r3, #6
 8000ec6:	f000 80e6 	beq.w	8001096 <modbus_handle_frame+0x28e>
 8000eca:	e12d      	b.n	8001128 <modbus_handle_frame+0x320>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8000ecc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ed0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	021b      	lsls	r3, r3, #8
 8000ede:	b21a      	sxth	r2, r3
 8000ee0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ee4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	3303      	adds	r3, #3
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	b21b      	sxth	r3, r3
 8000ef4:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8000ef8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000efc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	3304      	adds	r3, #4
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b21b      	sxth	r3, r3
 8000f08:	021b      	lsls	r3, r3, #8
 8000f0a:	b21a      	sxth	r2, r3
 8000f0c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f10:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3305      	adds	r3, #5
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	b21b      	sxth	r3, r3
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	b21b      	sxth	r3, r3
 8000f20:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > 125) {
 8000f24:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d003      	beq.n	8000f34 <modbus_handle_frame+0x12c>
 8000f2c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f30:	2b7d      	cmp	r3, #125	@ 0x7d
 8000f32:	d908      	bls.n	8000f46 <modbus_handle_frame+0x13e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000f34:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000f38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 f99a 	bl	8001278 <send_exception>
				return;
 8000f44:	e0fe      	b.n	8001144 <modbus_handle_frame+0x33c>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8000f46:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000f4a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f4e:	4413      	add	r3, r2
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			// Check if endAddress is outside the stored registers
			if (endAddress > MODBUS_REGISTER_COUNT) {
 8000f58:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000f5c:	2b20      	cmp	r3, #32
 8000f5e:	d908      	bls.n	8000f72 <modbus_handle_frame+0x16a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000f60:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000f64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f68:	2202      	movs	r2, #2
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f984 	bl	8001278 <send_exception>
				return;
 8000f70:	e0e8      	b.n	8001144 <modbus_handle_frame+0x33c>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000f72:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f76:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000f7e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f82:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f86:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8000f8a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8000f8c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f9a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f9e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000fac:	e02d      	b.n	800100a <modbus_handle_frame+0x202>
				responseData[responseLen++] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8000fae:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000fb2:	4a66      	ldr	r2, [pc, #408]	@ (800114c <modbus_handle_frame+0x344>)
 8000fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	b299      	uxth	r1, r3
 8000fbc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fc0:	1c5a      	adds	r2, r3, #1
 8000fc2:	f8a7 211c 	strh.w	r2, [r7, #284]	@ 0x11c
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	b2c9      	uxtb	r1, r1
 8000fca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fce:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000fd2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 8000fd4:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000fd8:	4a5c      	ldr	r2, [pc, #368]	@ (800114c <modbus_handle_frame+0x344>)
 8000fda:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000fde:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fe2:	1c5a      	adds	r2, r3, #1
 8000fe4:	f8a7 211c 	strh.w	r2, [r7, #284]	@ 0x11c
 8000fe8:	461a      	mov	r2, r3
 8000fea:	b2c9      	uxtb	r1, r1
 8000fec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ff0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ff4:	5499      	strb	r1, [r3, r2]
				startAddress++;
 8000ff6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			for (int i = 0; i < regCount; i++) {
 8001000:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001004:	3301      	adds	r3, #1
 8001006:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800100a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800100e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001012:	429a      	cmp	r2, r3
 8001014:	dbcb      	blt.n	8000fae <modbus_handle_frame+0x1a6>
			}

			static char debug_msg[256];
			snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001016:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800101a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 800101e:	881a      	ldrh	r2, [r3, #0]
 8001020:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001024:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4619      	mov	r1, r3
 800102e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001032:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	3301      	adds	r3, #1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001042:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	3302      	adds	r3, #2
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	461c      	mov	r4, r3
 800104e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001052:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3303      	adds	r3, #3
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	9303      	str	r3, [sp, #12]
 800105e:	9402      	str	r4, [sp, #8]
 8001060:	9001      	str	r0, [sp, #4]
 8001062:	9100      	str	r1, [sp, #0]
 8001064:	4613      	mov	r3, r2
 8001066:	4a3a      	ldr	r2, [pc, #232]	@ (8001150 <modbus_handle_frame+0x348>)
 8001068:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800106c:	4839      	ldr	r0, [pc, #228]	@ (8001154 <modbus_handle_frame+0x34c>)
 800106e:	f00a ff7d 	bl	800bf6c <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001072:	4838      	ldr	r0, [pc, #224]	@ (8001154 <modbus_handle_frame+0x34c>)
 8001074:	f7ff f8d4 	bl	8000220 <strlen>
 8001078:	4603      	mov	r3, r0
 800107a:	b29b      	uxth	r3, r3
 800107c:	4619      	mov	r1, r3
 800107e:	4835      	ldr	r0, [pc, #212]	@ (8001154 <modbus_handle_frame+0x34c>)
 8001080:	f00a fb28 	bl	800b6d4 <CDC_Transmit_FS>

			send_response(responseData, responseLen);
 8001084:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8001088:	f107 0308 	add.w	r3, r7, #8
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f8a0 	bl	80011d4 <send_response>
 8001094:	e056      	b.n	8001144 <modbus_handle_frame+0x33c>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001096:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800109a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	3302      	adds	r3, #2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3303      	adds	r3, #3
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b21b      	sxth	r3, r3
 80010be:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80010c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	3304      	adds	r3, #4
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010da:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	3305      	adds	r3, #5
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 80010ee:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80010f2:	2b1f      	cmp	r3, #31
 80010f4:	d908      	bls.n	8001108 <modbus_handle_frame+0x300>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80010f6:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 80010fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80010fe:	2202      	movs	r2, #2
 8001100:	4618      	mov	r0, r3
 8001102:	f000 f8b9 	bl	8001278 <send_exception>
				return;
 8001106:	e01d      	b.n	8001144 <modbus_handle_frame+0x33c>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8001108:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800110c:	490f      	ldr	r1, [pc, #60]	@ (800114c <modbus_handle_frame+0x344>)
 800110e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001112:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back the original request (to say it was successful)
 8001116:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800111a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800111e:	2106      	movs	r1, #6
 8001120:	6818      	ldr	r0, [r3, #0]
 8001122:	f000 f857 	bl	80011d4 <send_response>
			break;
 8001126:	e00d      	b.n	8001144 <modbus_handle_frame+0x33c>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001128:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 800112c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001130:	2201      	movs	r2, #1
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f8a0 	bl	8001278 <send_exception>
			break;
 8001138:	e004      	b.n	8001144 <modbus_handle_frame+0x33c>
	if (len < 6) return;
 800113a:	bf00      	nop
 800113c:	e002      	b.n	8001144 <modbus_handle_frame+0x33c>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 800113e:	bf00      	nop
 8001140:	e000      	b.n	8001144 <modbus_handle_frame+0x33c>
		return;
 8001142:	bf00      	nop
	}
}
 8001144:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001148:	46bd      	mov	sp, r7
 800114a:	bd90      	pop	{r4, r7, pc}
 800114c:	20000448 	.word	0x20000448
 8001150:	0800c8f4 	.word	0x0800c8f4
 8001154:	20000488 	.word	0x20000488

08001158 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001164:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001168:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 800116a:	2300      	movs	r3, #0
 800116c:	81bb      	strh	r3, [r7, #12]
 800116e:	e026      	b.n	80011be <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8001170:	89bb      	ldrh	r3, [r7, #12]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	461a      	mov	r2, r3
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	4053      	eors	r3, r2
 800117e:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001180:	2300      	movs	r3, #0
 8001182:	72fb      	strb	r3, [r7, #11]
 8001184:	e015      	b.n	80011b2 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8001186:	89fb      	ldrh	r3, [r7, #14]
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	2b00      	cmp	r3, #0
 800118e:	d00a      	beq.n	80011a6 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8001190:	89fb      	ldrh	r3, [r7, #14]
 8001192:	085b      	lsrs	r3, r3, #1
 8001194:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8001196:	89fb      	ldrh	r3, [r7, #14]
 8001198:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800119c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80011a0:	43db      	mvns	r3, r3
 80011a2:	81fb      	strh	r3, [r7, #14]
 80011a4:	e002      	b.n	80011ac <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80011a6:	89fb      	ldrh	r3, [r7, #14]
 80011a8:	085b      	lsrs	r3, r3, #1
 80011aa:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80011ac:	7afb      	ldrb	r3, [r7, #11]
 80011ae:	3301      	adds	r3, #1
 80011b0:	72fb      	strb	r3, [r7, #11]
 80011b2:	7afb      	ldrb	r3, [r7, #11]
 80011b4:	2b07      	cmp	r3, #7
 80011b6:	d9e6      	bls.n	8001186 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80011b8:	89bb      	ldrh	r3, [r7, #12]
 80011ba:	3301      	adds	r3, #1
 80011bc:	81bb      	strh	r3, [r7, #12]
 80011be:	89ba      	ldrh	r2, [r7, #12]
 80011c0:	887b      	ldrh	r3, [r7, #2]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d3d4      	bcc.n	8001170 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80011c6:	89fb      	ldrh	r3, [r7, #14]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b089      	sub	sp, #36	@ 0x24
 80011d8:	af04      	add	r7, sp, #16
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	4619      	mov	r1, r3
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ffb7 	bl	8001158 <modbus_crc16>
 80011ea:	4603      	mov	r3, r0
 80011ec:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80011ee:	887b      	ldrh	r3, [r7, #2]
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	807a      	strh	r2, [r7, #2]
 80011f4:	461a      	mov	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	89fa      	ldrh	r2, [r7, #14]
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001200:	89fb      	ldrh	r3, [r7, #14]
 8001202:	0a1b      	lsrs	r3, r3, #8
 8001204:	b29a      	uxth	r2, r3
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	1c59      	adds	r1, r3, #1
 800120a:	8079      	strh	r1, [r7, #2]
 800120c:	4619      	mov	r1, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	440b      	add	r3, r1
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	701a      	strb	r2, [r3, #0]

	//debug
	static char debug_msg_response[256];
	snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3301      	adds	r3, #1
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	3302      	adds	r3, #2
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461c      	mov	r4, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3303      	adds	r3, #3
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	9303      	str	r3, [sp, #12]
 8001236:	9402      	str	r4, [sp, #8]
 8001238:	9001      	str	r0, [sp, #4]
 800123a:	9100      	str	r1, [sp, #0]
 800123c:	4613      	mov	r3, r2
 800123e:	4a0c      	ldr	r2, [pc, #48]	@ (8001270 <send_response+0x9c>)
 8001240:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001244:	480b      	ldr	r0, [pc, #44]	@ (8001274 <send_response+0xa0>)
 8001246:	f00a fe91 	bl	800bf6c <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 800124a:	480a      	ldr	r0, [pc, #40]	@ (8001274 <send_response+0xa0>)
 800124c:	f7fe ffe8 	bl	8000220 <strlen>
 8001250:	4603      	mov	r3, r0
 8001252:	b29b      	uxth	r3, r3
 8001254:	4619      	mov	r1, r3
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <send_response+0xa0>)
 8001258:	f00a fa3c 	bl	800b6d4 <CDC_Transmit_FS>

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	4619      	mov	r1, r3
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f869 	bl	8001338 <RS485_Transmit>
}
 8001266:	bf00      	nop
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	bd90      	pop	{r4, r7, pc}
 800126e:	bf00      	nop
 8001270:	0800c938 	.word	0x0800c938
 8001274:	20000588 	.word	0x20000588

08001278 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
 8001282:	460b      	mov	r3, r1
 8001284:	71bb      	strb	r3, [r7, #6]
 8001286:	4613      	mov	r3, r2
 8001288:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[3]; // length is only 3 bytes (address|function|exception)
	exceptionFrame[0] = address;
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	733b      	strb	r3, [r7, #12]
	exceptionFrame[1] = function;
 800128e:	79bb      	ldrb	r3, [r7, #6]
 8001290:	737b      	strb	r3, [r7, #13]
	exceptionFrame[2] = exception;
 8001292:	797b      	ldrb	r3, [r7, #5]
 8001294:	73bb      	strb	r3, [r7, #14]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 3);
 8001296:	f107 030c 	add.w	r3, r7, #12
 800129a:	2103      	movs	r1, #3
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f84b 	bl	8001338 <RS485_Transmit>
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <RS485_SetTransmitMode+0x18>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a04      	ldr	r2, [pc, #16]	@ (80012c8 <RS485_SetTransmitMode+0x1c>)
 80012b6:	8811      	ldrh	r1, [r2, #0]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 fc6a 	bl	8002b94 <HAL_GPIO_WritePin>
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000688 	.word	0x20000688
 80012c8:	2000068c 	.word	0x2000068c

080012cc <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80012d0:	4b04      	ldr	r3, [pc, #16]	@ (80012e4 <RS485_SetReceiveMode+0x18>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <RS485_SetReceiveMode+0x1c>)
 80012d6:	8811      	ldrh	r1, [r2, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 fc5a 	bl	8002b94 <HAL_GPIO_WritePin>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000688 	.word	0x20000688
 80012e8:	2000068c 	.word	0x2000068c

080012ec <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	460b      	mov	r3, r1
 80012f6:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <RS485_Setup+0x38>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <RS485_Setup+0x3c>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001304:	4a09      	ldr	r2, [pc, #36]	@ (800132c <RS485_Setup+0x40>)
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800130a:	f7ff ffdf 	bl	80012cc <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800130e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001312:	4907      	ldr	r1, [pc, #28]	@ (8001330 <RS485_Setup+0x44>)
 8001314:	4807      	ldr	r0, [pc, #28]	@ (8001334 <RS485_Setup+0x48>)
 8001316:	f006 fcd6 	bl	8007cc6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000792 	.word	0x20000792
 8001328:	20000688 	.word	0x20000688
 800132c:	2000068c 	.word	0x2000068c
 8001330:	20000690 	.word	0x20000690
 8001334:	200002f0 	.word	0x200002f0

08001338 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001344:	4b22      	ldr	r3, [pc, #136]	@ (80013d0 <RS485_Transmit+0x98>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d13b      	bne.n	80013c6 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 800134e:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <RS485_Transmit+0x9c>)
 8001350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001354:	2b20      	cmp	r3, #32
 8001356:	d104      	bne.n	8001362 <RS485_Transmit+0x2a>
 8001358:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <RS485_Transmit+0x9c>)
 800135a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800135e:	2b00      	cmp	r3, #0
 8001360:	d005      	beq.n	800136e <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001362:	481c      	ldr	r0, [pc, #112]	@ (80013d4 <RS485_Transmit+0x9c>)
 8001364:	f004 ffd4 	bl	8006310 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8001368:	481a      	ldr	r0, [pc, #104]	@ (80013d4 <RS485_Transmit+0x9c>)
 800136a:	f004 ff01 	bl	8006170 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 800136e:	4b18      	ldr	r3, [pc, #96]	@ (80013d0 <RS485_Transmit+0x98>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001374:	f7ff ff9a 	bl	80012ac <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8001378:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <RS485_Transmit+0x9c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <RS485_Transmit+0x9c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001386:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8001388:	887b      	ldrh	r3, [r7, #2]
 800138a:	461a      	mov	r2, r3
 800138c:	6879      	ldr	r1, [r7, #4]
 800138e:	4811      	ldr	r0, [pc, #68]	@ (80013d4 <RS485_Transmit+0x9c>)
 8001390:	f004 ff3e 	bl	8006210 <HAL_UART_Transmit_DMA>
 8001394:	4603      	mov	r3, r0
 8001396:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d014      	beq.n	80013c8 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 800139e:	f7ff ff95 	bl	80012cc <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <RS485_Transmit+0x98>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 80013a8:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <RS485_Transmit+0x9c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <RS485_Transmit+0x9c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013b6:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80013b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013bc:	4906      	ldr	r1, [pc, #24]	@ (80013d8 <RS485_Transmit+0xa0>)
 80013be:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <RS485_Transmit+0x9c>)
 80013c0:	f006 fc81 	bl	8007cc6 <HAL_UARTEx_ReceiveToIdle_DMA>
 80013c4:	e000      	b.n	80013c8 <RS485_Transmit+0x90>
    	return;
 80013c6:	bf00      	nop
	}
}
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000792 	.word	0x20000792
 80013d4:	200002f0 	.word	0x200002f0
 80013d8:	20000690 	.word	0x20000690

080013dc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80013dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013e0:	b085      	sub	sp, #20
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	460b      	mov	r3, r1
 80013e8:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a23      	ldr	r2, [pc, #140]	@ (800147c <HAL_UARTEx_RxEventCallback+0xa0>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d13d      	bne.n	8001470 <HAL_UARTEx_RxEventCallback+0x94>
 80013f4:	466b      	mov	r3, sp
 80013f6:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 80013f8:	4a21      	ldr	r2, [pc, #132]	@ (8001480 <HAL_UARTEx_RxEventCallback+0xa4>)
 80013fa:	887b      	ldrh	r3, [r7, #2]
 80013fc:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 80013fe:	8879      	ldrh	r1, [r7, #2]
 8001400:	460b      	mov	r3, r1
 8001402:	3b01      	subs	r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	b28b      	uxth	r3, r1
 8001408:	2200      	movs	r2, #0
 800140a:	4698      	mov	r8, r3
 800140c:	4691      	mov	r9, r2
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800141e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001422:	b28b      	uxth	r3, r1
 8001424:	2200      	movs	r2, #0
 8001426:	461c      	mov	r4, r3
 8001428:	4615      	mov	r5, r2
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	00eb      	lsls	r3, r5, #3
 8001434:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001438:	00e2      	lsls	r2, r4, #3
 800143a:	460b      	mov	r3, r1
 800143c:	3307      	adds	r3, #7
 800143e:	08db      	lsrs	r3, r3, #3
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	ebad 0d03 	sub.w	sp, sp, r3
 8001446:	466b      	mov	r3, sp
 8001448:	3300      	adds	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 800144c:	887b      	ldrh	r3, [r7, #2]
 800144e:	461a      	mov	r2, r3
 8001450:	490c      	ldr	r1, [pc, #48]	@ (8001484 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f00a fdf4 	bl	800c040 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8001458:	887b      	ldrh	r3, [r7, #2]
 800145a:	4619      	mov	r1, r3
 800145c:	68b8      	ldr	r0, [r7, #8]
 800145e:	f7ff fcd3 	bl	8000e08 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001462:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001466:	4907      	ldr	r1, [pc, #28]	@ (8001484 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001468:	4807      	ldr	r0, [pc, #28]	@ (8001488 <HAL_UARTEx_RxEventCallback+0xac>)
 800146a:	f006 fc2c 	bl	8007cc6 <HAL_UARTEx_ReceiveToIdle_DMA>
 800146e:	46b5      	mov	sp, r6
	}
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800147a:	bf00      	nop
 800147c:	40004400 	.word	0x40004400
 8001480:	20000790 	.word	0x20000790
 8001484:	20000690 	.word	0x20000690
 8001488:	200002f0 	.word	0x200002f0

0800148c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80014a4:	f7ff ff12 	bl	80012cc <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 80014a8:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <RS485_TCCallback+0x20>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80014ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014b2:	4904      	ldr	r1, [pc, #16]	@ (80014c4 <RS485_TCCallback+0x24>)
 80014b4:	4804      	ldr	r0, [pc, #16]	@ (80014c8 <RS485_TCCallback+0x28>)
 80014b6:	f006 fc06 	bl	8007cc6 <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000792 	.word	0x20000792
 80014c4:	20000690 	.word	0x20000690
 80014c8:	200002f0 	.word	0x200002f0

080014cc <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80014d4:	f000 fd60 	bl	8001f98 <HAL_GetTick>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <SPI_Timer_On+0x20>)
 80014dc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80014de:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <SPI_Timer_On+0x24>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6013      	str	r3, [r2, #0]
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000794 	.word	0x20000794
 80014f0:	20000798 	.word	0x20000798

080014f4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80014f8:	f000 fd4e 	bl	8001f98 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <SPI_Timer_Status+0x24>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	1ad2      	subs	r2, r2, r3
 8001504:	4b05      	ldr	r3, [pc, #20]	@ (800151c <SPI_Timer_Status+0x28>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	bf34      	ite	cc
 800150c:	2301      	movcc	r3, #1
 800150e:	2300      	movcs	r3, #0
 8001510:	b2db      	uxtb	r3, r3
}
 8001512:	4618      	mov	r0, r3
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000794 	.word	0x20000794
 800151c:	20000798 	.word	0x20000798

08001520 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af02      	add	r7, sp, #8
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800152a:	f107 020f 	add.w	r2, r7, #15
 800152e:	1df9      	adds	r1, r7, #7
 8001530:	2332      	movs	r3, #50	@ 0x32
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	4804      	ldr	r0, [pc, #16]	@ (8001548 <xchg_spi+0x28>)
 8001538:	f004 fa97 	bl	8005a6a <HAL_SPI_TransmitReceive>
    return rxDat;
 800153c:	7bfb      	ldrb	r3, [r7, #15]
}
 800153e:	4618      	mov	r0, r3
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	2000028c 	.word	0x2000028c

0800154c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	e00a      	b.n	8001572 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	18d4      	adds	r4, r2, r3
 8001562:	20ff      	movs	r0, #255	@ 0xff
 8001564:	f7ff ffdc 	bl	8001520 <xchg_spi>
 8001568:	4603      	mov	r3, r0
 800156a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3301      	adds	r3, #1
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	429a      	cmp	r2, r3
 8001578:	d3f0      	bcc.n	800155c <rcvr_spi_multi+0x10>
	}
}
 800157a:	bf00      	nop
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	bd90      	pop	{r4, r7, pc}

08001584 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	b29a      	uxth	r2, r3
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <xmit_spi_multi+0x24>)
 800159a:	f004 f8f0 	bl	800577e <HAL_SPI_Transmit>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	2000028c 	.word	0x2000028c

080015ac <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80015b4:	f000 fcf0 	bl	8001f98 <HAL_GetTick>
 80015b8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80015be:	20ff      	movs	r0, #255	@ 0xff
 80015c0:	f7ff ffae 	bl	8001520 <xchg_spi>
 80015c4:	4603      	mov	r3, r0
 80015c6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	2bff      	cmp	r3, #255	@ 0xff
 80015cc:	d007      	beq.n	80015de <wait_ready+0x32>
 80015ce:	f000 fce3 	bl	8001f98 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d8ef      	bhi.n	80015be <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	2bff      	cmp	r3, #255	@ 0xff
 80015e2:	bf0c      	ite	eq
 80015e4:	2301      	moveq	r3, #1
 80015e6:	2300      	movne	r3, #0
 80015e8:	b2db      	uxtb	r3, r3
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80015f8:	2201      	movs	r2, #1
 80015fa:	2110      	movs	r1, #16
 80015fc:	4803      	ldr	r0, [pc, #12]	@ (800160c <despiselect+0x18>)
 80015fe:	f001 fac9 	bl	8002b94 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001602:	20ff      	movs	r0, #255	@ 0xff
 8001604:	f7ff ff8c 	bl	8001520 <xchg_spi>

}
 8001608:	bf00      	nop
 800160a:	bd80      	pop	{r7, pc}
 800160c:	48000800 	.word	0x48000800

08001610 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001614:	2200      	movs	r2, #0
 8001616:	2110      	movs	r1, #16
 8001618:	4809      	ldr	r0, [pc, #36]	@ (8001640 <spiselect+0x30>)
 800161a:	f001 fabb 	bl	8002b94 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800161e:	20ff      	movs	r0, #255	@ 0xff
 8001620:	f7ff ff7e 	bl	8001520 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001624:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001628:	f7ff ffc0 	bl	80015ac <wait_ready>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <spiselect+0x26>
 8001632:	2301      	movs	r3, #1
 8001634:	e002      	b.n	800163c <spiselect+0x2c>

	despiselect();
 8001636:	f7ff ffdd 	bl	80015f4 <despiselect>
	return 0;	/* Timeout */
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	bd80      	pop	{r7, pc}
 8001640:	48000800 	.word	0x48000800

08001644 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800164e:	20c8      	movs	r0, #200	@ 0xc8
 8001650:	f7ff ff3c 	bl	80014cc <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001654:	20ff      	movs	r0, #255	@ 0xff
 8001656:	f7ff ff63 	bl	8001520 <xchg_spi>
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	2bff      	cmp	r3, #255	@ 0xff
 8001662:	d104      	bne.n	800166e <rcvr_datablock+0x2a>
 8001664:	f7ff ff46 	bl	80014f4 <SPI_Timer_Status>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f2      	bne.n	8001654 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	2bfe      	cmp	r3, #254	@ 0xfe
 8001672:	d001      	beq.n	8001678 <rcvr_datablock+0x34>
 8001674:	2300      	movs	r3, #0
 8001676:	e00a      	b.n	800168e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001678:	6839      	ldr	r1, [r7, #0]
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ff66 	bl	800154c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001680:	20ff      	movs	r0, #255	@ 0xff
 8001682:	f7ff ff4d 	bl	8001520 <xchg_spi>
 8001686:	20ff      	movs	r0, #255	@ 0xff
 8001688:	f7ff ff4a 	bl	8001520 <xchg_spi>

	return 1;						/* Function succeeded */
 800168c:	2301      	movs	r3, #1
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b084      	sub	sp, #16
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	460b      	mov	r3, r1
 80016a0:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80016a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016a6:	f7ff ff81 	bl	80015ac <wait_ready>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d101      	bne.n	80016b4 <xmit_datablock+0x1e>
 80016b0:	2300      	movs	r3, #0
 80016b2:	e01e      	b.n	80016f2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff32 	bl	8001520 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	2bfd      	cmp	r3, #253	@ 0xfd
 80016c0:	d016      	beq.n	80016f0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80016c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ff5c 	bl	8001584 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80016cc:	20ff      	movs	r0, #255	@ 0xff
 80016ce:	f7ff ff27 	bl	8001520 <xchg_spi>
 80016d2:	20ff      	movs	r0, #255	@ 0xff
 80016d4:	f7ff ff24 	bl	8001520 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80016d8:	20ff      	movs	r0, #255	@ 0xff
 80016da:	f7ff ff21 	bl	8001520 <xchg_spi>
 80016de:	4603      	mov	r3, r0
 80016e0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	f003 031f 	and.w	r3, r3, #31
 80016e8:	2b05      	cmp	r3, #5
 80016ea:	d001      	beq.n	80016f0 <xmit_datablock+0x5a>
 80016ec:	2300      	movs	r3, #0
 80016ee:	e000      	b.n	80016f2 <xmit_datablock+0x5c>
	}
	return 1;
 80016f0:	2301      	movs	r3, #1
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b084      	sub	sp, #16
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	6039      	str	r1, [r7, #0]
 8001704:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	2b00      	cmp	r3, #0
 800170c:	da0e      	bge.n	800172c <send_cmd+0x32>
		cmd &= 0x7F;
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001714:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8001716:	2100      	movs	r1, #0
 8001718:	2037      	movs	r0, #55	@ 0x37
 800171a:	f7ff ffee 	bl	80016fa <send_cmd>
 800171e:	4603      	mov	r3, r0
 8001720:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001722:	7bbb      	ldrb	r3, [r7, #14]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d901      	bls.n	800172c <send_cmd+0x32>
 8001728:	7bbb      	ldrb	r3, [r7, #14]
 800172a:	e051      	b.n	80017d0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	2b0c      	cmp	r3, #12
 8001730:	d008      	beq.n	8001744 <send_cmd+0x4a>
		despiselect();
 8001732:	f7ff ff5f 	bl	80015f4 <despiselect>
		if (!spiselect()) return 0xFF;
 8001736:	f7ff ff6b 	bl	8001610 <spiselect>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <send_cmd+0x4a>
 8001740:	23ff      	movs	r3, #255	@ 0xff
 8001742:	e045      	b.n	80017d0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800174a:	b2db      	uxtb	r3, r3
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fee7 	bl	8001520 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	0e1b      	lsrs	r3, r3, #24
 8001756:	b2db      	uxtb	r3, r3
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fee1 	bl	8001520 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	0c1b      	lsrs	r3, r3, #16
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fedb 	bl	8001520 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	b2db      	uxtb	r3, r3
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fed5 	bl	8001520 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fed0 	bl	8001520 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001780:	2301      	movs	r3, #1
 8001782:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <send_cmd+0x94>
 800178a:	2395      	movs	r3, #149	@ 0x95
 800178c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	2b08      	cmp	r3, #8
 8001792:	d101      	bne.n	8001798 <send_cmd+0x9e>
 8001794:	2387      	movs	r3, #135	@ 0x87
 8001796:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fec0 	bl	8001520 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	2b0c      	cmp	r3, #12
 80017a4:	d102      	bne.n	80017ac <send_cmd+0xb2>
 80017a6:	20ff      	movs	r0, #255	@ 0xff
 80017a8:	f7ff feba 	bl	8001520 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80017ac:	230a      	movs	r3, #10
 80017ae:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80017b0:	20ff      	movs	r0, #255	@ 0xff
 80017b2:	f7ff feb5 	bl	8001520 <xchg_spi>
 80017b6:	4603      	mov	r3, r0
 80017b8:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80017ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	da05      	bge.n	80017ce <send_cmd+0xd4>
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1f0      	bne.n	80017b0 <send_cmd+0xb6>

	return res;							/* Return received response */
 80017ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <USER_SPI_initialize+0x14>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e0d4      	b.n	8001996 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80017ec:	4b6c      	ldr	r3, [pc, #432]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <USER_SPI_initialize+0x2a>
 80017fa:	4b69      	ldr	r3, [pc, #420]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	e0c9      	b.n	8001996 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8001802:	4b68      	ldr	r3, [pc, #416]	@ (80019a4 <USER_SPI_initialize+0x1cc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b66      	ldr	r3, [pc, #408]	@ (80019a4 <USER_SPI_initialize+0x1cc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001810:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001812:	230a      	movs	r3, #10
 8001814:	73fb      	strb	r3, [r7, #15]
 8001816:	e005      	b.n	8001824 <USER_SPI_initialize+0x4c>
 8001818:	20ff      	movs	r0, #255	@ 0xff
 800181a:	f7ff fe81 	bl	8001520 <xchg_spi>
 800181e:	7bfb      	ldrb	r3, [r7, #15]
 8001820:	3b01      	subs	r3, #1
 8001822:	73fb      	strb	r3, [r7, #15]
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1f6      	bne.n	8001818 <USER_SPI_initialize+0x40>

	ty = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800182e:	2100      	movs	r1, #0
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff ff62 	bl	80016fa <send_cmd>
 8001836:	4603      	mov	r3, r0
 8001838:	2b01      	cmp	r3, #1
 800183a:	f040 808b 	bne.w	8001954 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800183e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001842:	f7ff fe43 	bl	80014cc <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8001846:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800184a:	2008      	movs	r0, #8
 800184c:	f7ff ff55 	bl	80016fa <send_cmd>
 8001850:	4603      	mov	r3, r0
 8001852:	2b01      	cmp	r3, #1
 8001854:	d151      	bne.n	80018fa <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
 800185a:	e00d      	b.n	8001878 <USER_SPI_initialize+0xa0>
 800185c:	7bfc      	ldrb	r4, [r7, #15]
 800185e:	20ff      	movs	r0, #255	@ 0xff
 8001860:	f7ff fe5e 	bl	8001520 <xchg_spi>
 8001864:	4603      	mov	r3, r0
 8001866:	461a      	mov	r2, r3
 8001868:	f104 0310 	add.w	r3, r4, #16
 800186c:	443b      	add	r3, r7
 800186e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	3301      	adds	r3, #1
 8001876:	73fb      	strb	r3, [r7, #15]
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	2b03      	cmp	r3, #3
 800187c:	d9ee      	bls.n	800185c <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800187e:	7abb      	ldrb	r3, [r7, #10]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d167      	bne.n	8001954 <USER_SPI_initialize+0x17c>
 8001884:	7afb      	ldrb	r3, [r7, #11]
 8001886:	2baa      	cmp	r3, #170	@ 0xaa
 8001888:	d164      	bne.n	8001954 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800188a:	bf00      	nop
 800188c:	f7ff fe32 	bl	80014f4 <SPI_Timer_Status>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d007      	beq.n	80018a6 <USER_SPI_initialize+0xce>
 8001896:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800189a:	20a9      	movs	r0, #169	@ 0xa9
 800189c:	f7ff ff2d 	bl	80016fa <send_cmd>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f2      	bne.n	800188c <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80018a6:	f7ff fe25 	bl	80014f4 <SPI_Timer_Status>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d051      	beq.n	8001954 <USER_SPI_initialize+0x17c>
 80018b0:	2100      	movs	r1, #0
 80018b2:	203a      	movs	r0, #58	@ 0x3a
 80018b4:	f7ff ff21 	bl	80016fa <send_cmd>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d14a      	bne.n	8001954 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80018be:	2300      	movs	r3, #0
 80018c0:	73fb      	strb	r3, [r7, #15]
 80018c2:	e00d      	b.n	80018e0 <USER_SPI_initialize+0x108>
 80018c4:	7bfc      	ldrb	r4, [r7, #15]
 80018c6:	20ff      	movs	r0, #255	@ 0xff
 80018c8:	f7ff fe2a 	bl	8001520 <xchg_spi>
 80018cc:	4603      	mov	r3, r0
 80018ce:	461a      	mov	r2, r3
 80018d0:	f104 0310 	add.w	r3, r4, #16
 80018d4:	443b      	add	r3, r7
 80018d6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	3301      	adds	r3, #1
 80018de:	73fb      	strb	r3, [r7, #15]
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d9ee      	bls.n	80018c4 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80018e6:	7a3b      	ldrb	r3, [r7, #8]
 80018e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <USER_SPI_initialize+0x11c>
 80018f0:	230c      	movs	r3, #12
 80018f2:	e000      	b.n	80018f6 <USER_SPI_initialize+0x11e>
 80018f4:	2304      	movs	r3, #4
 80018f6:	737b      	strb	r3, [r7, #13]
 80018f8:	e02c      	b.n	8001954 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80018fa:	2100      	movs	r1, #0
 80018fc:	20a9      	movs	r0, #169	@ 0xa9
 80018fe:	f7ff fefc 	bl	80016fa <send_cmd>
 8001902:	4603      	mov	r3, r0
 8001904:	2b01      	cmp	r3, #1
 8001906:	d804      	bhi.n	8001912 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8001908:	2302      	movs	r3, #2
 800190a:	737b      	strb	r3, [r7, #13]
 800190c:	23a9      	movs	r3, #169	@ 0xa9
 800190e:	73bb      	strb	r3, [r7, #14]
 8001910:	e003      	b.n	800191a <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001912:	2301      	movs	r3, #1
 8001914:	737b      	strb	r3, [r7, #13]
 8001916:	2301      	movs	r3, #1
 8001918:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800191a:	bf00      	nop
 800191c:	f7ff fdea 	bl	80014f4 <SPI_Timer_Status>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d007      	beq.n	8001936 <USER_SPI_initialize+0x15e>
 8001926:	7bbb      	ldrb	r3, [r7, #14]
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fee5 	bl	80016fa <send_cmd>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f2      	bne.n	800191c <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001936:	f7ff fddd 	bl	80014f4 <SPI_Timer_Status>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d007      	beq.n	8001950 <USER_SPI_initialize+0x178>
 8001940:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001944:	2010      	movs	r0, #16
 8001946:	f7ff fed8 	bl	80016fa <send_cmd>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001954:	4a14      	ldr	r2, [pc, #80]	@ (80019a8 <USER_SPI_initialize+0x1d0>)
 8001956:	7b7b      	ldrb	r3, [r7, #13]
 8001958:	7013      	strb	r3, [r2, #0]
	despiselect();
 800195a:	f7ff fe4b 	bl	80015f4 <despiselect>

	if (ty) {			/* OK */
 800195e:	7b7b      	ldrb	r3, [r7, #13]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d012      	beq.n	800198a <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001964:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <USER_SPI_initialize+0x1cc>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800196e:	4b0d      	ldr	r3, [pc, #52]	@ (80019a4 <USER_SPI_initialize+0x1cc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0210 	orr.w	r2, r2, #16
 8001976:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 8001986:	701a      	strb	r2, [r3, #0]
 8001988:	e002      	b.n	8001990 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800198a:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001990:	4b03      	ldr	r3, [pc, #12]	@ (80019a0 <USER_SPI_initialize+0x1c8>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b2db      	uxtb	r3, r3
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bd90      	pop	{r4, r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000004 	.word	0x20000004
 80019a4:	2000028c 	.word	0x2000028c
 80019a8:	20000793 	.word	0x20000793

080019ac <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <USER_SPI_status+0x14>
 80019bc:	2301      	movs	r3, #1
 80019be:	e002      	b.n	80019c6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <USER_SPI_status+0x28>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000004 	.word	0x20000004

080019d8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60b9      	str	r1, [r7, #8]
 80019e0:	607a      	str	r2, [r7, #4]
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	4603      	mov	r3, r0
 80019e6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d102      	bne.n	80019f4 <USER_SPI_read+0x1c>
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <USER_SPI_read+0x20>
 80019f4:	2304      	movs	r3, #4
 80019f6:	e04d      	b.n	8001a94 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80019f8:	4b28      	ldr	r3, [pc, #160]	@ (8001a9c <USER_SPI_read+0xc4>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <USER_SPI_read+0x32>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e044      	b.n	8001a94 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001a0a:	4b25      	ldr	r3, [pc, #148]	@ (8001aa0 <USER_SPI_read+0xc8>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	f003 0308 	and.w	r3, r3, #8
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d102      	bne.n	8001a1c <USER_SPI_read+0x44>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	025b      	lsls	r3, r3, #9
 8001a1a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d111      	bne.n	8001a46 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	2011      	movs	r0, #17
 8001a26:	f7ff fe68 	bl	80016fa <send_cmd>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d129      	bne.n	8001a84 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001a30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f7ff fe05 	bl	8001644 <rcvr_datablock>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d021      	beq.n	8001a84 <USER_SPI_read+0xac>
			count = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	e01e      	b.n	8001a84 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	2012      	movs	r0, #18
 8001a4a:	f7ff fe56 	bl	80016fa <send_cmd>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d117      	bne.n	8001a84 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001a54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a58:	68b8      	ldr	r0, [r7, #8]
 8001a5a:	f7ff fdf3 	bl	8001644 <rcvr_datablock>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d00a      	beq.n	8001a7a <USER_SPI_read+0xa2>
				buff += 512;
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001a6a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1ed      	bne.n	8001a54 <USER_SPI_read+0x7c>
 8001a78:	e000      	b.n	8001a7c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001a7a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	200c      	movs	r0, #12
 8001a80:	f7ff fe3b 	bl	80016fa <send_cmd>
		}
	}
	despiselect();
 8001a84:	f7ff fdb6 	bl	80015f4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	bf14      	ite	ne
 8001a8e:	2301      	movne	r3, #1
 8001a90:	2300      	moveq	r3, #0
 8001a92:	b2db      	uxtb	r3, r3
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000004 	.word	0x20000004
 8001aa0:	20000793 	.word	0x20000793

08001aa4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <USER_SPI_write+0x1c>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <USER_SPI_write+0x20>
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	e063      	b.n	8001b8c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8001ac4:	4b33      	ldr	r3, [pc, #204]	@ (8001b94 <USER_SPI_write+0xf0>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <USER_SPI_write+0x32>
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e05a      	b.n	8001b8c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8001ad6:	4b2f      	ldr	r3, [pc, #188]	@ (8001b94 <USER_SPI_write+0xf0>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <USER_SPI_write+0x44>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e051      	b.n	8001b8c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8001b98 <USER_SPI_write+0xf4>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	f003 0308 	and.w	r3, r3, #8
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <USER_SPI_write+0x56>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	025b      	lsls	r3, r3, #9
 8001af8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d110      	bne.n	8001b22 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	2018      	movs	r0, #24
 8001b04:	f7ff fdf9 	bl	80016fa <send_cmd>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d136      	bne.n	8001b7c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8001b0e:	21fe      	movs	r1, #254	@ 0xfe
 8001b10:	68b8      	ldr	r0, [r7, #8]
 8001b12:	f7ff fdc0 	bl	8001696 <xmit_datablock>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d02f      	beq.n	8001b7c <USER_SPI_write+0xd8>
			count = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	e02c      	b.n	8001b7c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <USER_SPI_write+0xf4>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	f003 0306 	and.w	r3, r3, #6
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <USER_SPI_write+0x92>
 8001b2e:	6839      	ldr	r1, [r7, #0]
 8001b30:	2097      	movs	r0, #151	@ 0x97
 8001b32:	f7ff fde2 	bl	80016fa <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	2019      	movs	r0, #25
 8001b3a:	f7ff fdde 	bl	80016fa <send_cmd>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d11b      	bne.n	8001b7c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8001b44:	21fc      	movs	r1, #252	@ 0xfc
 8001b46:	68b8      	ldr	r0, [r7, #8]
 8001b48:	f7ff fda5 	bl	8001696 <xmit_datablock>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00a      	beq.n	8001b68 <USER_SPI_write+0xc4>
				buff += 512;
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b58:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1ee      	bne.n	8001b44 <USER_SPI_write+0xa0>
 8001b66:	e000      	b.n	8001b6a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8001b68:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8001b6a:	21fd      	movs	r1, #253	@ 0xfd
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f7ff fd92 	bl	8001696 <xmit_datablock>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <USER_SPI_write+0xd8>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8001b7c:	f7ff fd3a 	bl	80015f4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	bf14      	ite	ne
 8001b86:	2301      	movne	r3, #1
 8001b88:	2300      	moveq	r3, #0
 8001b8a:	b2db      	uxtb	r3, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3710      	adds	r7, #16
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000004 	.word	0x20000004
 8001b98:	20000793 	.word	0x20000793

08001b9c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08c      	sub	sp, #48	@ 0x30
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	603a      	str	r2, [r7, #0]
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <USER_SPI_ioctl+0x1a>
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	e15a      	b.n	8001e6c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001bb6:	4baf      	ldr	r3, [pc, #700]	@ (8001e74 <USER_SPI_ioctl+0x2d8>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <USER_SPI_ioctl+0x2c>
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e151      	b.n	8001e6c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8001bce:	79bb      	ldrb	r3, [r7, #6]
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	f200 8136 	bhi.w	8001e42 <USER_SPI_ioctl+0x2a6>
 8001bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8001bdc <USER_SPI_ioctl+0x40>)
 8001bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bdc:	08001bf1 	.word	0x08001bf1
 8001be0:	08001c05 	.word	0x08001c05
 8001be4:	08001e43 	.word	0x08001e43
 8001be8:	08001cb1 	.word	0x08001cb1
 8001bec:	08001da7 	.word	0x08001da7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8001bf0:	f7ff fd0e 	bl	8001610 <spiselect>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 8127 	beq.w	8001e4a <USER_SPI_ioctl+0x2ae>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001c02:	e122      	b.n	8001e4a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001c04:	2100      	movs	r1, #0
 8001c06:	2009      	movs	r0, #9
 8001c08:	f7ff fd77 	bl	80016fa <send_cmd>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f040 811d 	bne.w	8001e4e <USER_SPI_ioctl+0x2b2>
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	2110      	movs	r1, #16
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fd12 	bl	8001644 <rcvr_datablock>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8113 	beq.w	8001e4e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8001c28:	7b3b      	ldrb	r3, [r7, #12]
 8001c2a:	099b      	lsrs	r3, r3, #6
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d111      	bne.n	8001c56 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8001c32:	7d7b      	ldrb	r3, [r7, #21]
 8001c34:	461a      	mov	r2, r3
 8001c36:	7d3b      	ldrb	r3, [r7, #20]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	4413      	add	r3, r2
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	7cfb      	ldrb	r3, [r7, #19]
 8001c40:	041b      	lsls	r3, r3, #16
 8001c42:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8001c46:	4413      	add	r3, r2
 8001c48:	3301      	adds	r3, #1
 8001c4a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	029a      	lsls	r2, r3, #10
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	e028      	b.n	8001ca8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001c56:	7c7b      	ldrb	r3, [r7, #17]
 8001c58:	f003 030f 	and.w	r3, r3, #15
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	7dbb      	ldrb	r3, [r7, #22]
 8001c60:	09db      	lsrs	r3, r3, #7
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4413      	add	r3, r2
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	7d7b      	ldrb	r3, [r7, #21]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	f003 0306 	and.w	r3, r3, #6
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4413      	add	r3, r2
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	3302      	adds	r3, #2
 8001c7a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8001c7e:	7d3b      	ldrb	r3, [r7, #20]
 8001c80:	099b      	lsrs	r3, r3, #6
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	7cfb      	ldrb	r3, [r7, #19]
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	441a      	add	r2, r3
 8001c8c:	7cbb      	ldrb	r3, [r7, #18]
 8001c8e:	029b      	lsls	r3, r3, #10
 8001c90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c94:	4413      	add	r3, r2
 8001c96:	3301      	adds	r3, #1
 8001c98:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8001c9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001c9e:	3b09      	subs	r3, #9
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001cae:	e0ce      	b.n	8001e4e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8001cb0:	4b71      	ldr	r3, [pc, #452]	@ (8001e78 <USER_SPI_ioctl+0x2dc>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d031      	beq.n	8001d20 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	208d      	movs	r0, #141	@ 0x8d
 8001cc0:	f7ff fd1b 	bl	80016fa <send_cmd>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f040 80c3 	bne.w	8001e52 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8001ccc:	20ff      	movs	r0, #255	@ 0xff
 8001cce:	f7ff fc27 	bl	8001520 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8001cd2:	f107 030c 	add.w	r3, r7, #12
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fcb3 	bl	8001644 <rcvr_datablock>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 80b6 	beq.w	8001e52 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8001ce6:	2330      	movs	r3, #48	@ 0x30
 8001ce8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001cec:	e007      	b.n	8001cfe <USER_SPI_ioctl+0x162>
 8001cee:	20ff      	movs	r0, #255	@ 0xff
 8001cf0:	f7ff fc16 	bl	8001520 <xchg_spi>
 8001cf4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001cfe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f3      	bne.n	8001cee <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8001d06:	7dbb      	ldrb	r3, [r7, #22]
 8001d08:	091b      	lsrs	r3, r3, #4
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	2310      	movs	r3, #16
 8001d10:	fa03 f202 	lsl.w	r2, r3, r2
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8001d1e:	e098      	b.n	8001e52 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8001d20:	2100      	movs	r1, #0
 8001d22:	2009      	movs	r0, #9
 8001d24:	f7ff fce9 	bl	80016fa <send_cmd>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f040 8091 	bne.w	8001e52 <USER_SPI_ioctl+0x2b6>
 8001d30:	f107 030c 	add.w	r3, r7, #12
 8001d34:	2110      	movs	r1, #16
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fc84 	bl	8001644 <rcvr_datablock>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8087 	beq.w	8001e52 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8001d44:	4b4c      	ldr	r3, [pc, #304]	@ (8001e78 <USER_SPI_ioctl+0x2dc>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d012      	beq.n	8001d76 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8001d50:	7dbb      	ldrb	r3, [r7, #22]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001d58:	7dfa      	ldrb	r2, [r7, #23]
 8001d5a:	09d2      	lsrs	r2, r2, #7
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	4413      	add	r3, r2
 8001d60:	1c5a      	adds	r2, r3, #1
 8001d62:	7e7b      	ldrb	r3, [r7, #25]
 8001d64:	099b      	lsrs	r3, r3, #6
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	461a      	mov	r2, r3
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	e013      	b.n	8001d9e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8001d76:	7dbb      	ldrb	r3, [r7, #22]
 8001d78:	109b      	asrs	r3, r3, #2
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	f003 031f 	and.w	r3, r3, #31
 8001d80:	3301      	adds	r3, #1
 8001d82:	7dfa      	ldrb	r2, [r7, #23]
 8001d84:	00d2      	lsls	r2, r2, #3
 8001d86:	f002 0218 	and.w	r2, r2, #24
 8001d8a:	7df9      	ldrb	r1, [r7, #23]
 8001d8c:	0949      	lsrs	r1, r1, #5
 8001d8e:	b2c9      	uxtb	r1, r1
 8001d90:	440a      	add	r2, r1
 8001d92:	3201      	adds	r2, #1
 8001d94:	fb02 f303 	mul.w	r3, r2, r3
 8001d98:	461a      	mov	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001da4:	e055      	b.n	8001e52 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001da6:	4b34      	ldr	r3, [pc, #208]	@ (8001e78 <USER_SPI_ioctl+0x2dc>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	f003 0306 	and.w	r3, r3, #6
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d051      	beq.n	8001e56 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001db2:	f107 020c 	add.w	r2, r7, #12
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	210b      	movs	r1, #11
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff feee 	bl	8001b9c <USER_SPI_ioctl>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d149      	bne.n	8001e5a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001dc6:	7b3b      	ldrb	r3, [r7, #12]
 8001dc8:	099b      	lsrs	r3, r3, #6
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d104      	bne.n	8001dda <USER_SPI_ioctl+0x23e>
 8001dd0:	7dbb      	ldrb	r3, [r7, #22]
 8001dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d041      	beq.n	8001e5e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	623b      	str	r3, [r7, #32]
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001de4:	6a3b      	ldr	r3, [r7, #32]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8001dea:	4b23      	ldr	r3, [pc, #140]	@ (8001e78 <USER_SPI_ioctl+0x2dc>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	f003 0308 	and.w	r3, r3, #8
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d105      	bne.n	8001e02 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8001df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df8:	025b      	lsls	r3, r3, #9
 8001dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	025b      	lsls	r3, r3, #9
 8001e00:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8001e02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e04:	2020      	movs	r0, #32
 8001e06:	f7ff fc78 	bl	80016fa <send_cmd>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d128      	bne.n	8001e62 <USER_SPI_ioctl+0x2c6>
 8001e10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e12:	2021      	movs	r0, #33	@ 0x21
 8001e14:	f7ff fc71 	bl	80016fa <send_cmd>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d121      	bne.n	8001e62 <USER_SPI_ioctl+0x2c6>
 8001e1e:	2100      	movs	r1, #0
 8001e20:	2026      	movs	r0, #38	@ 0x26
 8001e22:	f7ff fc6a 	bl	80016fa <send_cmd>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d11a      	bne.n	8001e62 <USER_SPI_ioctl+0x2c6>
 8001e2c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8001e30:	f7ff fbbc 	bl	80015ac <wait_ready>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d013      	beq.n	8001e62 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001e40:	e00f      	b.n	8001e62 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8001e42:	2304      	movs	r3, #4
 8001e44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001e48:	e00c      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		break;
 8001e4a:	bf00      	nop
 8001e4c:	e00a      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		break;
 8001e4e:	bf00      	nop
 8001e50:	e008      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		break;
 8001e52:	bf00      	nop
 8001e54:	e006      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001e56:	bf00      	nop
 8001e58:	e004      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001e5a:	bf00      	nop
 8001e5c:	e002      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001e5e:	bf00      	nop
 8001e60:	e000      	b.n	8001e64 <USER_SPI_ioctl+0x2c8>
		break;
 8001e62:	bf00      	nop
	}

	despiselect();
 8001e64:	f7ff fbc6 	bl	80015f4 <despiselect>

	return res;
 8001e68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3730      	adds	r7, #48	@ 0x30
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000004 	.word	0x20000004
 8001e78:	20000793 	.word	0x20000793

08001e7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e7c:	480d      	ldr	r0, [pc, #52]	@ (8001eb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e7e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e80:	f7fe ffb0 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e84:	480c      	ldr	r0, [pc, #48]	@ (8001eb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e86:	490d      	ldr	r1, [pc, #52]	@ (8001ebc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec0 <LoopForever+0xe>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e8c:	e002      	b.n	8001e94 <LoopCopyDataInit>

08001e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e92:	3304      	adds	r3, #4

08001e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e98:	d3f9      	bcc.n	8001e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec8 <LoopForever+0x16>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea0:	e001      	b.n	8001ea6 <LoopFillZerobss>

08001ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea4:	3204      	adds	r2, #4

08001ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea8:	d3fb      	bcc.n	8001ea2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eaa:	f00a f8a3 	bl	800bff4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eae:	f7fe fbff 	bl	80006b0 <main>

08001eb2 <LoopForever>:

LoopForever:
    b LoopForever
 8001eb2:	e7fe      	b.n	8001eb2 <LoopForever>
  ldr   r0, =_estack
 8001eb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ebc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001ec0:	0800ca4c 	.word	0x0800ca4c
  ldr r2, =_sbss
 8001ec4:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001ec8:	200022c8 	.word	0x200022c8

08001ecc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ecc:	e7fe      	b.n	8001ecc <ADC1_2_IRQHandler>

08001ece <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed8:	2003      	movs	r0, #3
 8001eda:	f000 f95b 	bl	8002194 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ede:	200f      	movs	r0, #15
 8001ee0:	f000 f80e 	bl	8001f00 <HAL_InitTick>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	71fb      	strb	r3, [r7, #7]
 8001eee:	e001      	b.n	8001ef4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef0:	f7fe fd94 	bl	8000a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef4:	79fb      	ldrb	r3, [r7, #7]

}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_InitTick+0x68>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d022      	beq.n	8001f5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_InitTick+0x6c>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <HAL_InitTick+0x68>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 f966 	bl	80021fa <HAL_SYSTICK_Config>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10f      	bne.n	8001f54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b0f      	cmp	r3, #15
 8001f38:	d809      	bhi.n	8001f4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f42:	f000 f932 	bl	80021aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <HAL_InitTick+0x70>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	e007      	b.n	8001f5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	73fb      	strb	r3, [r7, #15]
 8001f52:	e004      	b.n	8001f5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
 8001f58:	e001      	b.n	8001f5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	2000000c 	.word	0x2000000c
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000008 	.word	0x20000008

08001f74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f78:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <HAL_IncTick+0x1c>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_IncTick+0x20>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a03      	ldr	r2, [pc, #12]	@ (8001f90 <HAL_IncTick+0x1c>)
 8001f84:	6013      	str	r3, [r2, #0]
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	2000079c 	.word	0x2000079c
 8001f94:	2000000c 	.word	0x2000000c

08001f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	@ (8001fac <HAL_GetTick+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	2000079c 	.word	0x2000079c

08001fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff ffee 	bl	8001f98 <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d004      	beq.n	8001fd4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fca:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <HAL_Delay+0x40>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fd4:	bf00      	nop
 8001fd6:	f7ff ffdf 	bl	8001f98 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d8f7      	bhi.n	8001fd6 <HAL_Delay+0x26>
  {
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	bf00      	nop
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	2000000c 	.word	0x2000000c

08001ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002004:	4b0c      	ldr	r3, [pc, #48]	@ (8002038 <__NVIC_SetPriorityGrouping+0x44>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800200a:	68ba      	ldr	r2, [r7, #8]
 800200c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002010:	4013      	ands	r3, r2
 8002012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800201c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002020:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002026:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <__NVIC_SetPriorityGrouping+0x44>)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	60d3      	str	r3, [r2, #12]
}
 800202c:	bf00      	nop
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002040:	4b04      	ldr	r3, [pc, #16]	@ (8002054 <__NVIC_GetPriorityGrouping+0x18>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	f003 0307 	and.w	r3, r3, #7
}
 800204a:	4618      	mov	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	2b00      	cmp	r3, #0
 8002068:	db0b      	blt.n	8002082 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	f003 021f 	and.w	r2, r3, #31
 8002070:	4907      	ldr	r1, [pc, #28]	@ (8002090 <__NVIC_EnableIRQ+0x38>)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	095b      	lsrs	r3, r3, #5
 8002078:	2001      	movs	r0, #1
 800207a:	fa00 f202 	lsl.w	r2, r0, r2
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000e100 	.word	0xe000e100

08002094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	6039      	str	r1, [r7, #0]
 800209e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	db0a      	blt.n	80020be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	490c      	ldr	r1, [pc, #48]	@ (80020e0 <__NVIC_SetPriority+0x4c>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	0112      	lsls	r2, r2, #4
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	440b      	add	r3, r1
 80020b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020bc:	e00a      	b.n	80020d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	b2da      	uxtb	r2, r3
 80020c2:	4908      	ldr	r1, [pc, #32]	@ (80020e4 <__NVIC_SetPriority+0x50>)
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	3b04      	subs	r3, #4
 80020cc:	0112      	lsls	r2, r2, #4
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	440b      	add	r3, r1
 80020d2:	761a      	strb	r2, [r3, #24]
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000e100 	.word	0xe000e100
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	f1c3 0307 	rsb	r3, r3, #7
 8002102:	2b04      	cmp	r3, #4
 8002104:	bf28      	it	cs
 8002106:	2304      	movcs	r3, #4
 8002108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3304      	adds	r3, #4
 800210e:	2b06      	cmp	r3, #6
 8002110:	d902      	bls.n	8002118 <NVIC_EncodePriority+0x30>
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	3b03      	subs	r3, #3
 8002116:	e000      	b.n	800211a <NVIC_EncodePriority+0x32>
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800211c:	f04f 32ff 	mov.w	r2, #4294967295
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43da      	mvns	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	401a      	ands	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002130:	f04f 31ff 	mov.w	r1, #4294967295
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	43d9      	mvns	r1, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002140:	4313      	orrs	r3, r2
         );
}
 8002142:	4618      	mov	r0, r3
 8002144:	3724      	adds	r7, #36	@ 0x24
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3b01      	subs	r3, #1
 800215c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002160:	d301      	bcc.n	8002166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002162:	2301      	movs	r3, #1
 8002164:	e00f      	b.n	8002186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002166:	4a0a      	ldr	r2, [pc, #40]	@ (8002190 <SysTick_Config+0x40>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800216e:	210f      	movs	r1, #15
 8002170:	f04f 30ff 	mov.w	r0, #4294967295
 8002174:	f7ff ff8e 	bl	8002094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002178:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <SysTick_Config+0x40>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800217e:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <SysTick_Config+0x40>)
 8002180:	2207      	movs	r2, #7
 8002182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	e000e010 	.word	0xe000e010

08002194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff ff29 	bl	8001ff4 <__NVIC_SetPriorityGrouping>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	4603      	mov	r3, r0
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
 80021b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021b8:	f7ff ff40 	bl	800203c <__NVIC_GetPriorityGrouping>
 80021bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68b9      	ldr	r1, [r7, #8]
 80021c2:	6978      	ldr	r0, [r7, #20]
 80021c4:	f7ff ff90 	bl	80020e8 <NVIC_EncodePriority>
 80021c8:	4602      	mov	r2, r0
 80021ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff5f 	bl	8002094 <__NVIC_SetPriority>
}
 80021d6:	bf00      	nop
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff33 	bl	8002058 <__NVIC_EnableIRQ>
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ffa4 	bl	8002150 <SysTick_Config>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e08d      	b.n	8002342 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	461a      	mov	r2, r3
 800222c:	4b47      	ldr	r3, [pc, #284]	@ (800234c <HAL_DMA_Init+0x138>)
 800222e:	429a      	cmp	r2, r3
 8002230:	d80f      	bhi.n	8002252 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	4b45      	ldr	r3, [pc, #276]	@ (8002350 <HAL_DMA_Init+0x13c>)
 800223a:	4413      	add	r3, r2
 800223c:	4a45      	ldr	r2, [pc, #276]	@ (8002354 <HAL_DMA_Init+0x140>)
 800223e:	fba2 2303 	umull	r2, r3, r2, r3
 8002242:	091b      	lsrs	r3, r3, #4
 8002244:	009a      	lsls	r2, r3, #2
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a42      	ldr	r2, [pc, #264]	@ (8002358 <HAL_DMA_Init+0x144>)
 800224e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002250:	e00e      	b.n	8002270 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	4b40      	ldr	r3, [pc, #256]	@ (800235c <HAL_DMA_Init+0x148>)
 800225a:	4413      	add	r3, r2
 800225c:	4a3d      	ldr	r2, [pc, #244]	@ (8002354 <HAL_DMA_Init+0x140>)
 800225e:	fba2 2303 	umull	r2, r3, r2, r3
 8002262:	091b      	lsrs	r3, r3, #4
 8002264:	009a      	lsls	r2, r3, #2
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a3c      	ldr	r2, [pc, #240]	@ (8002360 <HAL_DMA_Init+0x14c>)
 800226e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2202      	movs	r2, #2
 8002274:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800228a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002294:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fa82 	bl	80027cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022d0:	d102      	bne.n	80022d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d010      	beq.n	8002318 <HAL_DMA_Init+0x104>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	d80c      	bhi.n	8002318 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 faa2 	bl	8002848 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	e008      	b.n	800232a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40020407 	.word	0x40020407
 8002350:	bffdfff8 	.word	0xbffdfff8
 8002354:	cccccccd 	.word	0xcccccccd
 8002358:	40020000 	.word	0x40020000
 800235c:	bffdfbf8 	.word	0xbffdfbf8
 8002360:	40020400 	.word	0x40020400

08002364 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_DMA_Start_IT+0x20>
 8002380:	2302      	movs	r3, #2
 8002382:	e066      	b.n	8002452 <HAL_DMA_Start_IT+0xee>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d155      	bne.n	8002444 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	68b9      	ldr	r1, [r7, #8]
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f9c7 	bl	8002750 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d008      	beq.n	80023dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 020e 	orr.w	r2, r2, #14
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e00f      	b.n	80023fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0204 	bic.w	r2, r2, #4
 80023ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 020a 	orr.w	r2, r2, #10
 80023fa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d007      	beq.n	800241a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002414:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002418:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002430:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f042 0201 	orr.w	r2, r2, #1
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	e005      	b.n	8002450 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800244c:	2302      	movs	r3, #2
 800244e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002450:	7dfb      	ldrb	r3, [r7, #23]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800245a:	b480      	push	{r7}
 800245c:	b085      	sub	sp, #20
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d005      	beq.n	800247e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2204      	movs	r2, #4
 8002476:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
 800247c:	e037      	b.n	80024ee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 020e 	bic.w	r2, r2, #14
 800248c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800249c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0201 	bic.w	r2, r2, #1
 80024ac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	f003 021f 	and.w	r2, r3, #31
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	2101      	movs	r1, #1
 80024bc:	fa01 f202 	lsl.w	r2, r1, r2
 80024c0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024ca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00c      	beq.n	80024ee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024e2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80024ec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d00d      	beq.n	8002540 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2204      	movs	r2, #4
 8002528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
 800253e:	e047      	b.n	80025d0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 020e 	bic.w	r2, r2, #14
 800254e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0201 	bic.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800256a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800256e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	2101      	movs	r1, #1
 800257e:	fa01 f202 	lsl.w	r2, r1, r2
 8002582:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800258c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00c      	beq.n	80025b0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	4798      	blx	r3
    }
  }
  return status;
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b084      	sub	sp, #16
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	2204      	movs	r2, #4
 80025fc:	409a      	lsls	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d026      	beq.n	8002654 <HAL_DMA_IRQHandler+0x7a>
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d021      	beq.n	8002654 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0320 	and.w	r3, r3, #32
 800261a:	2b00      	cmp	r3, #0
 800261c:	d107      	bne.n	800262e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0204 	bic.w	r2, r2, #4
 800262c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002632:	f003 021f 	and.w	r2, r3, #31
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	2104      	movs	r1, #4
 800263c:	fa01 f202 	lsl.w	r2, r1, r2
 8002640:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	2b00      	cmp	r3, #0
 8002648:	d071      	beq.n	800272e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002652:	e06c      	b.n	800272e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002658:	f003 031f 	and.w	r3, r3, #31
 800265c:	2202      	movs	r2, #2
 800265e:	409a      	lsls	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d02e      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d029      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0320 	and.w	r3, r3, #32
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 020a 	bic.w	r2, r2, #10
 800268e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269c:	f003 021f 	and.w	r2, r3, #31
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	2102      	movs	r1, #2
 80026a6:	fa01 f202 	lsl.w	r2, r1, r2
 80026aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d038      	beq.n	800272e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80026c4:	e033      	b.n	800272e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	2208      	movs	r2, #8
 80026d0:	409a      	lsls	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d02a      	beq.n	8002730 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d025      	beq.n	8002730 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 020e 	bic.w	r2, r2, #14
 80026f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	2101      	movs	r1, #1
 8002702:	fa01 f202 	lsl.w	r2, r1, r2
 8002706:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002722:	2b00      	cmp	r3, #0
 8002724:	d004      	beq.n	8002730 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800272e:	bf00      	nop
 8002730:	bf00      	nop
}
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002766:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	2b00      	cmp	r3, #0
 800276e:	d004      	beq.n	800277a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002778:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f003 021f 	and.w	r2, r3, #31
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	2101      	movs	r1, #1
 8002788:	fa01 f202 	lsl.w	r2, r1, r2
 800278c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b10      	cmp	r3, #16
 800279c:	d108      	bne.n	80027b0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027ae:	e007      	b.n	80027c0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	60da      	str	r2, [r3, #12]
}
 80027c0:	bf00      	nop
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	4b16      	ldr	r3, [pc, #88]	@ (8002834 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80027dc:	429a      	cmp	r2, r3
 80027de:	d802      	bhi.n	80027e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80027e0:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	e001      	b.n	80027ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80027e6:	4b15      	ldr	r3, [pc, #84]	@ (800283c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80027e8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3b08      	subs	r3, #8
 80027f6:	4a12      	ldr	r2, [pc, #72]	@ (8002840 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80027f8:	fba2 2303 	umull	r2, r3, r2, r3
 80027fc:	091b      	lsrs	r3, r3, #4
 80027fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	009a      	lsls	r2, r3, #2
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	4413      	add	r3, r2
 800280c:	461a      	mov	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a0b      	ldr	r2, [pc, #44]	@ (8002844 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002816:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	2201      	movs	r2, #1
 8002820:	409a      	lsls	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002826:	bf00      	nop
 8002828:	371c      	adds	r7, #28
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40020407 	.word	0x40020407
 8002838:	40020800 	.word	0x40020800
 800283c:	40020820 	.word	0x40020820
 8002840:	cccccccd 	.word	0xcccccccd
 8002844:	40020880 	.word	0x40020880

08002848 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	b2db      	uxtb	r3, r3
 8002856:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	461a      	mov	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a08      	ldr	r2, [pc, #32]	@ (800288c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800286a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	3b01      	subs	r3, #1
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	2201      	movs	r2, #1
 8002876:	409a      	lsls	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800287c:	bf00      	nop
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	1000823f 	.word	0x1000823f
 800288c:	40020940 	.word	0x40020940

08002890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002890:	b480      	push	{r7}
 8002892:	b087      	sub	sp, #28
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800289e:	e15a      	b.n	8002b56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	2101      	movs	r1, #1
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ac:	4013      	ands	r3, r2
 80028ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 814c 	beq.w	8002b50 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d005      	beq.n	80028d0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d130      	bne.n	8002932 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	2203      	movs	r2, #3
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002906:	2201      	movs	r2, #1
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	4013      	ands	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	091b      	lsrs	r3, r3, #4
 800291c:	f003 0201 	and.w	r2, r3, #1
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	2b03      	cmp	r3, #3
 800293c:	d017      	beq.n	800296e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	2203      	movs	r2, #3
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	4013      	ands	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689a      	ldr	r2, [r3, #8]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d123      	bne.n	80029c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	08da      	lsrs	r2, r3, #3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3208      	adds	r2, #8
 8002982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002986:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	220f      	movs	r2, #15
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	4013      	ands	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f003 0307 	and.w	r3, r3, #7
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	08da      	lsrs	r2, r3, #3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3208      	adds	r2, #8
 80029bc:	6939      	ldr	r1, [r7, #16]
 80029be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	2203      	movs	r2, #3
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43db      	mvns	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0203 	and.w	r2, r3, #3
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 80a6 	beq.w	8002b50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a04:	4b5b      	ldr	r3, [pc, #364]	@ (8002b74 <HAL_GPIO_Init+0x2e4>)
 8002a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a08:	4a5a      	ldr	r2, [pc, #360]	@ (8002b74 <HAL_GPIO_Init+0x2e4>)
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a10:	4b58      	ldr	r3, [pc, #352]	@ (8002b74 <HAL_GPIO_Init+0x2e4>)
 8002a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a1c:	4a56      	ldr	r2, [pc, #344]	@ (8002b78 <HAL_GPIO_Init+0x2e8>)
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	089b      	lsrs	r3, r3, #2
 8002a22:	3302      	adds	r3, #2
 8002a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	220f      	movs	r2, #15
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a46:	d01f      	beq.n	8002a88 <HAL_GPIO_Init+0x1f8>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a4c      	ldr	r2, [pc, #304]	@ (8002b7c <HAL_GPIO_Init+0x2ec>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d019      	beq.n	8002a84 <HAL_GPIO_Init+0x1f4>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a4b      	ldr	r2, [pc, #300]	@ (8002b80 <HAL_GPIO_Init+0x2f0>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d013      	beq.n	8002a80 <HAL_GPIO_Init+0x1f0>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b84 <HAL_GPIO_Init+0x2f4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d00d      	beq.n	8002a7c <HAL_GPIO_Init+0x1ec>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a49      	ldr	r2, [pc, #292]	@ (8002b88 <HAL_GPIO_Init+0x2f8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d007      	beq.n	8002a78 <HAL_GPIO_Init+0x1e8>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a48      	ldr	r2, [pc, #288]	@ (8002b8c <HAL_GPIO_Init+0x2fc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d101      	bne.n	8002a74 <HAL_GPIO_Init+0x1e4>
 8002a70:	2305      	movs	r3, #5
 8002a72:	e00a      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a74:	2306      	movs	r3, #6
 8002a76:	e008      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a78:	2304      	movs	r3, #4
 8002a7a:	e006      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e004      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a80:	2302      	movs	r3, #2
 8002a82:	e002      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <HAL_GPIO_Init+0x1fa>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	f002 0203 	and.w	r2, r2, #3
 8002a90:	0092      	lsls	r2, r2, #2
 8002a92:	4093      	lsls	r3, r2
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a9a:	4937      	ldr	r1, [pc, #220]	@ (8002b78 <HAL_GPIO_Init+0x2e8>)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	089b      	lsrs	r3, r3, #2
 8002aa0:	3302      	adds	r3, #2
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002aa8:	4b39      	ldr	r3, [pc, #228]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002acc:	4a30      	ldr	r2, [pc, #192]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	43db      	mvns	r3, r3
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002af6:	4a26      	ldr	r2, [pc, #152]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002afc:	4b24      	ldr	r3, [pc, #144]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	43db      	mvns	r3, r3
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b20:	4a1b      	ldr	r2, [pc, #108]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b26:	4b1a      	ldr	r3, [pc, #104]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b4a:	4a11      	ldr	r2, [pc, #68]	@ (8002b90 <HAL_GPIO_Init+0x300>)
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	3301      	adds	r3, #1
 8002b54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f47f ae9d 	bne.w	80028a0 <HAL_GPIO_Init+0x10>
  }
}
 8002b66:	bf00      	nop
 8002b68:	bf00      	nop
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	40021000 	.word	0x40021000
 8002b78:	40010000 	.word	0x40010000
 8002b7c:	48000400 	.word	0x48000400
 8002b80:	48000800 	.word	0x48000800
 8002b84:	48000c00 	.word	0x48000c00
 8002b88:	48001000 	.word	0x48001000
 8002b8c:	48001400 	.word	0x48001400
 8002b90:	40010400 	.word	0x40010400

08002b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba4:	787b      	ldrb	r3, [r7, #1]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002baa:	887a      	ldrh	r2, [r7, #2]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bb0:	e002      	b.n	8002bb8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bb2:	887a      	ldrh	r2, [r7, #2]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e0c0      	b.n	8002d58 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f008 feba 	bl	800b964 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2203      	movs	r2, #3
 8002bf4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f005 f91c 	bl	8007e3a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c02:	2300      	movs	r3, #0
 8002c04:	73fb      	strb	r3, [r7, #15]
 8002c06:	e03e      	b.n	8002c86 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c08:	7bfa      	ldrb	r2, [r7, #15]
 8002c0a:	6879      	ldr	r1, [r7, #4]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	440b      	add	r3, r1
 8002c16:	3311      	adds	r3, #17
 8002c18:	2201      	movs	r2, #1
 8002c1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c1c:	7bfa      	ldrb	r2, [r7, #15]
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	440b      	add	r3, r1
 8002c2a:	3310      	adds	r3, #16
 8002c2c:	7bfa      	ldrb	r2, [r7, #15]
 8002c2e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c30:	7bfa      	ldrb	r2, [r7, #15]
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	440b      	add	r3, r1
 8002c3e:	3313      	adds	r3, #19
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002c44:	7bfa      	ldrb	r2, [r7, #15]
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	440b      	add	r3, r1
 8002c52:	3320      	adds	r3, #32
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c58:	7bfa      	ldrb	r2, [r7, #15]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	440b      	add	r3, r1
 8002c66:	3324      	adds	r3, #36	@ 0x24
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	440b      	add	r3, r1
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
 8002c82:	3301      	adds	r3, #1
 8002c84:	73fb      	strb	r3, [r7, #15]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	791b      	ldrb	r3, [r3, #4]
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d3bb      	bcc.n	8002c08 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c90:	2300      	movs	r3, #0
 8002c92:	73fb      	strb	r3, [r7, #15]
 8002c94:	e044      	b.n	8002d20 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c96:	7bfa      	ldrb	r2, [r7, #15]
 8002c98:	6879      	ldr	r1, [r7, #4]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	440b      	add	r3, r1
 8002ca4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002ca8:	2200      	movs	r2, #0
 8002caa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002cac:	7bfa      	ldrb	r2, [r7, #15]
 8002cae:	6879      	ldr	r1, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	440b      	add	r3, r1
 8002cba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002cbe:	7bfa      	ldrb	r2, [r7, #15]
 8002cc0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002cc2:	7bfa      	ldrb	r2, [r7, #15]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	440b      	add	r3, r1
 8002cd0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002cd8:	7bfa      	ldrb	r2, [r7, #15]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4413      	add	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	440b      	add	r3, r1
 8002ce6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002cee:	7bfa      	ldrb	r2, [r7, #15]
 8002cf0:	6879      	ldr	r1, [r7, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	440b      	add	r3, r1
 8002cfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d04:	7bfa      	ldrb	r2, [r7, #15]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	440b      	add	r3, r1
 8002d12:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	791b      	ldrb	r3, [r3, #4]
 8002d24:	7bfa      	ldrb	r2, [r7, #15]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d3b5      	bcc.n	8002c96 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3304      	adds	r3, #4
 8002d32:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d36:	f005 f89b 	bl	8007e70 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7a9b      	ldrb	r3, [r3, #10]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d102      	bne.n	8002d56 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f001 fc0e 	bl	8004572 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d101      	bne.n	8002d76 <HAL_PCD_Start+0x16>
 8002d72:	2302      	movs	r3, #2
 8002d74:	e012      	b.n	8002d9c <HAL_PCD_Start+0x3c>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f005 f842 	bl	8007e0c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f006 fe1f 	bl	80099d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f006 fe24 	bl	80099fe <USB_ReadInterrupts>
 8002db6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 fb06 	bl	80033d4 <PCD_EP_ISR_Handler>

    return;
 8002dc8:	e110      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d013      	beq.n	8002dfc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002de6:	b292      	uxth	r2, r2
 8002de8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f008 fe4a 	bl	800ba86 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002df2:	2100      	movs	r1, #0
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f8fc 	bl	8002ff2 <HAL_PCD_SetAddress>

    return;
 8002dfa:	e0f7      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00c      	beq.n	8002e20 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e18:	b292      	uxth	r2, r2
 8002e1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e1e:	e0e5      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00c      	beq.n	8002e44 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e3c:	b292      	uxth	r2, r2
 8002e3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e42:	e0d3      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d034      	beq.n	8002eb8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0204 	bic.w	r2, r2, #4
 8002e60:	b292      	uxth	r2, r2
 8002e62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0208 	bic.w	r2, r2, #8
 8002e78:	b292      	uxth	r2, r2
 8002e7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d107      	bne.n	8002e98 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002e90:	2100      	movs	r1, #0
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f008 ffea 	bl	800be6c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f008 fe2d 	bl	800baf8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eb0:	b292      	uxth	r2, r2
 8002eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002eb6:	e099      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d027      	beq.n	8002f12 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0208 	orr.w	r2, r2, #8
 8002ed4:	b292      	uxth	r2, r2
 8002ed6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eec:	b292      	uxth	r2, r2
 8002eee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f042 0204 	orr.w	r2, r2, #4
 8002f04:	b292      	uxth	r2, r2
 8002f06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f008 fdda 	bl	800bac4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002f10:	e06c      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d040      	beq.n	8002f9e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f2e:	b292      	uxth	r2, r2
 8002f30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d12b      	bne.n	8002f96 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f042 0204 	orr.w	r2, r2, #4
 8002f50:	b292      	uxth	r2, r2
 8002f52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f042 0208 	orr.w	r2, r2, #8
 8002f68:	b292      	uxth	r2, r2
 8002f6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f008 ff6c 	bl	800be6c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002f94:	e02a      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f008 fd94 	bl	800bac4 <HAL_PCD_SuspendCallback>
    return;
 8002f9c:	e026      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00f      	beq.n	8002fc8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fba:	b292      	uxth	r2, r2
 8002fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f008 fd52 	bl	800ba6a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002fc6:	e011      	b.n	8002fec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00c      	beq.n	8002fec <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fe4:	b292      	uxth	r2, r2
 8002fe6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fea:	bf00      	nop
  }
}
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_PCD_SetAddress+0x1a>
 8003008:	2302      	movs	r3, #2
 800300a:	e012      	b.n	8003032 <HAL_PCD_SetAddress+0x40>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	78fa      	ldrb	r2, [r7, #3]
 8003018:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	4611      	mov	r1, r2
 8003022:	4618      	mov	r0, r3
 8003024:	f006 fcc0 	bl	80099a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	4608      	mov	r0, r1
 8003044:	4611      	mov	r1, r2
 8003046:	461a      	mov	r2, r3
 8003048:	4603      	mov	r3, r0
 800304a:	70fb      	strb	r3, [r7, #3]
 800304c:	460b      	mov	r3, r1
 800304e:	803b      	strh	r3, [r7, #0]
 8003050:	4613      	mov	r3, r2
 8003052:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003054:	2300      	movs	r3, #0
 8003056:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003058:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800305c:	2b00      	cmp	r3, #0
 800305e:	da0e      	bge.n	800307e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003060:	78fb      	ldrb	r3, [r7, #3]
 8003062:	f003 0207 	and.w	r2, r3, #7
 8003066:	4613      	mov	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	3310      	adds	r3, #16
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	4413      	add	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2201      	movs	r2, #1
 800307a:	705a      	strb	r2, [r3, #1]
 800307c:	e00e      	b.n	800309c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800307e:	78fb      	ldrb	r3, [r7, #3]
 8003080:	f003 0207 	and.w	r2, r3, #7
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	4413      	add	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800309c:	78fb      	ldrb	r3, [r7, #3]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80030a8:	883b      	ldrh	r3, [r7, #0]
 80030aa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	78ba      	ldrb	r2, [r7, #2]
 80030b6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80030b8:	78bb      	ldrb	r3, [r7, #2]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d102      	bne.n	80030c4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d101      	bne.n	80030d2 <HAL_PCD_EP_Open+0x98>
 80030ce:	2302      	movs	r3, #2
 80030d0:	e00e      	b.n	80030f0 <HAL_PCD_EP_Open+0xb6>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68f9      	ldr	r1, [r7, #12]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f004 fee3 	bl	8007eac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80030ee:	7afb      	ldrb	r3, [r7, #11]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003104:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003108:	2b00      	cmp	r3, #0
 800310a:	da0e      	bge.n	800312a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	f003 0207 	and.w	r2, r3, #7
 8003112:	4613      	mov	r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	4413      	add	r3, r2
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	3310      	adds	r3, #16
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	4413      	add	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2201      	movs	r2, #1
 8003126:	705a      	strb	r2, [r3, #1]
 8003128:	e00e      	b.n	8003148 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800312a:	78fb      	ldrb	r3, [r7, #3]
 800312c:	f003 0207 	and.w	r2, r3, #7
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	4413      	add	r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003148:	78fb      	ldrb	r3, [r7, #3]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	b2da      	uxtb	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_PCD_EP_Close+0x6a>
 800315e:	2302      	movs	r3, #2
 8003160:	e00e      	b.n	8003180 <HAL_PCD_EP_Close+0x88>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68f9      	ldr	r1, [r7, #12]
 8003170:	4618      	mov	r0, r3
 8003172:	f005 fb83 	bl	800887c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	603b      	str	r3, [r7, #0]
 8003194:	460b      	mov	r3, r1
 8003196:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003198:	7afb      	ldrb	r3, [r7, #11]
 800319a:	f003 0207 	and.w	r2, r3, #7
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4413      	add	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2200      	movs	r2, #0
 80031c0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2200      	movs	r2, #0
 80031c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031c8:	7afb      	ldrb	r3, [r7, #11]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6979      	ldr	r1, [r7, #20]
 80031da:	4618      	mov	r0, r3
 80031dc:	f005 fd3b 	bl	8008c56 <USB_EPStartXfer>

  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
 80031f2:	460b      	mov	r3, r1
 80031f4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	f003 0207 	and.w	r2, r3, #7
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4413      	add	r3, r2
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	440b      	add	r3, r1
 8003208:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800320c:	681b      	ldr	r3, [r3, #0]
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b086      	sub	sp, #24
 800321e:	af00      	add	r7, sp, #0
 8003220:	60f8      	str	r0, [r7, #12]
 8003222:	607a      	str	r2, [r7, #4]
 8003224:	603b      	str	r3, [r7, #0]
 8003226:	460b      	mov	r3, r1
 8003228:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800322a:	7afb      	ldrb	r3, [r7, #11]
 800322c:	f003 0207 	and.w	r2, r3, #7
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	3310      	adds	r3, #16
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	4413      	add	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2200      	movs	r2, #0
 800325e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2201      	movs	r2, #1
 8003264:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003266:	7afb      	ldrb	r3, [r7, #11]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	b2da      	uxtb	r2, r3
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6979      	ldr	r1, [r7, #20]
 8003278:	4618      	mov	r0, r3
 800327a:	f005 fcec 	bl	8008c56 <USB_EPStartXfer>

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	7912      	ldrb	r2, [r2, #4]
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e03e      	b.n	8003324 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	da0e      	bge.n	80032cc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	f003 0207 	and.w	r2, r3, #7
 80032b4:	4613      	mov	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	3310      	adds	r3, #16
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	705a      	strb	r2, [r3, #1]
 80032ca:	e00c      	b.n	80032e6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2201      	movs	r2, #1
 80032ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d101      	bne.n	8003306 <HAL_PCD_EP_SetStall+0x7e>
 8003302:	2302      	movs	r3, #2
 8003304:	e00e      	b.n	8003324 <HAL_PCD_EP_SetStall+0x9c>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68f9      	ldr	r1, [r7, #12]
 8003314:	4618      	mov	r0, r3
 8003316:	f006 fa4d 	bl	80097b4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	7912      	ldrb	r2, [r2, #4]
 8003342:	4293      	cmp	r3, r2
 8003344:	d901      	bls.n	800334a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e040      	b.n	80033cc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800334a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800334e:	2b00      	cmp	r3, #0
 8003350:	da0e      	bge.n	8003370 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003352:	78fb      	ldrb	r3, [r7, #3]
 8003354:	f003 0207 	and.w	r2, r3, #7
 8003358:	4613      	mov	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	3310      	adds	r3, #16
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	4413      	add	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	705a      	strb	r2, [r3, #1]
 800336e:	e00e      	b.n	800338e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	f003 0207 	and.w	r2, r3, #7
 8003376:	4613      	mov	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	b2da      	uxtb	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d101      	bne.n	80033ae <HAL_PCD_EP_ClrStall+0x82>
 80033aa:	2302      	movs	r3, #2
 80033ac:	e00e      	b.n	80033cc <HAL_PCD_EP_ClrStall+0xa0>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68f9      	ldr	r1, [r7, #12]
 80033bc:	4618      	mov	r0, r3
 80033be:	f006 fa4a 	bl	8009856 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b092      	sub	sp, #72	@ 0x48
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80033dc:	e333      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80033e6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80033e8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f003 030f 	and.w	r3, r3, #15
 80033f0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80033f4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f040 8108 	bne.w	800360e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80033fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003400:	f003 0310 	and.w	r3, r3, #16
 8003404:	2b00      	cmp	r3, #0
 8003406:	d14c      	bne.n	80034a2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003418:	813b      	strh	r3, [r7, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	893b      	ldrh	r3, [r7, #8]
 8003420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003428:	b29b      	uxth	r3, r3
 800342a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3310      	adds	r3, #16
 8003430:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	4413      	add	r3, r2
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	4413      	add	r3, r2
 800344c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003458:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800345a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	441a      	add	r2, r3
 8003464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003466:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003468:	2100      	movs	r1, #0
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f008 fae3 	bl	800ba36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	7b1b      	ldrb	r3, [r3, #12]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 82e5 	beq.w	8003a46 <PCD_EP_ISR_Handler+0x672>
 800347c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	2b00      	cmp	r3, #0
 8003482:	f040 82e0 	bne.w	8003a46 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7b1b      	ldrb	r3, [r3, #12]
 800348a:	b2db      	uxtb	r3, r3
 800348c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003490:	b2da      	uxtb	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	731a      	strb	r2, [r3, #12]
 80034a0:	e2d1      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034a8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80034b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d032      	beq.n	8003522 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	4413      	add	r3, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	4413      	add	r3, r2
 80034d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034e2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6818      	ldr	r0, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80034ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80034f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	f006 fad4 	bl	8009aa4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	b29a      	uxth	r2, r3
 8003504:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003508:	4013      	ands	r3, r2
 800350a:	817b      	strh	r3, [r7, #10]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	897a      	ldrh	r2, [r7, #10]
 8003512:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003516:	b292      	uxth	r2, r2
 8003518:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f008 fa5e 	bl	800b9dc <HAL_PCD_SetupStageCallback>
 8003520:	e291      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003522:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003526:	2b00      	cmp	r3, #0
 8003528:	f280 828d 	bge.w	8003a46 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29a      	uxth	r2, r3
 8003534:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003538:	4013      	ands	r3, r2
 800353a:	81fb      	strh	r3, [r7, #14]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	89fa      	ldrh	r2, [r7, #14]
 8003542:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003546:	b292      	uxth	r2, r2
 8003548:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003552:	b29b      	uxth	r3, r3
 8003554:	461a      	mov	r2, r3
 8003556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4413      	add	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	4413      	add	r3, r2
 8003564:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800356e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003570:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d019      	beq.n	80035ae <PCD_EP_ISR_Handler+0x1da>
 800357a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d015      	beq.n	80035ae <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6818      	ldr	r0, [r3, #0]
 8003586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003588:	6959      	ldr	r1, [r3, #20]
 800358a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800358c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800358e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003590:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003592:	b29b      	uxth	r3, r3
 8003594:	f006 fa86 	bl	8009aa4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800359e:	69db      	ldr	r3, [r3, #28]
 80035a0:	441a      	add	r2, r3
 80035a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80035a6:	2100      	movs	r1, #0
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f008 fa29 	bl	800ba00 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80035b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f040 8242 	bne.w	8003a46 <PCD_EP_ISR_Handler+0x672>
 80035c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035c4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80035c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035cc:	f000 823b 	beq.w	8003a46 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035e0:	81bb      	strh	r3, [r7, #12]
 80035e2:	89bb      	ldrh	r3, [r7, #12]
 80035e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80035e8:	81bb      	strh	r3, [r7, #12]
 80035ea:	89bb      	ldrh	r3, [r7, #12]
 80035ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80035f0:	81bb      	strh	r3, [r7, #12]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	89bb      	ldrh	r3, [r7, #12]
 80035f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003600:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003604:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003608:	b29b      	uxth	r3, r3
 800360a:	8013      	strh	r3, [r2, #0]
 800360c:	e21b      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003620:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003624:	2b00      	cmp	r3, #0
 8003626:	f280 80f1 	bge.w	800380c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	b29a      	uxth	r2, r3
 800363c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003640:	4013      	ands	r3, r2
 8003642:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	4413      	add	r3, r2
 8003652:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003654:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003658:	b292      	uxth	r2, r2
 800365a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800365c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	4413      	add	r3, r2
 8003670:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003674:	7b1b      	ldrb	r3, [r3, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d123      	bne.n	80036c2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003682:	b29b      	uxth	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	4413      	add	r3, r2
 8003694:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800369e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80036a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 808b 	beq.w	80037c2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6818      	ldr	r0, [r3, #0]
 80036b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b2:	6959      	ldr	r1, [r3, #20]
 80036b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b6:	88da      	ldrh	r2, [r3, #6]
 80036b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036bc:	f006 f9f2 	bl	8009aa4 <USB_ReadPMA>
 80036c0:	e07f      	b.n	80037c2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c4:	78db      	ldrb	r3, [r3, #3]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d109      	bne.n	80036de <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80036ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036cc:	461a      	mov	r2, r3
 80036ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f9c6 	bl	8003a62 <HAL_PCD_EP_DB_Receive>
 80036d6:	4603      	mov	r3, r0
 80036d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80036dc:	e071      	b.n	80037c2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	881b      	ldrh	r3, [r3, #0]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036f8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	441a      	add	r2, r3
 8003708:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800370a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800370e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003716:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800371a:	b29b      	uxth	r3, r3
 800371c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	b29b      	uxth	r3, r3
 8003730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d022      	beq.n	800377e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003740:	b29b      	uxth	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4413      	add	r3, r2
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6812      	ldr	r2, [r2, #0]
 8003750:	4413      	add	r3, r2
 8003752:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800375c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003760:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003764:	2b00      	cmp	r3, #0
 8003766:	d02c      	beq.n	80037c2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800376e:	6959      	ldr	r1, [r3, #20]
 8003770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003772:	891a      	ldrh	r2, [r3, #8]
 8003774:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003778:	f006 f994 	bl	8009aa4 <USB_ReadPMA>
 800377c:	e021      	b.n	80037c2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003786:	b29b      	uxth	r3, r3
 8003788:	461a      	mov	r2, r3
 800378a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	4413      	add	r3, r2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	4413      	add	r3, r2
 8003798:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80037a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d009      	beq.n	80037c2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037b4:	6959      	ldr	r1, [r3, #20]
 80037b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037b8:	895a      	ldrh	r2, [r3, #10]
 80037ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037be:	f006 f971 	bl	8009aa4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c4:	69da      	ldr	r2, [r3, #28]
 80037c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037ca:	441a      	add	r2, r3
 80037cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80037d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d2:	695a      	ldr	r2, [r3, #20]
 80037d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037d8:	441a      	add	r2, r3
 80037da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037dc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80037de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d005      	beq.n	80037f2 <PCD_EP_ISR_Handler+0x41e>
 80037e6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80037ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d206      	bcs.n	8003800 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80037f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	4619      	mov	r1, r3
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f008 f901 	bl	800ba00 <HAL_PCD_DataOutStageCallback>
 80037fe:	e005      	b.n	800380c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003806:	4618      	mov	r0, r3
 8003808:	f005 fa25 	bl	8008c56 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800380c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800380e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 8117 	beq.w	8003a46 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003818:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800381c:	4613      	mov	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4413      	add	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	3310      	adds	r3, #16
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	4413      	add	r3, r2
 800382a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	b29b      	uxth	r3, r3
 800383e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003846:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	461a      	mov	r2, r3
 800384e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	441a      	add	r2, r3
 8003856:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003858:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800385c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003860:	b29b      	uxth	r3, r3
 8003862:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003866:	78db      	ldrb	r3, [r3, #3]
 8003868:	2b01      	cmp	r3, #1
 800386a:	f040 80a1 	bne.w	80039b0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800386e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003870:	2200      	movs	r2, #0
 8003872:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003876:	7b1b      	ldrb	r3, [r3, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8092 	beq.w	80039a2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800387e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	d046      	beq.n	8003916 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388a:	785b      	ldrb	r3, [r3, #1]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d126      	bne.n	80038de <PCD_EP_ISR_Handler+0x50a>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	617b      	str	r3, [r7, #20]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800389e:	b29b      	uxth	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	4413      	add	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	00da      	lsls	r2, r3, #3
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	4413      	add	r3, r2
 80038b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038b6:	613b      	str	r3, [r7, #16]
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	881b      	ldrh	r3, [r3, #0]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	801a      	strh	r2, [r3, #0]
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	881b      	ldrh	r3, [r3, #0]
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	801a      	strh	r2, [r3, #0]
 80038dc:	e061      	b.n	80039a2 <PCD_EP_ISR_Handler+0x5ce>
 80038de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e0:	785b      	ldrb	r3, [r3, #1]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d15d      	bne.n	80039a2 <PCD_EP_ISR_Handler+0x5ce>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	61fb      	str	r3, [r7, #28]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	461a      	mov	r2, r3
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	4413      	add	r3, r2
 80038fc:	61fb      	str	r3, [r7, #28]
 80038fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	00da      	lsls	r2, r3, #3
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	4413      	add	r3, r2
 8003908:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2200      	movs	r2, #0
 8003912:	801a      	strh	r2, [r3, #0]
 8003914:	e045      	b.n	80039a2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800391c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391e:	785b      	ldrb	r3, [r3, #1]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d126      	bne.n	8003972 <PCD_EP_ISR_Handler+0x59e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003932:	b29b      	uxth	r3, r3
 8003934:	461a      	mov	r2, r3
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	4413      	add	r3, r2
 800393a:	627b      	str	r3, [r7, #36]	@ 0x24
 800393c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	00da      	lsls	r2, r3, #3
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	4413      	add	r3, r2
 8003946:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800394a:	623b      	str	r3, [r7, #32]
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	b29b      	uxth	r3, r3
 8003952:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003956:	b29a      	uxth	r2, r3
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	801a      	strh	r2, [r3, #0]
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	881b      	ldrh	r3, [r3, #0]
 8003960:	b29b      	uxth	r3, r3
 8003962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800396a:	b29a      	uxth	r2, r3
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	801a      	strh	r2, [r3, #0]
 8003970:	e017      	b.n	80039a2 <PCD_EP_ISR_Handler+0x5ce>
 8003972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003974:	785b      	ldrb	r3, [r3, #1]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d113      	bne.n	80039a2 <PCD_EP_ISR_Handler+0x5ce>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003982:	b29b      	uxth	r3, r3
 8003984:	461a      	mov	r2, r3
 8003986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003988:	4413      	add	r3, r2
 800398a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800398c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	00da      	lsls	r2, r3, #3
 8003992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003994:	4413      	add	r3, r2
 8003996:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800399a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800399c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800399e:	2200      	movs	r2, #0
 80039a0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	4619      	mov	r1, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f008 f844 	bl	800ba36 <HAL_PCD_DataInStageCallback>
 80039ae:	e04a      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80039b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d13f      	bne.n	8003a3a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4413      	add	r3, r2
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6812      	ldr	r2, [r2, #0]
 80039d2:	4413      	add	r3, r2
 80039d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039de:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80039e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039e2:	699a      	ldr	r2, [r3, #24]
 80039e4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d906      	bls.n	80039f8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80039ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ec:	699a      	ldr	r2, [r3, #24]
 80039ee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80039f0:	1ad2      	subs	r2, r2, r3
 80039f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f4:	619a      	str	r2, [r3, #24]
 80039f6:	e002      	b.n	80039fe <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80039f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fa:	2200      	movs	r2, #0
 80039fc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80039fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d106      	bne.n	8003a14 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f008 f812 	bl	800ba36 <HAL_PCD_DataInStageCallback>
 8003a12:	e018      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a1a:	441a      	add	r2, r3
 8003a1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a1e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a22:	69da      	ldr	r2, [r3, #28]
 8003a24:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a26:	441a      	add	r2, r3
 8003a28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a2a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a32:	4618      	mov	r0, r3
 8003a34:	f005 f90f 	bl	8008c56 <USB_EPStartXfer>
 8003a38:	e005      	b.n	8003a46 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003a3a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f917 	bl	8003c74 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	b21b      	sxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f6ff acc3 	blt.w	80033de <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3748      	adds	r7, #72	@ 0x48
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b088      	sub	sp, #32
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	60f8      	str	r0, [r7, #12]
 8003a6a:	60b9      	str	r1, [r7, #8]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d07c      	beq.n	8003b74 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	461a      	mov	r2, r3
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	4413      	add	r3, r2
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	4413      	add	r3, r2
 8003a94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a9e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	699a      	ldr	r2, [r3, #24]
 8003aa4:	8b7b      	ldrh	r3, [r7, #26]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d306      	bcc.n	8003ab8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	8b7b      	ldrh	r3, [r7, #26]
 8003ab0:	1ad2      	subs	r2, r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	619a      	str	r2, [r3, #24]
 8003ab6:	e002      	b.n	8003abe <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2200      	movs	r2, #0
 8003abc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d123      	bne.n	8003b0e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	881b      	ldrh	r3, [r3, #0]
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003adc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae0:	833b      	strh	r3, [r7, #24]
 8003ae2:	8b3b      	ldrh	r3, [r7, #24]
 8003ae4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003ae8:	833b      	strh	r3, [r7, #24]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	441a      	add	r2, r3
 8003af8:	8b3b      	ldrh	r3, [r7, #24]
 8003afa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003afe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01f      	beq.n	8003b58 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b32:	82fb      	strh	r3, [r7, #22]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	441a      	add	r2, r3
 8003b42:	8afb      	ldrh	r3, [r7, #22]
 8003b44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b58:	8b7b      	ldrh	r3, [r7, #26]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 8085 	beq.w	8003c6a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6818      	ldr	r0, [r3, #0]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	6959      	ldr	r1, [r3, #20]
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	891a      	ldrh	r2, [r3, #8]
 8003b6c:	8b7b      	ldrh	r3, [r7, #26]
 8003b6e:	f005 ff99 	bl	8009aa4 <USB_ReadPMA>
 8003b72:	e07a      	b.n	8003c6a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4413      	add	r3, r2
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b98:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d306      	bcc.n	8003bb2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	699a      	ldr	r2, [r3, #24]
 8003ba8:	8b7b      	ldrh	r3, [r7, #26]
 8003baa:	1ad2      	subs	r2, r2, r3
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	619a      	str	r2, [r3, #24]
 8003bb0:	e002      	b.n	8003bb8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d123      	bne.n	8003c08 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	881b      	ldrh	r3, [r3, #0]
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bda:	83fb      	strh	r3, [r7, #30]
 8003bdc:	8bfb      	ldrh	r3, [r7, #30]
 8003bde:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003be2:	83fb      	strh	r3, [r7, #30]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	441a      	add	r2, r3
 8003bf2:	8bfb      	ldrh	r3, [r7, #30]
 8003bf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003c08:	88fb      	ldrh	r3, [r7, #6]
 8003c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d11f      	bne.n	8003c52 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	461a      	mov	r2, r3
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	4413      	add	r3, r2
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c2c:	83bb      	strh	r3, [r7, #28]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	441a      	add	r2, r3
 8003c3c:	8bbb      	ldrh	r3, [r7, #28]
 8003c3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c4a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c52:	8b7b      	ldrh	r3, [r7, #26]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	6959      	ldr	r1, [r3, #20]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	895a      	ldrh	r2, [r3, #10]
 8003c64:	8b7b      	ldrh	r3, [r7, #26]
 8003c66:	f005 ff1d 	bl	8009aa4 <USB_ReadPMA>
    }
  }

  return count;
 8003c6a:	8b7b      	ldrh	r3, [r7, #26]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3720      	adds	r7, #32
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b0a6      	sub	sp, #152	@ 0x98
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c82:	88fb      	ldrh	r3, [r7, #6]
 8003c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 81f7 	beq.w	800407c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cb2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	699a      	ldr	r2, [r3, #24]
 8003cba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d907      	bls.n	8003cd2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003cca:	1ad2      	subs	r2, r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	619a      	str	r2, [r3, #24]
 8003cd0:	e002      	b.n	8003cd8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f040 80e1 	bne.w	8003ea4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	785b      	ldrb	r3, [r3, #1]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d126      	bne.n	8003d38 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfe:	4413      	add	r3, r2
 8003d00:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	00da      	lsls	r2, r3, #3
 8003d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d20:	801a      	strh	r2, [r3, #0]
 8003d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d34:	801a      	strh	r2, [r3, #0]
 8003d36:	e01a      	b.n	8003d6e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	785b      	ldrb	r3, [r3, #1]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d116      	bne.n	8003d6e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d54:	4413      	add	r3, r2
 8003d56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	00da      	lsls	r2, r3, #3
 8003d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d60:	4413      	add	r3, r2
 8003d62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	785b      	ldrb	r3, [r3, #1]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d126      	bne.n	8003dca <HAL_PCD_EP_DB_Transmit+0x156>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	623b      	str	r3, [r7, #32]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	4413      	add	r3, r2
 8003d92:	623b      	str	r3, [r7, #32]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	00da      	lsls	r2, r3, #3
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003da2:	61fb      	str	r3, [r7, #28]
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	801a      	strh	r2, [r3, #0]
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	801a      	strh	r2, [r3, #0]
 8003dc8:	e017      	b.n	8003dfa <HAL_PCD_EP_DB_Transmit+0x186>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	785b      	ldrb	r3, [r3, #1]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d113      	bne.n	8003dfa <HAL_PCD_EP_DB_Transmit+0x186>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	461a      	mov	r2, r3
 8003dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de0:	4413      	add	r3, r2
 8003de2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	00da      	lsls	r2, r3, #3
 8003dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dec:	4413      	add	r3, r2
 8003dee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df6:	2200      	movs	r2, #0
 8003df8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	78db      	ldrb	r3, [r3, #3]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d123      	bne.n	8003e4a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	4413      	add	r3, r2
 8003e10:	881b      	ldrh	r3, [r3, #0]
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e1c:	837b      	strh	r3, [r7, #26]
 8003e1e:	8b7b      	ldrh	r3, [r7, #26]
 8003e20:	f083 0320 	eor.w	r3, r3, #32
 8003e24:	837b      	strh	r3, [r7, #26]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	441a      	add	r2, r3
 8003e34:	8b7b      	ldrh	r3, [r7, #26]
 8003e36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	4619      	mov	r1, r3
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f007 fdf0 	bl	800ba36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d01f      	beq.n	8003ea0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	461a      	mov	r2, r3
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7a:	833b      	strh	r3, [r7, #24]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	441a      	add	r2, r3
 8003e8a:	8b3b      	ldrh	r3, [r7, #24]
 8003e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	e31f      	b.n	80044e4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003ea4:	88fb      	ldrh	r3, [r7, #6]
 8003ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d021      	beq.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	881b      	ldrh	r3, [r3, #0]
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ec4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ec8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	441a      	add	r2, r3
 8003eda:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ee6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	f040 82ca 	bne.w	8004492 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	695a      	ldr	r2, [r3, #20]
 8003f02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f06:	441a      	add	r2, r3
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f14:	441a      	add	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	6a1a      	ldr	r2, [r3, #32]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d309      	bcc.n	8003f3a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	6a1a      	ldr	r2, [r3, #32]
 8003f30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f32:	1ad2      	subs	r2, r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	621a      	str	r2, [r3, #32]
 8003f38:	e015      	b.n	8003f66 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d107      	bne.n	8003f52 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003f42:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f46:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003f50:	e009      	b.n	8003f66 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2200      	movs	r2, #0
 8003f64:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	785b      	ldrb	r3, [r3, #1]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d15f      	bne.n	800402e <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f82:	4413      	add	r3, r2
 8003f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	00da      	lsls	r2, r3, #3
 8003f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f8e:	4413      	add	r3, r2
 8003f90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fa4:	801a      	strh	r2, [r3, #0]
 8003fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10a      	bne.n	8003fc2 <HAL_PCD_EP_DB_Transmit+0x34e>
 8003fac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fbe:	801a      	strh	r2, [r3, #0]
 8003fc0:	e051      	b.n	8004066 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003fc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fc4:	2b3e      	cmp	r3, #62	@ 0x3e
 8003fc6:	d816      	bhi.n	8003ff6 <HAL_PCD_EP_DB_Transmit+0x382>
 8003fc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fca:	085b      	lsrs	r3, r3, #1
 8003fcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_PCD_EP_DB_Transmit+0x36a>
 8003fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fda:	3301      	adds	r3, #1
 8003fdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	029b      	lsls	r3, r3, #10
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	4313      	orrs	r3, r2
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff2:	801a      	strh	r2, [r3, #0]
 8003ff4:	e037      	b.n	8004066 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ffc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ffe:	f003 031f 	and.w	r3, r3, #31
 8004002:	2b00      	cmp	r3, #0
 8004004:	d102      	bne.n	800400c <HAL_PCD_EP_DB_Transmit+0x398>
 8004006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004008:	3b01      	subs	r3, #1
 800400a:	653b      	str	r3, [r7, #80]	@ 0x50
 800400c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29a      	uxth	r2, r3
 8004012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004014:	b29b      	uxth	r3, r3
 8004016:	029b      	lsls	r3, r3, #10
 8004018:	b29b      	uxth	r3, r3
 800401a:	4313      	orrs	r3, r2
 800401c:	b29b      	uxth	r3, r3
 800401e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004026:	b29a      	uxth	r2, r3
 8004028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800402a:	801a      	strh	r2, [r3, #0]
 800402c:	e01b      	b.n	8004066 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	785b      	ldrb	r3, [r3, #1]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d117      	bne.n	8004066 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004044:	b29b      	uxth	r3, r3
 8004046:	461a      	mov	r2, r3
 8004048:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800404a:	4413      	add	r3, r2
 800404c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	00da      	lsls	r2, r3, #3
 8004054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004056:	4413      	add	r3, r2
 8004058:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800405c:	647b      	str	r3, [r7, #68]	@ 0x44
 800405e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004060:	b29a      	uxth	r2, r3
 8004062:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004064:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	6959      	ldr	r1, [r3, #20]
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	891a      	ldrh	r2, [r3, #8]
 8004072:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004074:	b29b      	uxth	r3, r3
 8004076:	f005 fcd2 	bl	8009a1e <USB_WritePMA>
 800407a:	e20a      	b.n	8004492 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004084:	b29b      	uxth	r3, r3
 8004086:	461a      	mov	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	4413      	add	r3, r2
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	6812      	ldr	r2, [r2, #0]
 8004094:	4413      	add	r3, r2
 8004096:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040a0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	699a      	ldr	r2, [r3, #24]
 80040a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d307      	bcc.n	80040c0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	699a      	ldr	r2, [r3, #24]
 80040b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040b8:	1ad2      	subs	r2, r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	619a      	str	r2, [r3, #24]
 80040be:	e002      	b.n	80040c6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	2200      	movs	r2, #0
 80040c4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f040 80f6 	bne.w	80042bc <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	785b      	ldrb	r3, [r3, #1]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d126      	bne.n	8004126 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ec:	4413      	add	r3, r2
 80040ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	00da      	lsls	r2, r3, #3
 80040f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040f8:	4413      	add	r3, r2
 80040fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8004100:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	b29b      	uxth	r3, r3
 8004106:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800410a:	b29a      	uxth	r2, r3
 800410c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800410e:	801a      	strh	r2, [r3, #0]
 8004110:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	b29b      	uxth	r3, r3
 8004116:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800411a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800411e:	b29a      	uxth	r2, r3
 8004120:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004122:	801a      	strh	r2, [r3, #0]
 8004124:	e01a      	b.n	800415c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	785b      	ldrb	r3, [r3, #1]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d116      	bne.n	800415c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800413c:	b29b      	uxth	r3, r3
 800413e:	461a      	mov	r2, r3
 8004140:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004142:	4413      	add	r3, r2
 8004144:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	00da      	lsls	r2, r3, #3
 800414c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800414e:	4413      	add	r3, r2
 8004150:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004154:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004156:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004158:	2200      	movs	r2, #0
 800415a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	785b      	ldrb	r3, [r3, #1]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d12f      	bne.n	80041cc <HAL_PCD_EP_DB_Transmit+0x558>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800417c:	b29b      	uxth	r3, r3
 800417e:	461a      	mov	r2, r3
 8004180:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004184:	4413      	add	r3, r2
 8004186:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	00da      	lsls	r2, r3, #3
 8004190:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004194:	4413      	add	r3, r2
 8004196:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800419a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800419e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041b0:	801a      	strh	r2, [r3, #0]
 80041b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041c8:	801a      	strh	r2, [r3, #0]
 80041ca:	e01c      	b.n	8004206 <HAL_PCD_EP_DB_Transmit+0x592>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	785b      	ldrb	r3, [r3, #1]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d118      	bne.n	8004206 <HAL_PCD_EP_DB_Transmit+0x592>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041dc:	b29b      	uxth	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041e4:	4413      	add	r3, r2
 80041e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	00da      	lsls	r2, r3, #3
 80041f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041f4:	4413      	add	r3, r2
 80041f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004202:	2200      	movs	r2, #0
 8004204:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	78db      	ldrb	r3, [r3, #3]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d127      	bne.n	800425e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b29b      	uxth	r3, r3
 8004220:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004224:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004228:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800422c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004230:	f083 0320 	eor.w	r3, r3, #32
 8004234:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	461a      	mov	r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	441a      	add	r2, r3
 8004246:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800424a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800424e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800425a:	b29b      	uxth	r3, r3
 800425c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	4619      	mov	r1, r3
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f007 fbe6 	bl	800ba36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800426a:	88fb      	ldrh	r3, [r7, #6]
 800426c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d121      	bne.n	80042b8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	461a      	mov	r2, r3
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	881b      	ldrh	r3, [r3, #0]
 8004284:	b29b      	uxth	r3, r3
 8004286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800428a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800428e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	461a      	mov	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	441a      	add	r2, r3
 80042a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80042a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e113      	b.n	80044e4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042bc:	88fb      	ldrh	r3, [r7, #6]
 80042be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d121      	bne.n	800430a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	461a      	mov	r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	461a      	mov	r2, r3
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	441a      	add	r2, r3
 80042f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80042f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004306:	b29b      	uxth	r3, r3
 8004308:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004310:	2b01      	cmp	r3, #1
 8004312:	f040 80be 	bne.w	8004492 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800431e:	441a      	add	r2, r3
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800432c:	441a      	add	r2, r3
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	6a1a      	ldr	r2, [r3, #32]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	429a      	cmp	r2, r3
 800433c:	d309      	bcc.n	8004352 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	6a1a      	ldr	r2, [r3, #32]
 8004348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800434a:	1ad2      	subs	r2, r2, r3
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	621a      	str	r2, [r3, #32]
 8004350:	e015      	b.n	800437e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d107      	bne.n	800436a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800435a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800435e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004368:	e009      	b.n	800437e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	785b      	ldrb	r3, [r3, #1]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d15f      	bne.n	800444c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800439a:	b29b      	uxth	r3, r3
 800439c:	461a      	mov	r2, r3
 800439e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043a0:	4413      	add	r3, r2
 80043a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	00da      	lsls	r2, r3, #3
 80043aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043ac:	4413      	add	r3, r2
 80043ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80043b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80043b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043be:	b29a      	uxth	r2, r3
 80043c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043c2:	801a      	strh	r2, [r3, #0]
 80043c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <HAL_PCD_EP_DB_Transmit+0x76c>
 80043ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043d8:	b29a      	uxth	r2, r3
 80043da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043dc:	801a      	strh	r2, [r3, #0]
 80043de:	e04e      	b.n	800447e <HAL_PCD_EP_DB_Transmit+0x80a>
 80043e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80043e4:	d816      	bhi.n	8004414 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80043e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043e8:	085b      	lsrs	r3, r3, #1
 80043ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80043ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <HAL_PCD_EP_DB_Transmit+0x788>
 80043f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043f8:	3301      	adds	r3, #1
 80043fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80043fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	b29a      	uxth	r2, r3
 8004402:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004404:	b29b      	uxth	r3, r3
 8004406:	029b      	lsls	r3, r3, #10
 8004408:	b29b      	uxth	r3, r3
 800440a:	4313      	orrs	r3, r2
 800440c:	b29a      	uxth	r2, r3
 800440e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004410:	801a      	strh	r2, [r3, #0]
 8004412:	e034      	b.n	800447e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004414:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004416:	095b      	lsrs	r3, r3, #5
 8004418:	663b      	str	r3, [r7, #96]	@ 0x60
 800441a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800441c:	f003 031f 	and.w	r3, r3, #31
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004426:	3b01      	subs	r3, #1
 8004428:	663b      	str	r3, [r7, #96]	@ 0x60
 800442a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	b29a      	uxth	r2, r3
 8004430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004432:	b29b      	uxth	r3, r3
 8004434:	029b      	lsls	r3, r3, #10
 8004436:	b29b      	uxth	r3, r3
 8004438:	4313      	orrs	r3, r2
 800443a:	b29b      	uxth	r3, r3
 800443c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004444:	b29a      	uxth	r2, r3
 8004446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004448:	801a      	strh	r2, [r3, #0]
 800444a:	e018      	b.n	800447e <HAL_PCD_EP_DB_Transmit+0x80a>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	785b      	ldrb	r3, [r3, #1]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d114      	bne.n	800447e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800445c:	b29b      	uxth	r3, r3
 800445e:	461a      	mov	r2, r3
 8004460:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004462:	4413      	add	r3, r2
 8004464:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	00da      	lsls	r2, r3, #3
 800446c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800446e:	4413      	add	r3, r2
 8004470:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004474:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004476:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004478:	b29a      	uxth	r2, r3
 800447a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800447c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	6959      	ldr	r1, [r3, #20]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	895a      	ldrh	r2, [r3, #10]
 800448a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800448c:	b29b      	uxth	r3, r3
 800448e:	f005 fac6 	bl	8009a1e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	881b      	ldrh	r3, [r3, #0]
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ac:	82fb      	strh	r3, [r7, #22]
 80044ae:	8afb      	ldrh	r3, [r7, #22]
 80044b0:	f083 0310 	eor.w	r3, r3, #16
 80044b4:	82fb      	strh	r3, [r7, #22]
 80044b6:	8afb      	ldrh	r3, [r7, #22]
 80044b8:	f083 0320 	eor.w	r3, r3, #32
 80044bc:	82fb      	strh	r3, [r7, #22]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	441a      	add	r2, r3
 80044cc:	8afb      	ldrh	r3, [r7, #22]
 80044ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044de:	b29b      	uxth	r3, r3
 80044e0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3798      	adds	r7, #152	@ 0x98
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	607b      	str	r3, [r7, #4]
 80044f6:	460b      	mov	r3, r1
 80044f8:	817b      	strh	r3, [r7, #10]
 80044fa:	4613      	mov	r3, r2
 80044fc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80044fe:	897b      	ldrh	r3, [r7, #10]
 8004500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00b      	beq.n	8004522 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800450a:	897b      	ldrh	r3, [r7, #10]
 800450c:	f003 0207 	and.w	r2, r3, #7
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	3310      	adds	r3, #16
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4413      	add	r3, r2
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	e009      	b.n	8004536 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004522:	897a      	ldrh	r2, [r7, #10]
 8004524:	4613      	mov	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	4413      	add	r3, r2
 8004534:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004536:	893b      	ldrh	r3, [r7, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d107      	bne.n	800454c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2200      	movs	r2, #0
 8004540:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	b29a      	uxth	r2, r3
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	80da      	strh	r2, [r3, #6]
 800454a:	e00b      	b.n	8004564 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2201      	movs	r2, #1
 8004550:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	b29a      	uxth	r2, r3
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0c1b      	lsrs	r3, r3, #16
 800455e:	b29a      	uxth	r2, r3
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004572:	b480      	push	{r7}
 8004574:	b085      	sub	sp, #20
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004596:	b29b      	uxth	r3, r3
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	f043 0302 	orr.w	r3, r3, #2
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
	...

080045c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d141      	bne.n	800465a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045d6:	4b4b      	ldr	r3, [pc, #300]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045e2:	d131      	bne.n	8004648 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045e4:	4b47      	ldr	r3, [pc, #284]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ea:	4a46      	ldr	r2, [pc, #280]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045f4:	4b43      	ldr	r3, [pc, #268]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045fc:	4a41      	ldr	r2, [pc, #260]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004602:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004604:	4b40      	ldr	r3, [pc, #256]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2232      	movs	r2, #50	@ 0x32
 800460a:	fb02 f303 	mul.w	r3, r2, r3
 800460e:	4a3f      	ldr	r2, [pc, #252]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004610:	fba2 2303 	umull	r2, r3, r2, r3
 8004614:	0c9b      	lsrs	r3, r3, #18
 8004616:	3301      	adds	r3, #1
 8004618:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800461a:	e002      	b.n	8004622 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	3b01      	subs	r3, #1
 8004620:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004622:	4b38      	ldr	r3, [pc, #224]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462e:	d102      	bne.n	8004636 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f2      	bne.n	800461c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004636:	4b33      	ldr	r3, [pc, #204]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004642:	d158      	bne.n	80046f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e057      	b.n	80046f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004648:	4b2e      	ldr	r3, [pc, #184]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800464e:	4a2d      	ldr	r2, [pc, #180]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004654:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004658:	e04d      	b.n	80046f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004660:	d141      	bne.n	80046e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004662:	4b28      	ldr	r3, [pc, #160]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800466a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800466e:	d131      	bne.n	80046d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004670:	4b24      	ldr	r3, [pc, #144]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004676:	4a23      	ldr	r2, [pc, #140]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004680:	4b20      	ldr	r3, [pc, #128]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004688:	4a1e      	ldr	r2, [pc, #120]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800468a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800468e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004690:	4b1d      	ldr	r3, [pc, #116]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2232      	movs	r2, #50	@ 0x32
 8004696:	fb02 f303 	mul.w	r3, r2, r3
 800469a:	4a1c      	ldr	r2, [pc, #112]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800469c:	fba2 2303 	umull	r2, r3, r2, r3
 80046a0:	0c9b      	lsrs	r3, r3, #18
 80046a2:	3301      	adds	r3, #1
 80046a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046a6:	e002      	b.n	80046ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046ae:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ba:	d102      	bne.n	80046c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f2      	bne.n	80046a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046c2:	4b10      	ldr	r3, [pc, #64]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ce:	d112      	bne.n	80046f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e011      	b.n	80046f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046da:	4a0a      	ldr	r2, [pc, #40]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046e4:	e007      	b.n	80046f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046e6:	4b07      	ldr	r3, [pc, #28]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046ee:	4a05      	ldr	r2, [pc, #20]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	40007000 	.word	0x40007000
 8004708:	20000000 	.word	0x20000000
 800470c:	431bde83 	.word	0x431bde83

08004710 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004714:	4b05      	ldr	r3, [pc, #20]	@ (800472c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	4a04      	ldr	r2, [pc, #16]	@ (800472c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800471a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800471e:	6093      	str	r3, [r2, #8]
}
 8004720:	bf00      	nop
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40007000 	.word	0x40007000

08004730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e2fe      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d075      	beq.n	800483a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800474e:	4b97      	ldr	r3, [pc, #604]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004758:	4b94      	ldr	r3, [pc, #592]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2b0c      	cmp	r3, #12
 8004766:	d102      	bne.n	800476e <HAL_RCC_OscConfig+0x3e>
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2b03      	cmp	r3, #3
 800476c:	d002      	beq.n	8004774 <HAL_RCC_OscConfig+0x44>
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b08      	cmp	r3, #8
 8004772:	d10b      	bne.n	800478c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004774:	4b8d      	ldr	r3, [pc, #564]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d05b      	beq.n	8004838 <HAL_RCC_OscConfig+0x108>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d157      	bne.n	8004838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e2d9      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004794:	d106      	bne.n	80047a4 <HAL_RCC_OscConfig+0x74>
 8004796:	4b85      	ldr	r3, [pc, #532]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a84      	ldr	r2, [pc, #528]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 800479c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	e01d      	b.n	80047e0 <HAL_RCC_OscConfig+0xb0>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCC_OscConfig+0x98>
 80047ae:	4b7f      	ldr	r3, [pc, #508]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a7e      	ldr	r2, [pc, #504]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	4b7c      	ldr	r3, [pc, #496]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a7b      	ldr	r2, [pc, #492]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	e00b      	b.n	80047e0 <HAL_RCC_OscConfig+0xb0>
 80047c8:	4b78      	ldr	r3, [pc, #480]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a77      	ldr	r2, [pc, #476]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047d2:	6013      	str	r3, [r2, #0]
 80047d4:	4b75      	ldr	r3, [pc, #468]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a74      	ldr	r2, [pc, #464]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80047da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d013      	beq.n	8004810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e8:	f7fd fbd6 	bl	8001f98 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f0:	f7fd fbd2 	bl	8001f98 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	@ 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e29e      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004802:	4b6a      	ldr	r3, [pc, #424]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0xc0>
 800480e:	e014      	b.n	800483a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004810:	f7fd fbc2 	bl	8001f98 <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004818:	f7fd fbbe 	bl	8001f98 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b64      	cmp	r3, #100	@ 0x64
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e28a      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800482a:	4b60      	ldr	r3, [pc, #384]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0xe8>
 8004836:	e000      	b.n	800483a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d075      	beq.n	8004932 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004846:	4b59      	ldr	r3, [pc, #356]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
 800484e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004850:	4b56      	ldr	r3, [pc, #344]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	2b0c      	cmp	r3, #12
 800485e:	d102      	bne.n	8004866 <HAL_RCC_OscConfig+0x136>
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d002      	beq.n	800486c <HAL_RCC_OscConfig+0x13c>
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b04      	cmp	r3, #4
 800486a:	d11f      	bne.n	80048ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800486c:	4b4f      	ldr	r3, [pc, #316]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <HAL_RCC_OscConfig+0x154>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e25d      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004884:	4b49      	ldr	r3, [pc, #292]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	061b      	lsls	r3, r3, #24
 8004892:	4946      	ldr	r1, [pc, #280]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004898:	4b45      	ldr	r3, [pc, #276]	@ (80049b0 <HAL_RCC_OscConfig+0x280>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f7fd fb2f 	bl	8001f00 <HAL_InitTick>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d043      	beq.n	8004930 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e249      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d023      	beq.n	80048fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b4:	4b3d      	ldr	r3, [pc, #244]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a3c      	ldr	r2, [pc, #240]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7fd fb6a 	bl	8001f98 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048c8:	f7fd fb66 	bl	8001f98 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e232      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048da:	4b34      	ldr	r3, [pc, #208]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e6:	4b31      	ldr	r3, [pc, #196]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	061b      	lsls	r3, r3, #24
 80048f4:	492d      	ldr	r1, [pc, #180]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	604b      	str	r3, [r1, #4]
 80048fa:	e01a      	b.n	8004932 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048fc:	4b2b      	ldr	r3, [pc, #172]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2a      	ldr	r2, [pc, #168]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004902:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fd fb46 	bl	8001f98 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004910:	f7fd fb42 	bl	8001f98 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e20e      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004922:	4b22      	ldr	r3, [pc, #136]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x1e0>
 800492e:	e000      	b.n	8004932 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004930:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b00      	cmp	r3, #0
 800493c:	d041      	beq.n	80049c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01c      	beq.n	8004980 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004946:	4b19      	ldr	r3, [pc, #100]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800494c:	4a17      	ldr	r2, [pc, #92]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 800494e:	f043 0301 	orr.w	r3, r3, #1
 8004952:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004956:	f7fd fb1f 	bl	8001f98 <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800495c:	e008      	b.n	8004970 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800495e:	f7fd fb1b 	bl	8001f98 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e1e7      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004970:	4b0e      	ldr	r3, [pc, #56]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0ef      	beq.n	800495e <HAL_RCC_OscConfig+0x22e>
 800497e:	e020      	b.n	80049c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004980:	4b0a      	ldr	r3, [pc, #40]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004986:	4a09      	ldr	r2, [pc, #36]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004988:	f023 0301 	bic.w	r3, r3, #1
 800498c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fd fb02 	bl	8001f98 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004996:	e00d      	b.n	80049b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004998:	f7fd fafe 	bl	8001f98 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d906      	bls.n	80049b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e1ca      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000
 80049b0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049b4:	4b8c      	ldr	r3, [pc, #560]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 80049b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1ea      	bne.n	8004998 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0304 	and.w	r3, r3, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 80a6 	beq.w	8004b1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d0:	2300      	movs	r3, #0
 80049d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049d4:	4b84      	ldr	r3, [pc, #528]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 80049d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d101      	bne.n	80049e4 <HAL_RCC_OscConfig+0x2b4>
 80049e0:	2301      	movs	r3, #1
 80049e2:	e000      	b.n	80049e6 <HAL_RCC_OscConfig+0x2b6>
 80049e4:	2300      	movs	r3, #0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00d      	beq.n	8004a06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ea:	4b7f      	ldr	r3, [pc, #508]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 80049ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ee:	4a7e      	ldr	r2, [pc, #504]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 80049f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80049f6:	4b7c      	ldr	r3, [pc, #496]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 80049f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a02:	2301      	movs	r3, #1
 8004a04:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a06:	4b79      	ldr	r3, [pc, #484]	@ (8004bec <HAL_RCC_OscConfig+0x4bc>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d118      	bne.n	8004a44 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a12:	4b76      	ldr	r3, [pc, #472]	@ (8004bec <HAL_RCC_OscConfig+0x4bc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a75      	ldr	r2, [pc, #468]	@ (8004bec <HAL_RCC_OscConfig+0x4bc>)
 8004a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a1e:	f7fd fabb 	bl	8001f98 <HAL_GetTick>
 8004a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a24:	e008      	b.n	8004a38 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a26:	f7fd fab7 	bl	8001f98 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d901      	bls.n	8004a38 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e183      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a38:	4b6c      	ldr	r3, [pc, #432]	@ (8004bec <HAL_RCC_OscConfig+0x4bc>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0f0      	beq.n	8004a26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d108      	bne.n	8004a5e <HAL_RCC_OscConfig+0x32e>
 8004a4c:	4b66      	ldr	r3, [pc, #408]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a52:	4a65      	ldr	r2, [pc, #404]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a54:	f043 0301 	orr.w	r3, r3, #1
 8004a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a5c:	e024      	b.n	8004aa8 <HAL_RCC_OscConfig+0x378>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	2b05      	cmp	r3, #5
 8004a64:	d110      	bne.n	8004a88 <HAL_RCC_OscConfig+0x358>
 8004a66:	4b60      	ldr	r3, [pc, #384]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a6c:	4a5e      	ldr	r2, [pc, #376]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a6e:	f043 0304 	orr.w	r3, r3, #4
 8004a72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a76:	4b5c      	ldr	r3, [pc, #368]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a7c:	4a5a      	ldr	r2, [pc, #360]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a86:	e00f      	b.n	8004aa8 <HAL_RCC_OscConfig+0x378>
 8004a88:	4b57      	ldr	r3, [pc, #348]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8e:	4a56      	ldr	r2, [pc, #344]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a90:	f023 0301 	bic.w	r3, r3, #1
 8004a94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a98:	4b53      	ldr	r3, [pc, #332]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a9e:	4a52      	ldr	r2, [pc, #328]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004aa0:	f023 0304 	bic.w	r3, r3, #4
 8004aa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d016      	beq.n	8004ade <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fd fa72 	bl	8001f98 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ab6:	e00a      	b.n	8004ace <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab8:	f7fd fa6e 	bl	8001f98 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e138      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ace:	4b46      	ldr	r3, [pc, #280]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0ed      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x388>
 8004adc:	e015      	b.n	8004b0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ade:	f7fd fa5b 	bl	8001f98 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ae4:	e00a      	b.n	8004afc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae6:	f7fd fa57 	bl	8001f98 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e121      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004afc:	4b3a      	ldr	r3, [pc, #232]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1ed      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b0a:	7ffb      	ldrb	r3, [r7, #31]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d105      	bne.n	8004b1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b10:	4b35      	ldr	r3, [pc, #212]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b14:	4a34      	ldr	r2, [pc, #208]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0320 	and.w	r3, r3, #32
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d03c      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d01c      	beq.n	8004b6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b30:	4b2d      	ldr	r3, [pc, #180]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b36:	4a2c      	ldr	r2, [pc, #176]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b40:	f7fd fa2a 	bl	8001f98 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b48:	f7fd fa26 	bl	8001f98 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e0f2      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b5a:	4b23      	ldr	r3, [pc, #140]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0ef      	beq.n	8004b48 <HAL_RCC_OscConfig+0x418>
 8004b68:	e01b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b70:	4a1d      	ldr	r2, [pc, #116]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b72:	f023 0301 	bic.w	r3, r3, #1
 8004b76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b7a:	f7fd fa0d 	bl	8001f98 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b82:	f7fd fa09 	bl	8001f98 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e0d5      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b94:	4b14      	ldr	r3, [pc, #80]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004b96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1ef      	bne.n	8004b82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 80c9 	beq.w	8004d3e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bac:	4b0e      	ldr	r3, [pc, #56]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	f000 8083 	beq.w	8004cc0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d15e      	bne.n	8004c80 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc2:	4b09      	ldr	r3, [pc, #36]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a08      	ldr	r2, [pc, #32]	@ (8004be8 <HAL_RCC_OscConfig+0x4b8>)
 8004bc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bce:	f7fd f9e3 	bl	8001f98 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bd4:	e00c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd6:	f7fd f9df 	bl	8001f98 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d905      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e0ab      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf0:	4b55      	ldr	r3, [pc, #340]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1ec      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bfc:	4b52      	ldr	r3, [pc, #328]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004bfe:	68da      	ldr	r2, [r3, #12]
 8004c00:	4b52      	ldr	r3, [pc, #328]	@ (8004d4c <HAL_RCC_OscConfig+0x61c>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	6a11      	ldr	r1, [r2, #32]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c0c:	3a01      	subs	r2, #1
 8004c0e:	0112      	lsls	r2, r2, #4
 8004c10:	4311      	orrs	r1, r2
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c16:	0212      	lsls	r2, r2, #8
 8004c18:	4311      	orrs	r1, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c1e:	0852      	lsrs	r2, r2, #1
 8004c20:	3a01      	subs	r2, #1
 8004c22:	0552      	lsls	r2, r2, #21
 8004c24:	4311      	orrs	r1, r2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c2a:	0852      	lsrs	r2, r2, #1
 8004c2c:	3a01      	subs	r2, #1
 8004c2e:	0652      	lsls	r2, r2, #25
 8004c30:	4311      	orrs	r1, r2
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c36:	06d2      	lsls	r2, r2, #27
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	4943      	ldr	r1, [pc, #268]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c40:	4b41      	ldr	r3, [pc, #260]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a40      	ldr	r2, [pc, #256]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4a3d      	ldr	r2, [pc, #244]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c58:	f7fd f99e 	bl	8001f98 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c60:	f7fd f99a 	bl	8001f98 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e066      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c72:	4b35      	ldr	r3, [pc, #212]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0x530>
 8004c7e:	e05e      	b.n	8004d3e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c80:	4b31      	ldr	r3, [pc, #196]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a30      	ldr	r2, [pc, #192]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8c:	f7fd f984 	bl	8001f98 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c94:	f7fd f980 	bl	8001f98 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e04c      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca6:	4b28      	ldr	r3, [pc, #160]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004cb2:	4b25      	ldr	r3, [pc, #148]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	4924      	ldr	r1, [pc, #144]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004cb8:	4b25      	ldr	r3, [pc, #148]	@ (8004d50 <HAL_RCC_OscConfig+0x620>)
 8004cba:	4013      	ands	r3, r2
 8004cbc:	60cb      	str	r3, [r1, #12]
 8004cbe:	e03e      	b.n	8004d3e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e039      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8004d48 <HAL_RCC_OscConfig+0x618>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 0203 	and.w	r2, r3, #3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d12c      	bne.n	8004d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cea:	3b01      	subs	r3, #1
 8004cec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d123      	bne.n	8004d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d11b      	bne.n	8004d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d113      	bne.n	8004d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	085b      	lsrs	r3, r3, #1
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d109      	bne.n	8004d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d30:	085b      	lsrs	r3, r3, #1
 8004d32:	3b01      	subs	r3, #1
 8004d34:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d001      	beq.n	8004d3e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3720      	adds	r7, #32
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	019f800c 	.word	0x019f800c
 8004d50:	feeefffc 	.word	0xfeeefffc

08004d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e11e      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d6c:	4b91      	ldr	r3, [pc, #580]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 030f 	and.w	r3, r3, #15
 8004d74:	683a      	ldr	r2, [r7, #0]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d910      	bls.n	8004d9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d7a:	4b8e      	ldr	r3, [pc, #568]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f023 020f 	bic.w	r2, r3, #15
 8004d82:	498c      	ldr	r1, [pc, #560]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d8a:	4b8a      	ldr	r3, [pc, #552]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 030f 	and.w	r3, r3, #15
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d001      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e106      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d073      	beq.n	8004e90 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b03      	cmp	r3, #3
 8004dae:	d129      	bne.n	8004e04 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004db0:	4b81      	ldr	r3, [pc, #516]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e0f4      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004dc0:	f000 f99e 	bl	8005100 <RCC_GetSysClockFreqFromPLLSource>
 8004dc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4a7c      	ldr	r2, [pc, #496]	@ (8004fbc <HAL_RCC_ClockConfig+0x268>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d93f      	bls.n	8004e4e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dce:	4b7a      	ldr	r3, [pc, #488]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d009      	beq.n	8004dee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d033      	beq.n	8004e4e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d12f      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dee:	4b72      	ldr	r3, [pc, #456]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004df6:	4a70      	ldr	r2, [pc, #448]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004dfe:	2380      	movs	r3, #128	@ 0x80
 8004e00:	617b      	str	r3, [r7, #20]
 8004e02:	e024      	b.n	8004e4e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d107      	bne.n	8004e1c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d109      	bne.n	8004e2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e0c6      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e1c:	4b66      	ldr	r3, [pc, #408]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e0be      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e2c:	f000 f8ce 	bl	8004fcc <HAL_RCC_GetSysClockFreq>
 8004e30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	4a61      	ldr	r2, [pc, #388]	@ (8004fbc <HAL_RCC_ClockConfig+0x268>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d909      	bls.n	8004e4e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e3a:	4b5f      	ldr	r3, [pc, #380]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e42:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e4a:	2380      	movs	r3, #128	@ 0x80
 8004e4c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e4e:	4b5a      	ldr	r3, [pc, #360]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f023 0203 	bic.w	r2, r3, #3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	4957      	ldr	r1, [pc, #348]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e60:	f7fd f89a 	bl	8001f98 <HAL_GetTick>
 8004e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e66:	e00a      	b.n	8004e7e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e68:	f7fd f896 	bl	8001f98 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e095      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7e:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 020c 	and.w	r2, r3, #12
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d1eb      	bne.n	8004e68 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d023      	beq.n	8004ee4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0304 	and.w	r3, r3, #4
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ea8:	4b43      	ldr	r3, [pc, #268]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	4a42      	ldr	r2, [pc, #264]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004eae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004eb2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d007      	beq.n	8004ed0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004eca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ece:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed0:	4b39      	ldr	r3, [pc, #228]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	4936      	ldr	r1, [pc, #216]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	608b      	str	r3, [r1, #8]
 8004ee2:	e008      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2b80      	cmp	r3, #128	@ 0x80
 8004ee8:	d105      	bne.n	8004ef6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004eea:	4b33      	ldr	r3, [pc, #204]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	4a32      	ldr	r2, [pc, #200]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004ef0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 030f 	and.w	r3, r3, #15
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d21d      	bcs.n	8004f40 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f04:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f023 020f 	bic.w	r2, r3, #15
 8004f0c:	4929      	ldr	r1, [pc, #164]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f14:	f7fd f840 	bl	8001f98 <HAL_GetTick>
 8004f18:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1a:	e00a      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f1c:	f7fd f83c 	bl	8001f98 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e03b      	b.n	8004faa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f32:	4b20      	ldr	r3, [pc, #128]	@ (8004fb4 <HAL_RCC_ClockConfig+0x260>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d1ed      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d008      	beq.n	8004f5e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	4917      	ldr	r1, [pc, #92]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d009      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f6a:	4b13      	ldr	r3, [pc, #76]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	490f      	ldr	r1, [pc, #60]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f7e:	f000 f825 	bl	8004fcc <HAL_RCC_GetSysClockFreq>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb8 <HAL_RCC_ClockConfig+0x264>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	091b      	lsrs	r3, r3, #4
 8004f8a:	f003 030f 	and.w	r3, r3, #15
 8004f8e:	490c      	ldr	r1, [pc, #48]	@ (8004fc0 <HAL_RCC_ClockConfig+0x26c>)
 8004f90:	5ccb      	ldrb	r3, [r1, r3]
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc4 <HAL_RCC_ClockConfig+0x270>)
 8004f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc8 <HAL_RCC_ClockConfig+0x274>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fc ffac 	bl	8001f00 <HAL_InitTick>
 8004fa8:	4603      	mov	r3, r0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3718      	adds	r7, #24
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	40022000 	.word	0x40022000
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	04c4b400 	.word	0x04c4b400
 8004fc0:	0800c9c8 	.word	0x0800c9c8
 8004fc4:	20000000 	.word	0x20000000
 8004fc8:	20000008 	.word	0x20000008

08004fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 030c 	and.w	r3, r3, #12
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d102      	bne.n	8004fe4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fde:	4b2a      	ldr	r3, [pc, #168]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	e047      	b.n	8005074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004fe4:	4b27      	ldr	r3, [pc, #156]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f003 030c 	and.w	r3, r3, #12
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d102      	bne.n	8004ff6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ff0:	4b26      	ldr	r3, [pc, #152]	@ (800508c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ff2:	613b      	str	r3, [r7, #16]
 8004ff4:	e03e      	b.n	8005074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ff6:	4b23      	ldr	r3, [pc, #140]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 030c 	and.w	r3, r3, #12
 8004ffe:	2b0c      	cmp	r3, #12
 8005000:	d136      	bne.n	8005070 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005002:	4b20      	ldr	r3, [pc, #128]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	f003 0303 	and.w	r3, r3, #3
 800500a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800500c:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	091b      	lsrs	r3, r3, #4
 8005012:	f003 030f 	and.w	r3, r3, #15
 8005016:	3301      	adds	r3, #1
 8005018:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2b03      	cmp	r3, #3
 800501e:	d10c      	bne.n	800503a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005020:	4a1a      	ldr	r2, [pc, #104]	@ (800508c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	4a16      	ldr	r2, [pc, #88]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 800502a:	68d2      	ldr	r2, [r2, #12]
 800502c:	0a12      	lsrs	r2, r2, #8
 800502e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005032:	fb02 f303 	mul.w	r3, r2, r3
 8005036:	617b      	str	r3, [r7, #20]
      break;
 8005038:	e00c      	b.n	8005054 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800503a:	4a13      	ldr	r2, [pc, #76]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xbc>)
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005042:	4a10      	ldr	r2, [pc, #64]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005044:	68d2      	ldr	r2, [r2, #12]
 8005046:	0a12      	lsrs	r2, r2, #8
 8005048:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800504c:	fb02 f303 	mul.w	r3, r2, r3
 8005050:	617b      	str	r3, [r7, #20]
      break;
 8005052:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005054:	4b0b      	ldr	r3, [pc, #44]	@ (8005084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	0e5b      	lsrs	r3, r3, #25
 800505a:	f003 0303 	and.w	r3, r3, #3
 800505e:	3301      	adds	r3, #1
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	fbb2 f3f3 	udiv	r3, r2, r3
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	e001      	b.n	8005074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005074:	693b      	ldr	r3, [r7, #16]
}
 8005076:	4618      	mov	r0, r3
 8005078:	371c      	adds	r7, #28
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40021000 	.word	0x40021000
 8005088:	00f42400 	.word	0x00f42400
 800508c:	007a1200 	.word	0x007a1200

08005090 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005094:	4b03      	ldr	r3, [pc, #12]	@ (80050a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005096:	681b      	ldr	r3, [r3, #0]
}
 8005098:	4618      	mov	r0, r3
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	20000000 	.word	0x20000000

080050a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050ac:	f7ff fff0 	bl	8005090 <HAL_RCC_GetHCLKFreq>
 80050b0:	4602      	mov	r2, r0
 80050b2:	4b06      	ldr	r3, [pc, #24]	@ (80050cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	0a1b      	lsrs	r3, r3, #8
 80050b8:	f003 0307 	and.w	r3, r3, #7
 80050bc:	4904      	ldr	r1, [pc, #16]	@ (80050d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050be:	5ccb      	ldrb	r3, [r1, r3]
 80050c0:	f003 031f 	and.w	r3, r3, #31
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40021000 	.word	0x40021000
 80050d0:	0800c9d8 	.word	0x0800c9d8

080050d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050d8:	f7ff ffda 	bl	8005090 <HAL_RCC_GetHCLKFreq>
 80050dc:	4602      	mov	r2, r0
 80050de:	4b06      	ldr	r3, [pc, #24]	@ (80050f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	0adb      	lsrs	r3, r3, #11
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	4904      	ldr	r1, [pc, #16]	@ (80050fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80050ea:	5ccb      	ldrb	r3, [r1, r3]
 80050ec:	f003 031f 	and.w	r3, r3, #31
 80050f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40021000 	.word	0x40021000
 80050fc:	0800c9d8 	.word	0x0800c9d8

08005100 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005106:	4b1e      	ldr	r3, [pc, #120]	@ (8005180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0303 	and.w	r3, r3, #3
 800510e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005110:	4b1b      	ldr	r3, [pc, #108]	@ (8005180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	091b      	lsrs	r3, r3, #4
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	3301      	adds	r3, #1
 800511c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	2b03      	cmp	r3, #3
 8005122:	d10c      	bne.n	800513e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005124:	4a17      	ldr	r2, [pc, #92]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	4a14      	ldr	r2, [pc, #80]	@ (8005180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800512e:	68d2      	ldr	r2, [r2, #12]
 8005130:	0a12      	lsrs	r2, r2, #8
 8005132:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005136:	fb02 f303 	mul.w	r3, r2, r3
 800513a:	617b      	str	r3, [r7, #20]
    break;
 800513c:	e00c      	b.n	8005158 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800513e:	4a12      	ldr	r2, [pc, #72]	@ (8005188 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	fbb2 f3f3 	udiv	r3, r2, r3
 8005146:	4a0e      	ldr	r2, [pc, #56]	@ (8005180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005148:	68d2      	ldr	r2, [r2, #12]
 800514a:	0a12      	lsrs	r2, r2, #8
 800514c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005150:	fb02 f303 	mul.w	r3, r2, r3
 8005154:	617b      	str	r3, [r7, #20]
    break;
 8005156:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005158:	4b09      	ldr	r3, [pc, #36]	@ (8005180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	0e5b      	lsrs	r3, r3, #25
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	3301      	adds	r3, #1
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005170:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005172:	687b      	ldr	r3, [r7, #4]
}
 8005174:	4618      	mov	r0, r3
 8005176:	371c      	adds	r7, #28
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr
 8005180:	40021000 	.word	0x40021000
 8005184:	007a1200 	.word	0x007a1200
 8005188:	00f42400 	.word	0x00f42400

0800518c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005194:	2300      	movs	r3, #0
 8005196:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005198:	2300      	movs	r3, #0
 800519a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8098 	beq.w	80052da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051aa:	2300      	movs	r3, #0
 80051ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ae:	4b43      	ldr	r3, [pc, #268]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10d      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ba:	4b40      	ldr	r3, [pc, #256]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051be:	4a3f      	ldr	r2, [pc, #252]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80051c6:	4b3d      	ldr	r3, [pc, #244]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ce:	60bb      	str	r3, [r7, #8]
 80051d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d2:	2301      	movs	r3, #1
 80051d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051d6:	4b3a      	ldr	r3, [pc, #232]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a39      	ldr	r2, [pc, #228]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051e2:	f7fc fed9 	bl	8001f98 <HAL_GetTick>
 80051e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051e8:	e009      	b.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ea:	f7fc fed5 	bl	8001f98 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d902      	bls.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	74fb      	strb	r3, [r7, #19]
        break;
 80051fc:	e005      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051fe:	4b30      	ldr	r3, [pc, #192]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0ef      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800520a:	7cfb      	ldrb	r3, [r7, #19]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d159      	bne.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005210:	4b2a      	ldr	r3, [pc, #168]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d01e      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	429a      	cmp	r2, r3
 800522a:	d019      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800522c:	4b23      	ldr	r3, [pc, #140]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800522e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005236:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005238:	4b20      	ldr	r3, [pc, #128]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523e:	4a1f      	ldr	r2, [pc, #124]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005248:	4b1c      	ldr	r3, [pc, #112]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524e:	4a1b      	ldr	r2, [pc, #108]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005250:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005258:	4a18      	ldr	r2, [pc, #96]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d016      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526a:	f7fc fe95 	bl	8001f98 <HAL_GetTick>
 800526e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005270:	e00b      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005272:	f7fc fe91 	bl	8001f98 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005280:	4293      	cmp	r3, r2
 8005282:	d902      	bls.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	74fb      	strb	r3, [r7, #19]
            break;
 8005288:	e006      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800528a:	4b0c      	ldr	r3, [pc, #48]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800528c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0ec      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005298:	7cfb      	ldrb	r3, [r7, #19]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10b      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800529e:	4b07      	ldr	r3, [pc, #28]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ac:	4903      	ldr	r1, [pc, #12]	@ (80052bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052b4:	e008      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052b6:	7cfb      	ldrb	r3, [r7, #19]
 80052b8:	74bb      	strb	r3, [r7, #18]
 80052ba:	e005      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80052bc:	40021000 	.word	0x40021000
 80052c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c4:	7cfb      	ldrb	r3, [r7, #19]
 80052c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052c8:	7c7b      	ldrb	r3, [r7, #17]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d105      	bne.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ce:	4ba7      	ldr	r3, [pc, #668]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052d2:	4aa6      	ldr	r2, [pc, #664]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052e6:	4ba1      	ldr	r3, [pc, #644]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ec:	f023 0203 	bic.w	r2, r3, #3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	499d      	ldr	r1, [pc, #628]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00a      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005308:	4b98      	ldr	r3, [pc, #608]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530e:	f023 020c 	bic.w	r2, r3, #12
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	4995      	ldr	r1, [pc, #596]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005318:	4313      	orrs	r3, r2
 800531a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800532a:	4b90      	ldr	r3, [pc, #576]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005330:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	498c      	ldr	r1, [pc, #560]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00a      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800534c:	4b87      	ldr	r3, [pc, #540]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005352:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	4984      	ldr	r1, [pc, #528]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0310 	and.w	r3, r3, #16
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800536e:	4b7f      	ldr	r3, [pc, #508]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005374:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	497b      	ldr	r1, [pc, #492]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800537e:	4313      	orrs	r3, r2
 8005380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0320 	and.w	r3, r3, #32
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00a      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005390:	4b76      	ldr	r3, [pc, #472]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005396:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	4973      	ldr	r1, [pc, #460]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053b2:	4b6e      	ldr	r3, [pc, #440]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	69db      	ldr	r3, [r3, #28]
 80053c0:	496a      	ldr	r1, [pc, #424]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00a      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053d4:	4b65      	ldr	r3, [pc, #404]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	4962      	ldr	r1, [pc, #392]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053f6:	4b5d      	ldr	r3, [pc, #372]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	4959      	ldr	r1, [pc, #356]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005406:	4313      	orrs	r3, r2
 8005408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005418:	4b54      	ldr	r3, [pc, #336]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800541e:	f023 0203 	bic.w	r2, r3, #3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005426:	4951      	ldr	r1, [pc, #324]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005428:	4313      	orrs	r3, r2
 800542a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800543a:	4b4c      	ldr	r3, [pc, #304]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005440:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005448:	4948      	ldr	r1, [pc, #288]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544a:	4313      	orrs	r3, r2
 800544c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005458:	2b00      	cmp	r3, #0
 800545a:	d015      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800545c:	4b43      	ldr	r3, [pc, #268]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005462:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546a:	4940      	ldr	r1, [pc, #256]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546c:	4313      	orrs	r3, r2
 800546e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800547a:	d105      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800547c:	4b3b      	ldr	r3, [pc, #236]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	4a3a      	ldr	r2, [pc, #232]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005486:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005490:	2b00      	cmp	r3, #0
 8005492:	d015      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005494:	4b35      	ldr	r3, [pc, #212]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a2:	4932      	ldr	r1, [pc, #200]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054b2:	d105      	bne.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054b4:	4b2d      	ldr	r3, [pc, #180]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	4a2c      	ldr	r2, [pc, #176]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054be:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d015      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054cc:	4b27      	ldr	r3, [pc, #156]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054da:	4924      	ldr	r1, [pc, #144]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054ea:	d105      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054ec:	4b1f      	ldr	r3, [pc, #124]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	4a1e      	ldr	r2, [pc, #120]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d015      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005504:	4b19      	ldr	r3, [pc, #100]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005512:	4916      	ldr	r1, [pc, #88]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005514:	4313      	orrs	r3, r2
 8005516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800551e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005522:	d105      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005524:	4b11      	ldr	r3, [pc, #68]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	4a10      	ldr	r2, [pc, #64]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800552e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d019      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800553c:	4b0b      	ldr	r3, [pc, #44]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800553e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005542:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	4908      	ldr	r1, [pc, #32]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554c:	4313      	orrs	r3, r2
 800554e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800555a:	d109      	bne.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800555c:	4b03      	ldr	r3, [pc, #12]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	4a02      	ldr	r2, [pc, #8]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005566:	60d3      	str	r3, [r2, #12]
 8005568:	e002      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800556a:	bf00      	nop
 800556c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d015      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800557c:	4b29      	ldr	r3, [pc, #164]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005582:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558a:	4926      	ldr	r1, [pc, #152]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800559a:	d105      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800559c:	4b21      	ldr	r3, [pc, #132]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	4a20      	ldr	r2, [pc, #128]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055a6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d015      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80055b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ba:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c2:	4918      	ldr	r1, [pc, #96]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d2:	d105      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055d4:	4b13      	ldr	r3, [pc, #76]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4a12      	ldr	r2, [pc, #72]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055de:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d015      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055ec:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fa:	490a      	ldr	r1, [pc, #40]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800560a:	d105      	bne.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800560c:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	4a04      	ldr	r2, [pc, #16]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005612:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005616:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005618:	7cbb      	ldrb	r3, [r7, #18]
}
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	40021000 	.word	0x40021000

08005628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e09d      	b.n	8005776 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	2b00      	cmp	r3, #0
 8005640:	d108      	bne.n	8005654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800564a:	d009      	beq.n	8005660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	61da      	str	r2, [r3, #28]
 8005652:	e005      	b.n	8005660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d106      	bne.n	8005680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fb f9f2 	bl	8000a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005696:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056a0:	d902      	bls.n	80056a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056a2:	2300      	movs	r3, #0
 80056a4:	60fb      	str	r3, [r7, #12]
 80056a6:	e002      	b.n	80056ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056b6:	d007      	beq.n	80056c8 <HAL_SPI_Init+0xa0>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056c0:	d002      	beq.n	80056c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056d8:	431a      	orrs	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800570a:	ea42 0103 	orr.w	r1, r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005712:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	0c1b      	lsrs	r3, r3, #16
 8005724:	f003 0204 	and.w	r2, r3, #4
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572c:	f003 0310 	and.w	r3, r3, #16
 8005730:	431a      	orrs	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005744:	ea42 0103 	orr.w	r1, r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	430a      	orrs	r2, r1
 8005754:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69da      	ldr	r2, [r3, #28]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005764:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b088      	sub	sp, #32
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	603b      	str	r3, [r7, #0]
 800578a:	4613      	mov	r3, r2
 800578c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800578e:	f7fc fc03 	bl	8001f98 <HAL_GetTick>
 8005792:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005794:	88fb      	ldrh	r3, [r7, #6]
 8005796:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d001      	beq.n	80057a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80057a4:	2302      	movs	r3, #2
 80057a6:	e15c      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d002      	beq.n	80057b4 <HAL_SPI_Transmit+0x36>
 80057ae:	88fb      	ldrh	r3, [r7, #6]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e154      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <HAL_SPI_Transmit+0x48>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e14d      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2203      	movs	r2, #3
 80057d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	88fa      	ldrh	r2, [r7, #6]
 80057e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	88fa      	ldrh	r2, [r7, #6]
 80057ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005818:	d10f      	bne.n	800583a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005828:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005838:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005844:	2b40      	cmp	r3, #64	@ 0x40
 8005846:	d007      	beq.n	8005858 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005856:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005860:	d952      	bls.n	8005908 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <HAL_SPI_Transmit+0xf2>
 800586a:	8b7b      	ldrh	r3, [r7, #26]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d145      	bne.n	80058fc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005874:	881a      	ldrh	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005880:	1c9a      	adds	r2, r3, #2
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588a:	b29b      	uxth	r3, r3
 800588c:	3b01      	subs	r3, #1
 800588e:	b29a      	uxth	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005894:	e032      	b.n	80058fc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 0302 	and.w	r3, r3, #2
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d112      	bne.n	80058ca <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a8:	881a      	ldrh	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b4:	1c9a      	adds	r2, r3, #2
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058be:	b29b      	uxth	r3, r3
 80058c0:	3b01      	subs	r3, #1
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058c8:	e018      	b.n	80058fc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ca:	f7fc fb65 	bl	8001f98 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d803      	bhi.n	80058e2 <HAL_SPI_Transmit+0x164>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	d102      	bne.n	80058e8 <HAL_SPI_Transmit+0x16a>
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d109      	bne.n	80058fc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e0b2      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1c7      	bne.n	8005896 <HAL_SPI_Transmit+0x118>
 8005906:	e083      	b.n	8005a10 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <HAL_SPI_Transmit+0x198>
 8005910:	8b7b      	ldrh	r3, [r7, #26]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d177      	bne.n	8005a06 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	d912      	bls.n	8005946 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	881a      	ldrh	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005930:	1c9a      	adds	r2, r3, #2
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593a:	b29b      	uxth	r3, r3
 800593c:	3b02      	subs	r3, #2
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005944:	e05f      	b.n	8005a06 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	330c      	adds	r3, #12
 8005950:	7812      	ldrb	r2, [r2, #0]
 8005952:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005962:	b29b      	uxth	r3, r3
 8005964:	3b01      	subs	r3, #1
 8005966:	b29a      	uxth	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800596c:	e04b      	b.n	8005a06 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b02      	cmp	r3, #2
 800597a:	d12b      	bne.n	80059d4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005980:	b29b      	uxth	r3, r3
 8005982:	2b01      	cmp	r3, #1
 8005984:	d912      	bls.n	80059ac <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598a:	881a      	ldrh	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005996:	1c9a      	adds	r2, r3, #2
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b02      	subs	r3, #2
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059aa:	e02c      	b.n	8005a06 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	330c      	adds	r3, #12
 80059b6:	7812      	ldrb	r2, [r2, #0]
 80059b8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	3b01      	subs	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059d2:	e018      	b.n	8005a06 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d4:	f7fc fae0 	bl	8001f98 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d803      	bhi.n	80059ec <HAL_SPI_Transmit+0x26e>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ea:	d102      	bne.n	80059f2 <HAL_SPI_Transmit+0x274>
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d109      	bne.n	8005a06 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e02d      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1ae      	bne.n	800596e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a10:	69fa      	ldr	r2, [r7, #28]
 8005a12:	6839      	ldr	r1, [r7, #0]
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f000 fb65 	bl	80060e4 <SPI_EndRxTxTransaction>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d002      	beq.n	8005a26 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2220      	movs	r2, #32
 8005a24:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10a      	bne.n	8005a44 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a2e:	2300      	movs	r3, #0
 8005a30:	617b      	str	r3, [r7, #20]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	617b      	str	r3, [r7, #20]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e000      	b.n	8005a62 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005a60:	2300      	movs	r3, #0
  }
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3720      	adds	r7, #32
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b08a      	sub	sp, #40	@ 0x28
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	60f8      	str	r0, [r7, #12]
 8005a72:	60b9      	str	r1, [r7, #8]
 8005a74:	607a      	str	r2, [r7, #4]
 8005a76:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a7c:	f7fc fa8c 	bl	8001f98 <HAL_GetTick>
 8005a80:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a88:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005a90:	887b      	ldrh	r3, [r7, #2]
 8005a92:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005a94:	887b      	ldrh	r3, [r7, #2]
 8005a96:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a98:	7ffb      	ldrb	r3, [r7, #31]
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d00c      	beq.n	8005ab8 <HAL_SPI_TransmitReceive+0x4e>
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aa4:	d106      	bne.n	8005ab4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d102      	bne.n	8005ab4 <HAL_SPI_TransmitReceive+0x4a>
 8005aae:	7ffb      	ldrb	r3, [r7, #31]
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d001      	beq.n	8005ab8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e1f3      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x60>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x60>
 8005ac4:	887b      	ldrh	r3, [r7, #2]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e1e8      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_SPI_TransmitReceive+0x72>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e1e1      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d003      	beq.n	8005af8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2205      	movs	r2, #5
 8005af4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	887a      	ldrh	r2, [r7, #2]
 8005b08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	887a      	ldrh	r2, [r7, #2]
 8005b10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	887a      	ldrh	r2, [r7, #2]
 8005b1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	887a      	ldrh	r2, [r7, #2]
 8005b24:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b3a:	d802      	bhi.n	8005b42 <HAL_SPI_TransmitReceive+0xd8>
 8005b3c:	8abb      	ldrh	r3, [r7, #20]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d908      	bls.n	8005b54 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b50:	605a      	str	r2, [r3, #4]
 8005b52:	e007      	b.n	8005b64 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b62:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b6e:	2b40      	cmp	r3, #64	@ 0x40
 8005b70:	d007      	beq.n	8005b82 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b8a:	f240 8083 	bls.w	8005c94 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d002      	beq.n	8005b9c <HAL_SPI_TransmitReceive+0x132>
 8005b96:	8afb      	ldrh	r3, [r7, #22]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d16f      	bne.n	8005c7c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba0:	881a      	ldrh	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bac:	1c9a      	adds	r2, r3, #2
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bc0:	e05c      	b.n	8005c7c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d11b      	bne.n	8005c08 <HAL_SPI_TransmitReceive+0x19e>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d016      	beq.n	8005c08 <HAL_SPI_TransmitReceive+0x19e>
 8005bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d113      	bne.n	8005c08 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be4:	881a      	ldrh	r2, [r3, #0]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf0:	1c9a      	adds	r2, r3, #2
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d11c      	bne.n	8005c50 <HAL_SPI_TransmitReceive+0x1e6>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d016      	beq.n	8005c50 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68da      	ldr	r2, [r3, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	b292      	uxth	r2, r2
 8005c2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c34:	1c9a      	adds	r2, r3, #2
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b01      	subs	r3, #1
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c50:	f7fc f9a2 	bl	8001f98 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d80d      	bhi.n	8005c7c <HAL_SPI_TransmitReceive+0x212>
 8005c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c66:	d009      	beq.n	8005c7c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e111      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d19d      	bne.n	8005bc2 <HAL_SPI_TransmitReceive+0x158>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d197      	bne.n	8005bc2 <HAL_SPI_TransmitReceive+0x158>
 8005c92:	e0e5      	b.n	8005e60 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_SPI_TransmitReceive+0x23a>
 8005c9c:	8afb      	ldrh	r3, [r7, #22]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	f040 80d1 	bne.w	8005e46 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d912      	bls.n	8005cd4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb2:	881a      	ldrh	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cbe:	1c9a      	adds	r2, r3, #2
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	3b02      	subs	r3, #2
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cd2:	e0b8      	b.n	8005e46 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	330c      	adds	r3, #12
 8005cde:	7812      	ldrb	r2, [r2, #0]
 8005ce0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce6:	1c5a      	adds	r2, r3, #1
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cfa:	e0a4      	b.n	8005e46 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d134      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x30a>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d02f      	beq.n	8005d74 <HAL_SPI_TransmitReceive+0x30a>
 8005d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d12c      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d912      	bls.n	8005d4a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d28:	881a      	ldrh	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d34:	1c9a      	adds	r2, r3, #2
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	3b02      	subs	r3, #2
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d48:	e012      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	330c      	adds	r3, #12
 8005d54:	7812      	ldrb	r2, [r2, #0]
 8005d56:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d148      	bne.n	8005e14 <HAL_SPI_TransmitReceive+0x3aa>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d042      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d923      	bls.n	8005de2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68da      	ldr	r2, [r3, #12]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da4:	b292      	uxth	r2, r2
 8005da6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dac:	1c9a      	adds	r2, r3, #2
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b02      	subs	r3, #2
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d81f      	bhi.n	8005e10 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dde:	605a      	str	r2, [r3, #4]
 8005de0:	e016      	b.n	8005e10 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f103 020c 	add.w	r2, r3, #12
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	7812      	ldrb	r2, [r2, #0]
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	3b01      	subs	r3, #1
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e10:	2301      	movs	r3, #1
 8005e12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e14:	f7fc f8c0 	bl	8001f98 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	6a3b      	ldr	r3, [r7, #32]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d803      	bhi.n	8005e2c <HAL_SPI_TransmitReceive+0x3c2>
 8005e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2a:	d102      	bne.n	8005e32 <HAL_SPI_TransmitReceive+0x3c8>
 8005e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d109      	bne.n	8005e46 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e02c      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f47f af55 	bne.w	8005cfc <HAL_SPI_TransmitReceive+0x292>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f47f af4e 	bne.w	8005cfc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e60:	6a3a      	ldr	r2, [r7, #32]
 8005e62:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f000 f93d 	bl	80060e4 <SPI_EndRxTxTransaction>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d008      	beq.n	8005e82 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2220      	movs	r2, #32
 8005e74:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e00e      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
  }
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3728      	adds	r7, #40	@ 0x28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005eb8:	f7fc f86e 	bl	8001f98 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec0:	1a9b      	subs	r3, r3, r2
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ec8:	f7fc f866 	bl	8001f98 <HAL_GetTick>
 8005ecc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ece:	4b39      	ldr	r3, [pc, #228]	@ (8005fb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	015b      	lsls	r3, r3, #5
 8005ed4:	0d1b      	lsrs	r3, r3, #20
 8005ed6:	69fa      	ldr	r2, [r7, #28]
 8005ed8:	fb02 f303 	mul.w	r3, r2, r3
 8005edc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ede:	e054      	b.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee6:	d050      	beq.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ee8:	f7fc f856 	bl	8001f98 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	69fa      	ldr	r2, [r7, #28]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d902      	bls.n	8005efe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d13d      	bne.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f16:	d111      	bne.n	8005f3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f20:	d004      	beq.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f2a:	d107      	bne.n	8005f3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f44:	d10f      	bne.n	8005f66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e017      	b.n	8005faa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f80:	2300      	movs	r3, #0
 8005f82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	4013      	ands	r3, r2
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	bf0c      	ite	eq
 8005f9a:	2301      	moveq	r3, #1
 8005f9c:	2300      	movne	r3, #0
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	79fb      	ldrb	r3, [r7, #7]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d19b      	bne.n	8005ee0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	20000000 	.word	0x20000000

08005fb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b08a      	sub	sp, #40	@ 0x28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005fca:	f7fb ffe5 	bl	8001f98 <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd2:	1a9b      	subs	r3, r3, r2
 8005fd4:	683a      	ldr	r2, [r7, #0]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005fda:	f7fb ffdd 	bl	8001f98 <HAL_GetTick>
 8005fde:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	330c      	adds	r3, #12
 8005fe6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005fe8:	4b3d      	ldr	r3, [pc, #244]	@ (80060e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	4613      	mov	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	00da      	lsls	r2, r3, #3
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	0d1b      	lsrs	r3, r3, #20
 8005ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ffa:	fb02 f303 	mul.w	r3, r2, r3
 8005ffe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006000:	e060      	b.n	80060c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006008:	d107      	bne.n	800601a <SPI_WaitFifoStateUntilTimeout+0x62>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d104      	bne.n	800601a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	b2db      	uxtb	r3, r3
 8006016:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006018:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006020:	d050      	beq.n	80060c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006022:	f7fb ffb9 	bl	8001f98 <HAL_GetTick>
 8006026:	4602      	mov	r2, r0
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800602e:	429a      	cmp	r2, r3
 8006030:	d902      	bls.n	8006038 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	2b00      	cmp	r3, #0
 8006036:	d13d      	bne.n	80060b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006046:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006050:	d111      	bne.n	8006076 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800605a:	d004      	beq.n	8006066 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006064:	d107      	bne.n	8006076 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006074:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800607e:	d10f      	bne.n	80060a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800608e:	601a      	str	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800609e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e010      	b.n	80060d6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	3b01      	subs	r3, #1
 80060c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689a      	ldr	r2, [r3, #8]
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	4013      	ands	r3, r2
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d196      	bne.n	8006002 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3728      	adds	r7, #40	@ 0x28
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20000000 	.word	0x20000000

080060e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f7ff ff5b 	bl	8005fb8 <SPI_WaitFifoStateUntilTimeout>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d007      	beq.n	8006118 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610c:	f043 0220 	orr.w	r2, r3, #32
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e027      	b.n	8006168 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2200      	movs	r2, #0
 8006120:	2180      	movs	r1, #128	@ 0x80
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f7ff fec0 	bl	8005ea8 <SPI_WaitFlagStateUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006132:	f043 0220 	orr.w	r2, r3, #32
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e014      	b.n	8006168 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2200      	movs	r2, #0
 8006146:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f7ff ff34 	bl	8005fb8 <SPI_WaitFifoStateUntilTimeout>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d007      	beq.n	8006166 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800615a:	f043 0220 	orr.w	r2, r3, #32
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e000      	b.n	8006168 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e042      	b.n	8006208 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006188:	2b00      	cmp	r3, #0
 800618a:	d106      	bne.n	800619a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7fa fcc5 	bl	8000b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2224      	movs	r2, #36	@ 0x24
 800619e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0201 	bic.w	r2, r2, #1
 80061b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f001 f81c 	bl	80071f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 fd1d 	bl	8006c00 <UART_SetConfig>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e01b      	b.n	8006208 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0201 	orr.w	r2, r2, #1
 80061fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f001 f89b 	bl	800733c <UART_CheckIdleState>
 8006206:	4603      	mov	r3, r0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3708      	adds	r7, #8
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b08a      	sub	sp, #40	@ 0x28
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	4613      	mov	r3, r2
 800621c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006224:	2b20      	cmp	r3, #32
 8006226:	d167      	bne.n	80062f8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <HAL_UART_Transmit_DMA+0x24>
 800622e:	88fb      	ldrh	r3, [r7, #6]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e060      	b.n	80062fa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	88fa      	ldrh	r2, [r7, #6]
 8006242:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	88fa      	ldrh	r2, [r7, #6]
 800624a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2221      	movs	r2, #33	@ 0x21
 800625a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006262:	2b00      	cmp	r3, #0
 8006264:	d028      	beq.n	80062b8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800626a:	4a26      	ldr	r2, [pc, #152]	@ (8006304 <HAL_UART_Transmit_DMA+0xf4>)
 800626c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006272:	4a25      	ldr	r2, [pc, #148]	@ (8006308 <HAL_UART_Transmit_DMA+0xf8>)
 8006274:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800627a:	4a24      	ldr	r2, [pc, #144]	@ (800630c <HAL_UART_Transmit_DMA+0xfc>)
 800627c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006282:	2200      	movs	r2, #0
 8006284:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800628e:	4619      	mov	r1, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3328      	adds	r3, #40	@ 0x28
 8006296:	461a      	mov	r2, r3
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	f7fc f863 	bl	8002364 <HAL_DMA_Start_IT>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d009      	beq.n	80062b8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2210      	movs	r2, #16
 80062a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e020      	b.n	80062fa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2240      	movs	r2, #64	@ 0x40
 80062be:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	3308      	adds	r3, #8
 80062c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	e853 3f00 	ldrex	r3, [r3]
 80062ce:	613b      	str	r3, [r7, #16]
   return(result);
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3308      	adds	r3, #8
 80062de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e0:	623a      	str	r2, [r7, #32]
 80062e2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	69f9      	ldr	r1, [r7, #28]
 80062e6:	6a3a      	ldr	r2, [r7, #32]
 80062e8:	e841 2300 	strex	r3, r2, [r1]
 80062ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1e5      	bne.n	80062c0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80062f4:	2300      	movs	r3, #0
 80062f6:	e000      	b.n	80062fa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80062f8:	2302      	movs	r3, #2
  }
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3728      	adds	r7, #40	@ 0x28
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	08007807 	.word	0x08007807
 8006308:	080078a1 	.word	0x080078a1
 800630c:	08007a27 	.word	0x08007a27

08006310 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b0a0      	sub	sp, #128	@ 0x80
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006326:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006328:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800632c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	461a      	mov	r2, r3
 8006334:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006336:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006338:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800633c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800633e:	e841 2300 	strex	r3, r2, [r1]
 8006342:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006344:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1e6      	bne.n	8006318 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3308      	adds	r3, #8
 8006350:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006354:	e853 3f00 	ldrex	r3, [r3]
 8006358:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800635a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800635c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8006360:	f023 0301 	bic.w	r3, r3, #1
 8006364:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3308      	adds	r3, #8
 800636c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800636e:	657a      	str	r2, [r7, #84]	@ 0x54
 8006370:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006374:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006376:	e841 2300 	strex	r3, r2, [r1]
 800637a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800637c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1e3      	bne.n	800634a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006386:	2b01      	cmp	r3, #1
 8006388:	d118      	bne.n	80063bc <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639a:	f023 0310 	bic.w	r3, r3, #16
 800639e:	677b      	str	r3, [r7, #116]	@ 0x74
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063b0:	e841 2300 	strex	r3, r2, [r1]
 80063b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e6      	bne.n	800638a <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c6:	2b80      	cmp	r3, #128	@ 0x80
 80063c8:	d137      	bne.n	800643a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	3308      	adds	r3, #8
 80063d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	e853 3f00 	ldrex	r3, [r3]
 80063d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3308      	adds	r3, #8
 80063e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80063ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e5      	bne.n	80063ca <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006402:	2b00      	cmp	r3, #0
 8006404:	d019      	beq.n	800643a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800640a:	2200      	movs	r2, #0
 800640c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006412:	4618      	mov	r0, r3
 8006414:	f7fc f821 	bl	800245a <HAL_DMA_Abort>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00d      	beq.n	800643a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006422:	4618      	mov	r0, r3
 8006424:	f7fc f988 	bl	8002738 <HAL_DMA_GetError>
 8006428:	4603      	mov	r3, r0
 800642a:	2b20      	cmp	r3, #32
 800642c:	d105      	bne.n	800643a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2210      	movs	r2, #16
 8006432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e073      	b.n	8006522 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b40      	cmp	r3, #64	@ 0x40
 8006446:	d13b      	bne.n	80064c0 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3308      	adds	r3, #8
 800644e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	e853 3f00 	ldrex	r3, [r3]
 8006456:	60bb      	str	r3, [r7, #8]
   return(result);
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800645e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3308      	adds	r3, #8
 8006466:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006468:	61ba      	str	r2, [r7, #24]
 800646a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646c:	6979      	ldr	r1, [r7, #20]
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	e841 2300 	strex	r3, r2, [r1]
 8006474:	613b      	str	r3, [r7, #16]
   return(result);
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1e5      	bne.n	8006448 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d01c      	beq.n	80064c0 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800648c:	2200      	movs	r2, #0
 800648e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006496:	4618      	mov	r0, r3
 8006498:	f7fb ffdf 	bl	800245a <HAL_DMA_Abort>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00e      	beq.n	80064c0 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fc f945 	bl	8002738 <HAL_DMA_GetError>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d105      	bne.n	80064c0 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2210      	movs	r2, #16
 80064b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e030      	b.n	8006522 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	220f      	movs	r2, #15
 80064d6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064e0:	d107      	bne.n	80064f2 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	699a      	ldr	r2, [r3, #24]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0210 	orr.w	r2, r2, #16
 80064f0:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	699a      	ldr	r2, [r3, #24]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f042 0208 	orr.w	r2, r2, #8
 8006500:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2220      	movs	r2, #32
 800650e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3780      	adds	r7, #128	@ 0x80
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
	...

0800652c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b0ba      	sub	sp, #232	@ 0xe8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	69db      	ldr	r3, [r3, #28]
 800653a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006552:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006556:	f640 030f 	movw	r3, #2063	@ 0x80f
 800655a:	4013      	ands	r3, r2
 800655c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006560:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006564:	2b00      	cmp	r3, #0
 8006566:	d11b      	bne.n	80065a0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656c:	f003 0320 	and.w	r3, r3, #32
 8006570:	2b00      	cmp	r3, #0
 8006572:	d015      	beq.n	80065a0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006578:	f003 0320 	and.w	r3, r3, #32
 800657c:	2b00      	cmp	r3, #0
 800657e:	d105      	bne.n	800658c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d009      	beq.n	80065a0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 8300 	beq.w	8006b96 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	4798      	blx	r3
      }
      return;
 800659e:	e2fa      	b.n	8006b96 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 8123 	beq.w	80067f0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80065aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80065ae:	4b8d      	ldr	r3, [pc, #564]	@ (80067e4 <HAL_UART_IRQHandler+0x2b8>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80065b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80065ba:	4b8b      	ldr	r3, [pc, #556]	@ (80067e8 <HAL_UART_IRQHandler+0x2bc>)
 80065bc:	4013      	ands	r3, r2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 8116 	beq.w	80067f0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d011      	beq.n	80065f4 <HAL_UART_IRQHandler+0xc8>
 80065d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00b      	beq.n	80065f4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2201      	movs	r2, #1
 80065e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ea:	f043 0201 	orr.w	r2, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d011      	beq.n	8006624 <HAL_UART_IRQHandler+0xf8>
 8006600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006604:	f003 0301 	and.w	r3, r3, #1
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00b      	beq.n	8006624 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2202      	movs	r2, #2
 8006612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661a:	f043 0204 	orr.w	r2, r3, #4
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006628:	f003 0304 	and.w	r3, r3, #4
 800662c:	2b00      	cmp	r3, #0
 800662e:	d011      	beq.n	8006654 <HAL_UART_IRQHandler+0x128>
 8006630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00b      	beq.n	8006654 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2204      	movs	r2, #4
 8006642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800664a:	f043 0202 	orr.w	r2, r3, #2
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d017      	beq.n	8006690 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006664:	f003 0320 	and.w	r3, r3, #32
 8006668:	2b00      	cmp	r3, #0
 800666a:	d105      	bne.n	8006678 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800666c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006670:	4b5c      	ldr	r3, [pc, #368]	@ (80067e4 <HAL_UART_IRQHandler+0x2b8>)
 8006672:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00b      	beq.n	8006690 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2208      	movs	r2, #8
 800667e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006686:	f043 0208 	orr.w	r2, r3, #8
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006694:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006698:	2b00      	cmp	r3, #0
 800669a:	d012      	beq.n	80066c2 <HAL_UART_IRQHandler+0x196>
 800669c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00c      	beq.n	80066c2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066b8:	f043 0220 	orr.w	r2, r3, #32
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8266 	beq.w	8006b9a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d2:	f003 0320 	and.w	r3, r3, #32
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d013      	beq.n	8006702 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d105      	bne.n	80066f2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d007      	beq.n	8006702 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006708:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006716:	2b40      	cmp	r3, #64	@ 0x40
 8006718:	d005      	beq.n	8006726 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800671a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800671e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006722:	2b00      	cmp	r3, #0
 8006724:	d054      	beq.n	80067d0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f001 f807 	bl	800773a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006736:	2b40      	cmp	r3, #64	@ 0x40
 8006738:	d146      	bne.n	80067c8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3308      	adds	r3, #8
 8006740:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006744:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006748:	e853 3f00 	ldrex	r3, [r3]
 800674c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006750:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3308      	adds	r3, #8
 8006762:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006766:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800676a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006772:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006776:	e841 2300 	strex	r3, r2, [r1]
 800677a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800677e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1d9      	bne.n	800673a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800678c:	2b00      	cmp	r3, #0
 800678e:	d017      	beq.n	80067c0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006796:	4a15      	ldr	r2, [pc, #84]	@ (80067ec <HAL_UART_IRQHandler+0x2c0>)
 8006798:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fb feb3 	bl	800250c <HAL_DMA_Abort_IT>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d019      	beq.n	80067e0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80067ba:	4610      	mov	r0, r2
 80067bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067be:	e00f      	b.n	80067e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 fa13 	bl	8006bec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c6:	e00b      	b.n	80067e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 fa0f 	bl	8006bec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ce:	e007      	b.n	80067e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fa0b 	bl	8006bec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80067de:	e1dc      	b.n	8006b9a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e0:	bf00      	nop
    return;
 80067e2:	e1da      	b.n	8006b9a <HAL_UART_IRQHandler+0x66e>
 80067e4:	10000001 	.word	0x10000001
 80067e8:	04000120 	.word	0x04000120
 80067ec:	08007aa7 	.word	0x08007aa7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	f040 8170 	bne.w	8006ada <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80067fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 8169 	beq.w	8006ada <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800680c:	f003 0310 	and.w	r3, r3, #16
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 8162 	beq.w	8006ada <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2210      	movs	r2, #16
 800681c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006828:	2b40      	cmp	r3, #64	@ 0x40
 800682a:	f040 80d8 	bne.w	80069de <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800683c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 80af 	beq.w	80069a4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800684c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006850:	429a      	cmp	r2, r3
 8006852:	f080 80a7 	bcs.w	80069a4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800685c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b00      	cmp	r3, #0
 8006870:	f040 8087 	bne.w	8006982 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006888:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800688c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006890:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	461a      	mov	r2, r3
 800689a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800689e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1da      	bne.n	8006874 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3308      	adds	r3, #8
 80068c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068c8:	e853 3f00 	ldrex	r3, [r3]
 80068cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068d0:	f023 0301 	bic.w	r3, r3, #1
 80068d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3308      	adds	r3, #8
 80068de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068ee:	e841 2300 	strex	r3, r2, [r1]
 80068f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1e1      	bne.n	80068be <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3308      	adds	r3, #8
 8006900:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006902:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006904:	e853 3f00 	ldrex	r3, [r3]
 8006908:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800690a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800690c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006910:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3308      	adds	r3, #8
 800691a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800691e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006920:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006922:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006924:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006926:	e841 2300 	strex	r3, r2, [r1]
 800692a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800692c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1e3      	bne.n	80068fa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2220      	movs	r2, #32
 8006936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006948:	e853 3f00 	ldrex	r3, [r3]
 800694c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800694e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006950:	f023 0310 	bic.w	r3, r3, #16
 8006954:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	461a      	mov	r2, r3
 800695e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006962:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006964:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006966:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006968:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800696a:	e841 2300 	strex	r3, r2, [r1]
 800696e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1e4      	bne.n	8006940 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800697c:	4618      	mov	r0, r3
 800697e:	f7fb fd6c 	bl	800245a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2202      	movs	r2, #2
 8006986:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006994:	b29b      	uxth	r3, r3
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	b29b      	uxth	r3, r3
 800699a:	4619      	mov	r1, r3
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7fa fd1d 	bl	80013dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069a2:	e0fc      	b.n	8006b9e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069ae:	429a      	cmp	r2, r3
 80069b0:	f040 80f5 	bne.w	8006b9e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0320 	and.w	r3, r3, #32
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	f040 80eb 	bne.w	8006b9e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7fa fd00 	bl	80013dc <HAL_UARTEx_RxEventCallback>
      return;
 80069dc:	e0df      	b.n	8006b9e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 80d1 	beq.w	8006ba2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006a00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 80cc 	beq.w	8006ba2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	e853 3f00 	ldrex	r3, [r3]
 8006a16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a34:	e841 2300 	strex	r3, r2, [r1]
 8006a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1e4      	bne.n	8006a0a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3308      	adds	r3, #8
 8006a46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4a:	e853 3f00 	ldrex	r3, [r3]
 8006a4e:	623b      	str	r3, [r7, #32]
   return(result);
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3308      	adds	r3, #8
 8006a64:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a68:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e1      	bne.n	8006a40 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	e853 3f00 	ldrex	r3, [r3]
 8006a9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f023 0310 	bic.w	r3, r3, #16
 8006aa4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab6:	69b9      	ldr	r1, [r7, #24]
 8006ab8:	69fa      	ldr	r2, [r7, #28]
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e4      	bne.n	8006a90 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2202      	movs	r2, #2
 8006aca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006acc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fa fc82 	bl	80013dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ad8:	e063      	b.n	8006ba2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ade:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00e      	beq.n	8006b04 <HAL_UART_IRQHandler+0x5d8>
 8006ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d008      	beq.n	8006b04 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006afa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f001 f80f 	bl	8007b20 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b02:	e051      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d014      	beq.n	8006b3a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d105      	bne.n	8006b28 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d008      	beq.n	8006b3a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d03a      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	4798      	blx	r3
    }
    return;
 8006b38:	e035      	b.n	8006ba6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d009      	beq.n	8006b5a <HAL_UART_IRQHandler+0x62e>
 8006b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d003      	beq.n	8006b5a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 ffb9 	bl	8007aca <UART_EndTransmit_IT>
    return;
 8006b58:	e026      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d009      	beq.n	8006b7a <HAL_UART_IRQHandler+0x64e>
 8006b66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 ffe8 	bl	8007b48 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b78:	e016      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d010      	beq.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
 8006b86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	da0c      	bge.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 ffd0 	bl	8007b34 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b94:	e008      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b96:	bf00      	nop
 8006b98:	e006      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006b9a:	bf00      	nop
 8006b9c:	e004      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b9e:	bf00      	nop
 8006ba0:	e002      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ba2:	bf00      	nop
 8006ba4:	e000      	b.n	8006ba8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006ba6:	bf00      	nop
  }
}
 8006ba8:	37e8      	adds	r7, #232	@ 0xe8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop

08006bb0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c04:	b08c      	sub	sp, #48	@ 0x30
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	689a      	ldr	r2, [r3, #8]
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	431a      	orrs	r2, r3
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	69db      	ldr	r3, [r3, #28]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	4baa      	ldr	r3, [pc, #680]	@ (8006ed8 <UART_SetConfig+0x2d8>)
 8006c30:	4013      	ands	r3, r2
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	6812      	ldr	r2, [r2, #0]
 8006c36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a9f      	ldr	r2, [pc, #636]	@ (8006edc <UART_SetConfig+0x2dc>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d004      	beq.n	8006c6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006c76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	6812      	ldr	r2, [r2, #0]
 8006c7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c80:	430b      	orrs	r3, r1
 8006c82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8a:	f023 010f 	bic.w	r1, r3, #15
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a90      	ldr	r2, [pc, #576]	@ (8006ee0 <UART_SetConfig+0x2e0>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d125      	bne.n	8006cf0 <UART_SetConfig+0xf0>
 8006ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006caa:	f003 0303 	and.w	r3, r3, #3
 8006cae:	2b03      	cmp	r3, #3
 8006cb0:	d81a      	bhi.n	8006ce8 <UART_SetConfig+0xe8>
 8006cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <UART_SetConfig+0xb8>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006cd9 	.word	0x08006cd9
 8006cc0:	08006cd1 	.word	0x08006cd1
 8006cc4:	08006ce1 	.word	0x08006ce1
 8006cc8:	2301      	movs	r3, #1
 8006cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cce:	e116      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cd6:	e112      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006cd8:	2304      	movs	r3, #4
 8006cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cde:	e10e      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ce0:	2308      	movs	r3, #8
 8006ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ce6:	e10a      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ce8:	2310      	movs	r3, #16
 8006cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cee:	e106      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a7c      	ldr	r2, [pc, #496]	@ (8006ee8 <UART_SetConfig+0x2e8>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d138      	bne.n	8006d6c <UART_SetConfig+0x16c>
 8006cfa:	4b7a      	ldr	r3, [pc, #488]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d00:	f003 030c 	and.w	r3, r3, #12
 8006d04:	2b0c      	cmp	r3, #12
 8006d06:	d82d      	bhi.n	8006d64 <UART_SetConfig+0x164>
 8006d08:	a201      	add	r2, pc, #4	@ (adr r2, 8006d10 <UART_SetConfig+0x110>)
 8006d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0e:	bf00      	nop
 8006d10:	08006d45 	.word	0x08006d45
 8006d14:	08006d65 	.word	0x08006d65
 8006d18:	08006d65 	.word	0x08006d65
 8006d1c:	08006d65 	.word	0x08006d65
 8006d20:	08006d55 	.word	0x08006d55
 8006d24:	08006d65 	.word	0x08006d65
 8006d28:	08006d65 	.word	0x08006d65
 8006d2c:	08006d65 	.word	0x08006d65
 8006d30:	08006d4d 	.word	0x08006d4d
 8006d34:	08006d65 	.word	0x08006d65
 8006d38:	08006d65 	.word	0x08006d65
 8006d3c:	08006d65 	.word	0x08006d65
 8006d40:	08006d5d 	.word	0x08006d5d
 8006d44:	2300      	movs	r3, #0
 8006d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d4a:	e0d8      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006d4c:	2302      	movs	r3, #2
 8006d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d52:	e0d4      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006d54:	2304      	movs	r3, #4
 8006d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d5a:	e0d0      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006d5c:	2308      	movs	r3, #8
 8006d5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d62:	e0cc      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006d64:	2310      	movs	r3, #16
 8006d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d6a:	e0c8      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a5e      	ldr	r2, [pc, #376]	@ (8006eec <UART_SetConfig+0x2ec>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d125      	bne.n	8006dc2 <UART_SetConfig+0x1c2>
 8006d76:	4b5b      	ldr	r3, [pc, #364]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d80:	2b30      	cmp	r3, #48	@ 0x30
 8006d82:	d016      	beq.n	8006db2 <UART_SetConfig+0x1b2>
 8006d84:	2b30      	cmp	r3, #48	@ 0x30
 8006d86:	d818      	bhi.n	8006dba <UART_SetConfig+0x1ba>
 8006d88:	2b20      	cmp	r3, #32
 8006d8a:	d00a      	beq.n	8006da2 <UART_SetConfig+0x1a2>
 8006d8c:	2b20      	cmp	r3, #32
 8006d8e:	d814      	bhi.n	8006dba <UART_SetConfig+0x1ba>
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <UART_SetConfig+0x19a>
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d008      	beq.n	8006daa <UART_SetConfig+0x1aa>
 8006d98:	e00f      	b.n	8006dba <UART_SetConfig+0x1ba>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da0:	e0ad      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006da2:	2302      	movs	r3, #2
 8006da4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da8:	e0a9      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006daa:	2304      	movs	r3, #4
 8006dac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006db0:	e0a5      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006db2:	2308      	movs	r3, #8
 8006db4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006db8:	e0a1      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006dba:	2310      	movs	r3, #16
 8006dbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc0:	e09d      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a4a      	ldr	r2, [pc, #296]	@ (8006ef0 <UART_SetConfig+0x2f0>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d125      	bne.n	8006e18 <UART_SetConfig+0x218>
 8006dcc:	4b45      	ldr	r3, [pc, #276]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dd8:	d016      	beq.n	8006e08 <UART_SetConfig+0x208>
 8006dda:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ddc:	d818      	bhi.n	8006e10 <UART_SetConfig+0x210>
 8006dde:	2b80      	cmp	r3, #128	@ 0x80
 8006de0:	d00a      	beq.n	8006df8 <UART_SetConfig+0x1f8>
 8006de2:	2b80      	cmp	r3, #128	@ 0x80
 8006de4:	d814      	bhi.n	8006e10 <UART_SetConfig+0x210>
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d002      	beq.n	8006df0 <UART_SetConfig+0x1f0>
 8006dea:	2b40      	cmp	r3, #64	@ 0x40
 8006dec:	d008      	beq.n	8006e00 <UART_SetConfig+0x200>
 8006dee:	e00f      	b.n	8006e10 <UART_SetConfig+0x210>
 8006df0:	2300      	movs	r3, #0
 8006df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006df6:	e082      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006df8:	2302      	movs	r3, #2
 8006dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dfe:	e07e      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e00:	2304      	movs	r3, #4
 8006e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e06:	e07a      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e08:	2308      	movs	r3, #8
 8006e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e0e:	e076      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e10:	2310      	movs	r3, #16
 8006e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e16:	e072      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a35      	ldr	r2, [pc, #212]	@ (8006ef4 <UART_SetConfig+0x2f4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d12a      	bne.n	8006e78 <UART_SetConfig+0x278>
 8006e22:	4b30      	ldr	r3, [pc, #192]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e30:	d01a      	beq.n	8006e68 <UART_SetConfig+0x268>
 8006e32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e36:	d81b      	bhi.n	8006e70 <UART_SetConfig+0x270>
 8006e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e3c:	d00c      	beq.n	8006e58 <UART_SetConfig+0x258>
 8006e3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e42:	d815      	bhi.n	8006e70 <UART_SetConfig+0x270>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d003      	beq.n	8006e50 <UART_SetConfig+0x250>
 8006e48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e4c:	d008      	beq.n	8006e60 <UART_SetConfig+0x260>
 8006e4e:	e00f      	b.n	8006e70 <UART_SetConfig+0x270>
 8006e50:	2300      	movs	r3, #0
 8006e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e56:	e052      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e58:	2302      	movs	r3, #2
 8006e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5e:	e04e      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e60:	2304      	movs	r3, #4
 8006e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e66:	e04a      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e68:	2308      	movs	r3, #8
 8006e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e6e:	e046      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e70:	2310      	movs	r3, #16
 8006e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e76:	e042      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a17      	ldr	r2, [pc, #92]	@ (8006edc <UART_SetConfig+0x2dc>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d13a      	bne.n	8006ef8 <UART_SetConfig+0x2f8>
 8006e82:	4b18      	ldr	r3, [pc, #96]	@ (8006ee4 <UART_SetConfig+0x2e4>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e90:	d01a      	beq.n	8006ec8 <UART_SetConfig+0x2c8>
 8006e92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e96:	d81b      	bhi.n	8006ed0 <UART_SetConfig+0x2d0>
 8006e98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e9c:	d00c      	beq.n	8006eb8 <UART_SetConfig+0x2b8>
 8006e9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ea2:	d815      	bhi.n	8006ed0 <UART_SetConfig+0x2d0>
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d003      	beq.n	8006eb0 <UART_SetConfig+0x2b0>
 8006ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eac:	d008      	beq.n	8006ec0 <UART_SetConfig+0x2c0>
 8006eae:	e00f      	b.n	8006ed0 <UART_SetConfig+0x2d0>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eb6:	e022      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006eb8:	2302      	movs	r3, #2
 8006eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ebe:	e01e      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ec0:	2304      	movs	r3, #4
 8006ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ec6:	e01a      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ec8:	2308      	movs	r3, #8
 8006eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ece:	e016      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ed0:	2310      	movs	r3, #16
 8006ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ed6:	e012      	b.n	8006efe <UART_SetConfig+0x2fe>
 8006ed8:	cfff69f3 	.word	0xcfff69f3
 8006edc:	40008000 	.word	0x40008000
 8006ee0:	40013800 	.word	0x40013800
 8006ee4:	40021000 	.word	0x40021000
 8006ee8:	40004400 	.word	0x40004400
 8006eec:	40004800 	.word	0x40004800
 8006ef0:	40004c00 	.word	0x40004c00
 8006ef4:	40005000 	.word	0x40005000
 8006ef8:	2310      	movs	r3, #16
 8006efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4aae      	ldr	r2, [pc, #696]	@ (80071bc <UART_SetConfig+0x5bc>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	f040 8097 	bne.w	8007038 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f0e:	2b08      	cmp	r3, #8
 8006f10:	d823      	bhi.n	8006f5a <UART_SetConfig+0x35a>
 8006f12:	a201      	add	r2, pc, #4	@ (adr r2, 8006f18 <UART_SetConfig+0x318>)
 8006f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f18:	08006f3d 	.word	0x08006f3d
 8006f1c:	08006f5b 	.word	0x08006f5b
 8006f20:	08006f45 	.word	0x08006f45
 8006f24:	08006f5b 	.word	0x08006f5b
 8006f28:	08006f4b 	.word	0x08006f4b
 8006f2c:	08006f5b 	.word	0x08006f5b
 8006f30:	08006f5b 	.word	0x08006f5b
 8006f34:	08006f5b 	.word	0x08006f5b
 8006f38:	08006f53 	.word	0x08006f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f3c:	f7fe f8b4 	bl	80050a8 <HAL_RCC_GetPCLK1Freq>
 8006f40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f42:	e010      	b.n	8006f66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f44:	4b9e      	ldr	r3, [pc, #632]	@ (80071c0 <UART_SetConfig+0x5c0>)
 8006f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f48:	e00d      	b.n	8006f66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f4a:	f7fe f83f 	bl	8004fcc <HAL_RCC_GetSysClockFreq>
 8006f4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f50:	e009      	b.n	8006f66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f58:	e005      	b.n	8006f66 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 8130 	beq.w	80071ce <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f72:	4a94      	ldr	r2, [pc, #592]	@ (80071c4 <UART_SetConfig+0x5c4>)
 8006f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f80:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	685a      	ldr	r2, [r3, #4]
 8006f86:	4613      	mov	r3, r2
 8006f88:	005b      	lsls	r3, r3, #1
 8006f8a:	4413      	add	r3, r2
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d305      	bcc.n	8006f9e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f98:	69ba      	ldr	r2, [r7, #24]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d903      	bls.n	8006fa6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006fa4:	e113      	b.n	80071ce <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	2200      	movs	r2, #0
 8006faa:	60bb      	str	r3, [r7, #8]
 8006fac:	60fa      	str	r2, [r7, #12]
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb2:	4a84      	ldr	r2, [pc, #528]	@ (80071c4 <UART_SetConfig+0x5c4>)
 8006fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2200      	movs	r2, #0
 8006fbc:	603b      	str	r3, [r7, #0]
 8006fbe:	607a      	str	r2, [r7, #4]
 8006fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fc8:	f7f9 f982 	bl	80002d0 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	020b      	lsls	r3, r1, #8
 8006fde:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006fe2:	0202      	lsls	r2, r0, #8
 8006fe4:	6979      	ldr	r1, [r7, #20]
 8006fe6:	6849      	ldr	r1, [r1, #4]
 8006fe8:	0849      	lsrs	r1, r1, #1
 8006fea:	2000      	movs	r0, #0
 8006fec:	460c      	mov	r4, r1
 8006fee:	4605      	mov	r5, r0
 8006ff0:	eb12 0804 	adds.w	r8, r2, r4
 8006ff4:	eb43 0905 	adc.w	r9, r3, r5
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	469a      	mov	sl, r3
 8007000:	4693      	mov	fp, r2
 8007002:	4652      	mov	r2, sl
 8007004:	465b      	mov	r3, fp
 8007006:	4640      	mov	r0, r8
 8007008:	4649      	mov	r1, r9
 800700a:	f7f9 f961 	bl	80002d0 <__aeabi_uldivmod>
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	4613      	mov	r3, r2
 8007014:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800701c:	d308      	bcc.n	8007030 <UART_SetConfig+0x430>
 800701e:	6a3b      	ldr	r3, [r7, #32]
 8007020:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007024:	d204      	bcs.n	8007030 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	6a3a      	ldr	r2, [r7, #32]
 800702c:	60da      	str	r2, [r3, #12]
 800702e:	e0ce      	b.n	80071ce <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007036:	e0ca      	b.n	80071ce <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	69db      	ldr	r3, [r3, #28]
 800703c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007040:	d166      	bne.n	8007110 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007042:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007046:	2b08      	cmp	r3, #8
 8007048:	d827      	bhi.n	800709a <UART_SetConfig+0x49a>
 800704a:	a201      	add	r2, pc, #4	@ (adr r2, 8007050 <UART_SetConfig+0x450>)
 800704c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007050:	08007075 	.word	0x08007075
 8007054:	0800707d 	.word	0x0800707d
 8007058:	08007085 	.word	0x08007085
 800705c:	0800709b 	.word	0x0800709b
 8007060:	0800708b 	.word	0x0800708b
 8007064:	0800709b 	.word	0x0800709b
 8007068:	0800709b 	.word	0x0800709b
 800706c:	0800709b 	.word	0x0800709b
 8007070:	08007093 	.word	0x08007093
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007074:	f7fe f818 	bl	80050a8 <HAL_RCC_GetPCLK1Freq>
 8007078:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800707a:	e014      	b.n	80070a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800707c:	f7fe f82a 	bl	80050d4 <HAL_RCC_GetPCLK2Freq>
 8007080:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007082:	e010      	b.n	80070a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007084:	4b4e      	ldr	r3, [pc, #312]	@ (80071c0 <UART_SetConfig+0x5c0>)
 8007086:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007088:	e00d      	b.n	80070a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800708a:	f7fd ff9f 	bl	8004fcc <HAL_RCC_GetSysClockFreq>
 800708e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007090:	e009      	b.n	80070a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007092:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007096:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007098:	e005      	b.n	80070a6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80070a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f000 8090 	beq.w	80071ce <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b2:	4a44      	ldr	r2, [pc, #272]	@ (80071c4 <UART_SetConfig+0x5c4>)
 80070b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070b8:	461a      	mov	r2, r3
 80070ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80070c0:	005a      	lsls	r2, r3, #1
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	085b      	lsrs	r3, r3, #1
 80070c8:	441a      	add	r2, r3
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	2b0f      	cmp	r3, #15
 80070d8:	d916      	bls.n	8007108 <UART_SetConfig+0x508>
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e0:	d212      	bcs.n	8007108 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070e2:	6a3b      	ldr	r3, [r7, #32]
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	f023 030f 	bic.w	r3, r3, #15
 80070ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	085b      	lsrs	r3, r3, #1
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	8bfb      	ldrh	r3, [r7, #30]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	8bfa      	ldrh	r2, [r7, #30]
 8007104:	60da      	str	r2, [r3, #12]
 8007106:	e062      	b.n	80071ce <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800710e:	e05e      	b.n	80071ce <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007110:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007114:	2b08      	cmp	r3, #8
 8007116:	d828      	bhi.n	800716a <UART_SetConfig+0x56a>
 8007118:	a201      	add	r2, pc, #4	@ (adr r2, 8007120 <UART_SetConfig+0x520>)
 800711a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711e:	bf00      	nop
 8007120:	08007145 	.word	0x08007145
 8007124:	0800714d 	.word	0x0800714d
 8007128:	08007155 	.word	0x08007155
 800712c:	0800716b 	.word	0x0800716b
 8007130:	0800715b 	.word	0x0800715b
 8007134:	0800716b 	.word	0x0800716b
 8007138:	0800716b 	.word	0x0800716b
 800713c:	0800716b 	.word	0x0800716b
 8007140:	08007163 	.word	0x08007163
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007144:	f7fd ffb0 	bl	80050a8 <HAL_RCC_GetPCLK1Freq>
 8007148:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800714a:	e014      	b.n	8007176 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800714c:	f7fd ffc2 	bl	80050d4 <HAL_RCC_GetPCLK2Freq>
 8007150:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007152:	e010      	b.n	8007176 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007154:	4b1a      	ldr	r3, [pc, #104]	@ (80071c0 <UART_SetConfig+0x5c0>)
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007158:	e00d      	b.n	8007176 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800715a:	f7fd ff37 	bl	8004fcc <HAL_RCC_GetSysClockFreq>
 800715e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007160:	e009      	b.n	8007176 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007162:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007166:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007168:	e005      	b.n	8007176 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800716a:	2300      	movs	r3, #0
 800716c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007174:	bf00      	nop
    }

    if (pclk != 0U)
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	2b00      	cmp	r3, #0
 800717a:	d028      	beq.n	80071ce <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007180:	4a10      	ldr	r2, [pc, #64]	@ (80071c4 <UART_SetConfig+0x5c4>)
 8007182:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007186:	461a      	mov	r2, r3
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	fbb3 f2f2 	udiv	r2, r3, r2
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	085b      	lsrs	r3, r3, #1
 8007194:	441a      	add	r2, r3
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	fbb2 f3f3 	udiv	r3, r2, r3
 800719e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	2b0f      	cmp	r3, #15
 80071a4:	d910      	bls.n	80071c8 <UART_SetConfig+0x5c8>
 80071a6:	6a3b      	ldr	r3, [r7, #32]
 80071a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071ac:	d20c      	bcs.n	80071c8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071ae:	6a3b      	ldr	r3, [r7, #32]
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	60da      	str	r2, [r3, #12]
 80071b8:	e009      	b.n	80071ce <UART_SetConfig+0x5ce>
 80071ba:	bf00      	nop
 80071bc:	40008000 	.word	0x40008000
 80071c0:	00f42400 	.word	0x00f42400
 80071c4:	0800c9e0 	.word	0x0800c9e0
      }
      else
      {
        ret = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2201      	movs	r2, #1
 80071da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2200      	movs	r2, #0
 80071e2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2200      	movs	r2, #0
 80071e8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80071ea:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3730      	adds	r7, #48	@ 0x30
 80071f2:	46bd      	mov	sp, r7
 80071f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007204:	f003 0308 	and.w	r3, r3, #8
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00a      	beq.n	8007222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	430a      	orrs	r2, r1
 8007220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00a      	beq.n	8007244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	430a      	orrs	r2, r1
 8007242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007248:	f003 0302 	and.w	r3, r3, #2
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00a      	beq.n	8007266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726a:	f003 0304 	and.w	r3, r3, #4
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00a      	beq.n	8007288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	430a      	orrs	r2, r1
 8007286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800728c:	f003 0310 	and.w	r3, r3, #16
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00a      	beq.n	80072aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	430a      	orrs	r2, r1
 80072a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ae:	f003 0320 	and.w	r3, r3, #32
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00a      	beq.n	80072cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	430a      	orrs	r2, r1
 80072ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d01a      	beq.n	800730e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072f6:	d10a      	bne.n	800730e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00a      	beq.n	8007330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	430a      	orrs	r2, r1
 800732e:	605a      	str	r2, [r3, #4]
  }
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b098      	sub	sp, #96	@ 0x60
 8007340:	af02      	add	r7, sp, #8
 8007342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800734c:	f7fa fe24 	bl	8001f98 <HAL_GetTick>
 8007350:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0308 	and.w	r3, r3, #8
 800735c:	2b08      	cmp	r3, #8
 800735e:	d12f      	bne.n	80073c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007360:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007368:	2200      	movs	r2, #0
 800736a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f88e 	bl	8007490 <UART_WaitOnFlagUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d022      	beq.n	80073c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	e853 3f00 	ldrex	r3, [r3]
 8007386:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800738e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	461a      	mov	r2, r3
 8007396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007398:	647b      	str	r3, [r7, #68]	@ 0x44
 800739a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800739e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073a0:	e841 2300 	strex	r3, r2, [r1]
 80073a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1e6      	bne.n	800737a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2220      	movs	r2, #32
 80073b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e063      	b.n	8007488 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b04      	cmp	r3, #4
 80073cc:	d149      	bne.n	8007462 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073d6:	2200      	movs	r2, #0
 80073d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f857 	bl	8007490 <UART_WaitOnFlagUntilTimeout>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d03c      	beq.n	8007462 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f0:	e853 3f00 	ldrex	r3, [r3]
 80073f4:	623b      	str	r3, [r7, #32]
   return(result);
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007406:	633b      	str	r3, [r7, #48]	@ 0x30
 8007408:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800740c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800740e:	e841 2300 	strex	r3, r2, [r1]
 8007412:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1e6      	bne.n	80073e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3308      	adds	r3, #8
 8007420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	e853 3f00 	ldrex	r3, [r3]
 8007428:	60fb      	str	r3, [r7, #12]
   return(result);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f023 0301 	bic.w	r3, r3, #1
 8007430:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3308      	adds	r3, #8
 8007438:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800743a:	61fa      	str	r2, [r7, #28]
 800743c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	69b9      	ldr	r1, [r7, #24]
 8007440:	69fa      	ldr	r2, [r7, #28]
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	617b      	str	r3, [r7, #20]
   return(result);
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e5      	bne.n	800741a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2220      	movs	r2, #32
 8007452:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e012      	b.n	8007488 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2220      	movs	r2, #32
 8007466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2220      	movs	r2, #32
 800746e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3758      	adds	r7, #88	@ 0x58
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	603b      	str	r3, [r7, #0]
 800749c:	4613      	mov	r3, r2
 800749e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074a0:	e04f      	b.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a8:	d04b      	beq.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074aa:	f7fa fd75 	bl	8001f98 <HAL_GetTick>
 80074ae:	4602      	mov	r2, r0
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d302      	bcc.n	80074c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d101      	bne.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e04e      	b.n	8007562 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 0304 	and.w	r3, r3, #4
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d037      	beq.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	2b80      	cmp	r3, #128	@ 0x80
 80074d6:	d034      	beq.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	2b40      	cmp	r3, #64	@ 0x40
 80074dc:	d031      	beq.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	69db      	ldr	r3, [r3, #28]
 80074e4:	f003 0308 	and.w	r3, r3, #8
 80074e8:	2b08      	cmp	r3, #8
 80074ea:	d110      	bne.n	800750e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2208      	movs	r2, #8
 80074f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f000 f920 	bl	800773a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2208      	movs	r2, #8
 80074fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e029      	b.n	8007562 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	69db      	ldr	r3, [r3, #28]
 8007514:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800751c:	d111      	bne.n	8007542 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007526:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 f906 	bl	800773a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2220      	movs	r2, #32
 8007532:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e00f      	b.n	8007562 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	69da      	ldr	r2, [r3, #28]
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	4013      	ands	r3, r2
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	429a      	cmp	r2, r3
 8007550:	bf0c      	ite	eq
 8007552:	2301      	moveq	r3, #1
 8007554:	2300      	movne	r3, #0
 8007556:	b2db      	uxtb	r3, r3
 8007558:	461a      	mov	r2, r3
 800755a:	79fb      	ldrb	r3, [r7, #7]
 800755c:	429a      	cmp	r2, r3
 800755e:	d0a0      	beq.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b096      	sub	sp, #88	@ 0x58
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	4613      	mov	r3, r2
 8007578:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	88fa      	ldrh	r2, [r7, #6]
 8007584:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2200      	movs	r2, #0
 800758c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2222      	movs	r2, #34	@ 0x22
 8007594:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d02d      	beq.n	80075fe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a8:	4a40      	ldr	r2, [pc, #256]	@ (80076ac <UART_Start_Receive_DMA+0x140>)
 80075aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b2:	4a3f      	ldr	r2, [pc, #252]	@ (80076b0 <UART_Start_Receive_DMA+0x144>)
 80075b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075bc:	4a3d      	ldr	r2, [pc, #244]	@ (80076b4 <UART_Start_Receive_DMA+0x148>)
 80075be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c6:	2200      	movs	r2, #0
 80075c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3324      	adds	r3, #36	@ 0x24
 80075d6:	4619      	mov	r1, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075dc:	461a      	mov	r2, r3
 80075de:	88fb      	ldrh	r3, [r7, #6]
 80075e0:	f7fa fec0 	bl	8002364 <HAL_DMA_Start_IT>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d009      	beq.n	80075fe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2210      	movs	r2, #16
 80075ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2220      	movs	r2, #32
 80075f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e051      	b.n	80076a2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d018      	beq.n	8007638 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760e:	e853 3f00 	ldrex	r3, [r3]
 8007612:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800761a:	657b      	str	r3, [r7, #84]	@ 0x54
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	461a      	mov	r2, r3
 8007622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007624:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007626:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800762a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e6      	bne.n	8007606 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3308      	adds	r3, #8
 800763e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	f043 0301 	orr.w	r3, r3, #1
 800764e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3308      	adds	r3, #8
 8007656:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007658:	637a      	str	r2, [r7, #52]	@ 0x34
 800765a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800765e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e5      	bne.n	8007638 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3308      	adds	r3, #8
 8007672:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	613b      	str	r3, [r7, #16]
   return(result);
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3308      	adds	r3, #8
 800768a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800768c:	623a      	str	r2, [r7, #32]
 800768e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	69f9      	ldr	r1, [r7, #28]
 8007692:	6a3a      	ldr	r2, [r7, #32]
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	61bb      	str	r3, [r7, #24]
   return(result);
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e5      	bne.n	800766c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3758      	adds	r7, #88	@ 0x58
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	080078bd 	.word	0x080078bd
 80076b0:	080079e9 	.word	0x080079e9
 80076b4:	08007a27 	.word	0x08007a27

080076b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b08f      	sub	sp, #60	@ 0x3c
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	e853 3f00 	ldrex	r3, [r3]
 80076cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076e0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076e6:	e841 2300 	strex	r3, r2, [r1]
 80076ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e6      	bne.n	80076c0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	3308      	adds	r3, #8
 80076f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	e853 3f00 	ldrex	r3, [r3]
 8007700:	60bb      	str	r3, [r7, #8]
   return(result);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007708:	633b      	str	r3, [r7, #48]	@ 0x30
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3308      	adds	r3, #8
 8007710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007712:	61ba      	str	r2, [r7, #24]
 8007714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007716:	6979      	ldr	r1, [r7, #20]
 8007718:	69ba      	ldr	r2, [r7, #24]
 800771a:	e841 2300 	strex	r3, r2, [r1]
 800771e:	613b      	str	r3, [r7, #16]
   return(result);
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1e5      	bne.n	80076f2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2220      	movs	r2, #32
 800772a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800772e:	bf00      	nop
 8007730:	373c      	adds	r7, #60	@ 0x3c
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800773a:	b480      	push	{r7}
 800773c:	b095      	sub	sp, #84	@ 0x54
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	461a      	mov	r2, r3
 800775e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007760:	643b      	str	r3, [r7, #64]	@ 0x40
 8007762:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007764:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007766:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007768:	e841 2300 	strex	r3, r2, [r1]
 800776c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800776e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1e6      	bne.n	8007742 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3308      	adds	r3, #8
 800777a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777c:	6a3b      	ldr	r3, [r7, #32]
 800777e:	e853 3f00 	ldrex	r3, [r3]
 8007782:	61fb      	str	r3, [r7, #28]
   return(result);
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800778a:	f023 0301 	bic.w	r3, r3, #1
 800778e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3308      	adds	r3, #8
 8007796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800779a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800779e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e3      	bne.n	8007774 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d118      	bne.n	80077e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	f023 0310 	bic.w	r3, r3, #16
 80077c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077d2:	61bb      	str	r3, [r7, #24]
 80077d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6979      	ldr	r1, [r7, #20]
 80077d8:	69ba      	ldr	r2, [r7, #24]
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	613b      	str	r3, [r7, #16]
   return(result);
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e6      	bne.n	80077b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2220      	movs	r2, #32
 80077ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077fa:	bf00      	nop
 80077fc:	3754      	adds	r7, #84	@ 0x54
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr

08007806 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007806:	b580      	push	{r7, lr}
 8007808:	b090      	sub	sp, #64	@ 0x40
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007812:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0320 	and.w	r3, r3, #32
 800781e:	2b00      	cmp	r3, #0
 8007820:	d137      	bne.n	8007892 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007824:	2200      	movs	r2, #0
 8007826:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800782a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3308      	adds	r3, #8
 8007830:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	623b      	str	r3, [r7, #32]
   return(result);
 800783a:	6a3b      	ldr	r3, [r7, #32]
 800783c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007840:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3308      	adds	r3, #8
 8007848:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800784a:	633a      	str	r2, [r7, #48]	@ 0x30
 800784c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e5      	bne.n	800782a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800785e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	60fb      	str	r3, [r7, #12]
   return(result);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007872:	637b      	str	r3, [r7, #52]	@ 0x34
 8007874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	461a      	mov	r2, r3
 800787a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800787c:	61fb      	str	r3, [r7, #28]
 800787e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	69b9      	ldr	r1, [r7, #24]
 8007882:	69fa      	ldr	r2, [r7, #28]
 8007884:	e841 2300 	strex	r3, r2, [r1]
 8007888:	617b      	str	r3, [r7, #20]
   return(result);
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e6      	bne.n	800785e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007890:	e002      	b.n	8007898 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007892:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007894:	f7f9 fdfa 	bl	800148c <HAL_UART_TxCpltCallback>
}
 8007898:	bf00      	nop
 800789a:	3740      	adds	r7, #64	@ 0x40
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f7ff f97e 	bl	8006bb0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078b4:	bf00      	nop
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b09c      	sub	sp, #112	@ 0x70
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0320 	and.w	r3, r3, #32
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d171      	bne.n	80079bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80078d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078da:	2200      	movs	r2, #0
 80078dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	461a      	mov	r2, r3
 80078fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007900:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800790c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e6      	bne.n	80078e0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007912:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3308      	adds	r3, #8
 8007918:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007924:	f023 0301 	bic.w	r3, r3, #1
 8007928:	667b      	str	r3, [r7, #100]	@ 0x64
 800792a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007932:	647a      	str	r2, [r7, #68]	@ 0x44
 8007934:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007936:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007938:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1e5      	bne.n	8007912 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007946:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3308      	adds	r3, #8
 800794c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	623b      	str	r3, [r7, #32]
   return(result);
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800795c:	663b      	str	r3, [r7, #96]	@ 0x60
 800795e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	3308      	adds	r3, #8
 8007964:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007966:	633a      	str	r2, [r7, #48]	@ 0x30
 8007968:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800796c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e5      	bne.n	8007946 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800797a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800797c:	2220      	movs	r2, #32
 800797e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007984:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007986:	2b01      	cmp	r3, #1
 8007988:	d118      	bne.n	80079bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	e853 3f00 	ldrex	r3, [r3]
 8007996:	60fb      	str	r3, [r7, #12]
   return(result);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f023 0310 	bic.w	r3, r3, #16
 800799e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	461a      	mov	r2, r3
 80079a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079a8:	61fb      	str	r3, [r7, #28]
 80079aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	69b9      	ldr	r1, [r7, #24]
 80079ae:	69fa      	ldr	r2, [r7, #28]
 80079b0:	e841 2300 	strex	r3, r2, [r1]
 80079b4:	617b      	str	r3, [r7, #20]
   return(result);
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e6      	bne.n	800798a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079be:	2200      	movs	r2, #0
 80079c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d107      	bne.n	80079da <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079d0:	4619      	mov	r1, r3
 80079d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079d4:	f7f9 fd02 	bl	80013dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079d8:	e002      	b.n	80079e0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80079da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079dc:	f7ff f8f2 	bl	8006bc4 <HAL_UART_RxCpltCallback>
}
 80079e0:	bf00      	nop
 80079e2:	3770      	adds	r7, #112	@ 0x70
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2201      	movs	r2, #1
 80079fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d109      	bne.n	8007a18 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a0a:	085b      	lsrs	r3, r3, #1
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	4619      	mov	r1, r3
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f7f9 fce3 	bl	80013dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a16:	e002      	b.n	8007a1e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f7ff f8dd 	bl	8006bd8 <HAL_UART_RxHalfCpltCallback>
}
 8007a1e:	bf00      	nop
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b086      	sub	sp, #24
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a32:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a3a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a4e:	2b80      	cmp	r3, #128	@ 0x80
 8007a50:	d109      	bne.n	8007a66 <UART_DMAError+0x40>
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	2b21      	cmp	r3, #33	@ 0x21
 8007a56:	d106      	bne.n	8007a66 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007a60:	6978      	ldr	r0, [r7, #20]
 8007a62:	f7ff fe29 	bl	80076b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a70:	2b40      	cmp	r3, #64	@ 0x40
 8007a72:	d109      	bne.n	8007a88 <UART_DMAError+0x62>
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2b22      	cmp	r3, #34	@ 0x22
 8007a78:	d106      	bne.n	8007a88 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007a82:	6978      	ldr	r0, [r7, #20]
 8007a84:	f7ff fe59 	bl	800773a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a8e:	f043 0210 	orr.w	r2, r3, #16
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a98:	6978      	ldr	r0, [r7, #20]
 8007a9a:	f7ff f8a7 	bl	8006bec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a9e:	bf00      	nop
 8007aa0:	3718      	adds	r7, #24
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f7ff f895 	bl	8006bec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac2:	bf00      	nop
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b088      	sub	sp, #32
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	e853 3f00 	ldrex	r3, [r3]
 8007ade:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae6:	61fb      	str	r3, [r7, #28]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	461a      	mov	r2, r3
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	61bb      	str	r3, [r7, #24]
 8007af2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af4:	6979      	ldr	r1, [r7, #20]
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	e841 2300 	strex	r3, r2, [r1]
 8007afc:	613b      	str	r3, [r7, #16]
   return(result);
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1e6      	bne.n	8007ad2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7f9 fcba 	bl	800148c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b18:	bf00      	nop
 8007b1a:	3720      	adds	r7, #32
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b28:	bf00      	nop
 8007b2a:	370c      	adds	r7, #12
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr

08007b34 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e027      	b.n	8007bc2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2224      	movs	r2, #36	@ 0x24
 8007b7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f022 0201 	bic.w	r2, r2, #1
 8007b98:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ba0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b084      	sub	sp, #16
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
 8007bd6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007be2:	2302      	movs	r3, #2
 8007be4:	e02d      	b.n	8007c42 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2224      	movs	r2, #36	@ 0x24
 8007bf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f022 0201 	bic.w	r2, r2, #1
 8007c0c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f8a4 	bl	8007d70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2220      	movs	r2, #32
 8007c34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d101      	bne.n	8007c62 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c5e:	2302      	movs	r3, #2
 8007c60:	e02d      	b.n	8007cbe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2224      	movs	r2, #36	@ 0x24
 8007c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	683a      	ldr	r2, [r7, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f866 	bl	8007d70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b08c      	sub	sp, #48	@ 0x30
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cda:	2b20      	cmp	r3, #32
 8007cdc:	d142      	bne.n	8007d64 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d002      	beq.n	8007cea <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007ce4:	88fb      	ldrh	r3, [r7, #6]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d101      	bne.n	8007cee <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e03b      	b.n	8007d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007cfa:	88fb      	ldrh	r3, [r7, #6]
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f7ff fc33 	bl	800756c <UART_Start_Receive_DMA>
 8007d06:	4603      	mov	r3, r0
 8007d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d124      	bne.n	8007d5e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d11d      	bne.n	8007d58 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2210      	movs	r2, #16
 8007d22:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	e853 3f00 	ldrex	r3, [r3]
 8007d30:	617b      	str	r3, [r7, #20]
   return(result);
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f043 0310 	orr.w	r3, r3, #16
 8007d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	461a      	mov	r2, r3
 8007d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d44:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d46:	6a39      	ldr	r1, [r7, #32]
 8007d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d4a:	e841 2300 	strex	r3, r2, [r1]
 8007d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d1e6      	bne.n	8007d24 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007d56:	e002      	b.n	8007d5e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007d5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d62:	e000      	b.n	8007d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
  }
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3730      	adds	r7, #48	@ 0x30
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d108      	bne.n	8007d92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d90:	e031      	b.n	8007df6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d92:	2308      	movs	r3, #8
 8007d94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d96:	2308      	movs	r3, #8
 8007d98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	0e5b      	lsrs	r3, r3, #25
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	0f5b      	lsrs	r3, r3, #29
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	f003 0307 	and.w	r3, r3, #7
 8007db8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dba:	7bbb      	ldrb	r3, [r7, #14]
 8007dbc:	7b3a      	ldrb	r2, [r7, #12]
 8007dbe:	4911      	ldr	r1, [pc, #68]	@ (8007e04 <UARTEx_SetNbDataToProcess+0x94>)
 8007dc0:	5c8a      	ldrb	r2, [r1, r2]
 8007dc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dc6:	7b3a      	ldrb	r2, [r7, #12]
 8007dc8:	490f      	ldr	r1, [pc, #60]	@ (8007e08 <UARTEx_SetNbDataToProcess+0x98>)
 8007dca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	7b7a      	ldrb	r2, [r7, #13]
 8007ddc:	4909      	ldr	r1, [pc, #36]	@ (8007e04 <UARTEx_SetNbDataToProcess+0x94>)
 8007dde:	5c8a      	ldrb	r2, [r1, r2]
 8007de0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007de4:	7b7a      	ldrb	r2, [r7, #13]
 8007de6:	4908      	ldr	r1, [pc, #32]	@ (8007e08 <UARTEx_SetNbDataToProcess+0x98>)
 8007de8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dea:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007df6:	bf00      	nop
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	0800c9f8 	.word	0x0800c9f8
 8007e08:	0800ca00 	.word	0x0800ca00

08007e0c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e1c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007e20:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr

08007e3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b085      	sub	sp, #20
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e42:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007e46:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e4e:	b29a      	uxth	r2, r3
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	43db      	mvns	r3, r3
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	4013      	ands	r3, r2
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3714      	adds	r7, #20
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	1d3b      	adds	r3, r7, #4
 8007e7a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3714      	adds	r7, #20
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b0a7      	sub	sp, #156	@ 0x9c
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	881b      	ldrh	r3, [r3, #0]
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	78db      	ldrb	r3, [r3, #3]
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d81f      	bhi.n	8007f1e <USB_ActivateEndpoint+0x72>
 8007ede:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee4 <USB_ActivateEndpoint+0x38>)
 8007ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee4:	08007ef5 	.word	0x08007ef5
 8007ee8:	08007f11 	.word	0x08007f11
 8007eec:	08007f27 	.word	0x08007f27
 8007ef0:	08007f03 	.word	0x08007f03
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007ef4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007ef8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007efc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f00:	e012      	b.n	8007f28 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007f02:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f06:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007f0a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f0e:	e00b      	b.n	8007f28 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007f10:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f14:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007f18:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f1c:	e004      	b.n	8007f28 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8007f24:	e000      	b.n	8007f28 <USB_ActivateEndpoint+0x7c>
      break;
 8007f26:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	441a      	add	r2, r3
 8007f32:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4413      	add	r3, r2
 8007f54:	881b      	ldrh	r3, [r3, #0]
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	b21b      	sxth	r3, r3
 8007f5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f62:	b21a      	sxth	r2, r3
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	b21b      	sxth	r3, r3
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	b21b      	sxth	r3, r3
 8007f6e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	441a      	add	r2, r3
 8007f7c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007f80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	7b1b      	ldrb	r3, [r3, #12]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f040 8180 	bne.w	800829e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	785b      	ldrb	r3, [r3, #1]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 8084 	beq.w	80080b0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	61bb      	str	r3, [r7, #24]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	4413      	add	r3, r2
 8007fba:	61bb      	str	r3, [r7, #24]
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	00da      	lsls	r2, r3, #3
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	88db      	ldrh	r3, [r3, #6]
 8007fd0:	085b      	lsrs	r3, r3, #1
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	005b      	lsls	r3, r3, #1
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	4413      	add	r3, r2
 8007fe6:	881b      	ldrh	r3, [r3, #0]
 8007fe8:	827b      	strh	r3, [r7, #18]
 8007fea:	8a7b      	ldrh	r3, [r7, #18]
 8007fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d01b      	beq.n	800802c <USB_ActivateEndpoint+0x180>
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	4413      	add	r3, r2
 8007ffe:	881b      	ldrh	r3, [r3, #0]
 8008000:	b29b      	uxth	r3, r3
 8008002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800800a:	823b      	strh	r3, [r7, #16]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	441a      	add	r2, r3
 8008016:	8a3b      	ldrh	r3, [r7, #16]
 8008018:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800801c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008024:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008028:	b29b      	uxth	r3, r3
 800802a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	78db      	ldrb	r3, [r3, #3]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d020      	beq.n	8008076 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29b      	uxth	r3, r3
 8008042:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008046:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800804a:	81bb      	strh	r3, [r7, #12]
 800804c:	89bb      	ldrh	r3, [r7, #12]
 800804e:	f083 0320 	eor.w	r3, r3, #32
 8008052:	81bb      	strh	r3, [r7, #12]
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	441a      	add	r2, r3
 800805e:	89bb      	ldrh	r3, [r7, #12]
 8008060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008068:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800806c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008070:	b29b      	uxth	r3, r3
 8008072:	8013      	strh	r3, [r2, #0]
 8008074:	e3f9      	b.n	800886a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	b29b      	uxth	r3, r3
 8008084:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800808c:	81fb      	strh	r3, [r7, #14]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	441a      	add	r2, r3
 8008098:	89fb      	ldrh	r3, [r7, #14]
 800809a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800809e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	8013      	strh	r3, [r2, #0]
 80080ae:	e3dc      	b.n	800886a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c0:	4413      	add	r3, r2
 80080c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	00da      	lsls	r2, r3, #3
 80080ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080cc:	4413      	add	r3, r2
 80080ce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	88db      	ldrh	r3, [r3, #6]
 80080d8:	085b      	lsrs	r3, r3, #1
 80080da:	b29b      	uxth	r3, r3
 80080dc:	005b      	lsls	r3, r3, #1
 80080de:	b29a      	uxth	r2, r3
 80080e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f4:	4413      	add	r3, r2
 80080f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	00da      	lsls	r2, r3, #3
 80080fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008100:	4413      	add	r3, r2
 8008102:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	881b      	ldrh	r3, [r3, #0]
 800810c:	b29b      	uxth	r3, r3
 800810e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008112:	b29a      	uxth	r2, r3
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	801a      	strh	r2, [r3, #0]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10a      	bne.n	8008136 <USB_ActivateEndpoint+0x28a>
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	881b      	ldrh	r3, [r3, #0]
 8008124:	b29b      	uxth	r3, r3
 8008126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800812a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800812e:	b29a      	uxth	r2, r3
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	801a      	strh	r2, [r3, #0]
 8008134:	e041      	b.n	80081ba <USB_ActivateEndpoint+0x30e>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	2b3e      	cmp	r3, #62	@ 0x3e
 800813c:	d81c      	bhi.n	8008178 <USB_ActivateEndpoint+0x2cc>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	085b      	lsrs	r3, r3, #1
 8008144:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	2b00      	cmp	r3, #0
 8008152:	d004      	beq.n	800815e <USB_ActivateEndpoint+0x2b2>
 8008154:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008158:	3301      	adds	r3, #1
 800815a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800815e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008160:	881b      	ldrh	r3, [r3, #0]
 8008162:	b29a      	uxth	r2, r3
 8008164:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008168:	b29b      	uxth	r3, r3
 800816a:	029b      	lsls	r3, r3, #10
 800816c:	b29b      	uxth	r3, r3
 800816e:	4313      	orrs	r3, r2
 8008170:	b29a      	uxth	r2, r3
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	801a      	strh	r2, [r3, #0]
 8008176:	e020      	b.n	80081ba <USB_ActivateEndpoint+0x30e>
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	095b      	lsrs	r3, r3, #5
 800817e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	f003 031f 	and.w	r3, r3, #31
 800818a:	2b00      	cmp	r3, #0
 800818c:	d104      	bne.n	8008198 <USB_ActivateEndpoint+0x2ec>
 800818e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008192:	3b01      	subs	r3, #1
 8008194:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	b29a      	uxth	r2, r3
 800819e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	029b      	lsls	r3, r3, #10
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	4313      	orrs	r3, r2
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4413      	add	r3, r2
 80081c4:	881b      	ldrh	r3, [r3, #0]
 80081c6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80081c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80081ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d01b      	beq.n	800820a <USB_ActivateEndpoint+0x35e>
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	4413      	add	r3, r2
 80081dc:	881b      	ldrh	r3, [r3, #0]
 80081de:	b29b      	uxth	r3, r3
 80081e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081e8:	843b      	strh	r3, [r7, #32]
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	441a      	add	r2, r3
 80081f4:	8c3b      	ldrh	r3, [r7, #32]
 80081f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008206:	b29b      	uxth	r3, r3
 8008208:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d124      	bne.n	800825c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008228:	83bb      	strh	r3, [r7, #28]
 800822a:	8bbb      	ldrh	r3, [r7, #28]
 800822c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008230:	83bb      	strh	r3, [r7, #28]
 8008232:	8bbb      	ldrh	r3, [r7, #28]
 8008234:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008238:	83bb      	strh	r3, [r7, #28]
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	441a      	add	r2, r3
 8008244:	8bbb      	ldrh	r3, [r7, #28]
 8008246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800824a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800824e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008256:	b29b      	uxth	r3, r3
 8008258:	8013      	strh	r3, [r2, #0]
 800825a:	e306      	b.n	800886a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	4413      	add	r3, r2
 8008266:	881b      	ldrh	r3, [r3, #0]
 8008268:	b29b      	uxth	r3, r3
 800826a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800826e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008272:	83fb      	strh	r3, [r7, #30]
 8008274:	8bfb      	ldrh	r3, [r7, #30]
 8008276:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800827a:	83fb      	strh	r3, [r7, #30]
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	441a      	add	r2, r3
 8008286:	8bfb      	ldrh	r3, [r7, #30]
 8008288:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800828c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008290:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008294:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008298:	b29b      	uxth	r3, r3
 800829a:	8013      	strh	r3, [r2, #0]
 800829c:	e2e5      	b.n	800886a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	78db      	ldrb	r3, [r3, #3]
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d11e      	bne.n	80082e4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4413      	add	r3, r2
 80082b0:	881b      	ldrh	r3, [r3, #0]
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082bc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	441a      	add	r2, r3
 80082ca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80082ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80082da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082de:	b29b      	uxth	r3, r3
 80082e0:	8013      	strh	r3, [r2, #0]
 80082e2:	e01d      	b.n	8008320 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	781b      	ldrb	r3, [r3, #0]
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	4413      	add	r3, r2
 80082ee:	881b      	ldrh	r3, [r3, #0]
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80082f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082fa:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	441a      	add	r2, r3
 8008308:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800830c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008310:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008314:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800831c:	b29b      	uxth	r3, r3
 800831e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800832a:	b29b      	uxth	r3, r3
 800832c:	461a      	mov	r2, r3
 800832e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008330:	4413      	add	r3, r2
 8008332:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	00da      	lsls	r2, r3, #3
 800833a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800833c:	4413      	add	r3, r2
 800833e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008342:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	891b      	ldrh	r3, [r3, #8]
 8008348:	085b      	lsrs	r3, r3, #1
 800834a:	b29b      	uxth	r3, r3
 800834c:	005b      	lsls	r3, r3, #1
 800834e:	b29a      	uxth	r2, r3
 8008350:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008352:	801a      	strh	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	677b      	str	r3, [r7, #116]	@ 0x74
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800835e:	b29b      	uxth	r3, r3
 8008360:	461a      	mov	r2, r3
 8008362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008364:	4413      	add	r3, r2
 8008366:	677b      	str	r3, [r7, #116]	@ 0x74
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	00da      	lsls	r2, r3, #3
 800836e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008370:	4413      	add	r3, r2
 8008372:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008376:	673b      	str	r3, [r7, #112]	@ 0x70
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	895b      	ldrh	r3, [r3, #10]
 800837c:	085b      	lsrs	r3, r3, #1
 800837e:	b29b      	uxth	r3, r3
 8008380:	005b      	lsls	r3, r3, #1
 8008382:	b29a      	uxth	r2, r3
 8008384:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008386:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	785b      	ldrb	r3, [r3, #1]
 800838c:	2b00      	cmp	r3, #0
 800838e:	f040 81af 	bne.w	80086f0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	881b      	ldrh	r3, [r3, #0]
 800839e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80083a2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80083a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d01d      	beq.n	80083ea <USB_ActivateEndpoint+0x53e>
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4413      	add	r3, r2
 80083b8:	881b      	ldrh	r3, [r3, #0]
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	441a      	add	r2, r3
 80083d2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80083d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80083fa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80083fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008402:	2b00      	cmp	r3, #0
 8008404:	d01d      	beq.n	8008442 <USB_ActivateEndpoint+0x596>
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	4413      	add	r3, r2
 8008410:	881b      	ldrh	r3, [r3, #0]
 8008412:	b29b      	uxth	r3, r3
 8008414:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	441a      	add	r2, r3
 800842a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800842e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008432:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800843a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800843e:	b29b      	uxth	r3, r3
 8008440:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	785b      	ldrb	r3, [r3, #1]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d16b      	bne.n	8008522 <USB_ActivateEndpoint+0x676>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008454:	b29b      	uxth	r3, r3
 8008456:	461a      	mov	r2, r3
 8008458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845a:	4413      	add	r3, r2
 800845c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	00da      	lsls	r2, r3, #3
 8008464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008466:	4413      	add	r3, r2
 8008468:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800846c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800846e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008470:	881b      	ldrh	r3, [r3, #0]
 8008472:	b29b      	uxth	r3, r3
 8008474:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008478:	b29a      	uxth	r2, r3
 800847a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800847c:	801a      	strh	r2, [r3, #0]
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d10a      	bne.n	800849c <USB_ActivateEndpoint+0x5f0>
 8008486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008488:	881b      	ldrh	r3, [r3, #0]
 800848a:	b29b      	uxth	r3, r3
 800848c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008494:	b29a      	uxth	r2, r3
 8008496:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008498:	801a      	strh	r2, [r3, #0]
 800849a:	e05d      	b.n	8008558 <USB_ActivateEndpoint+0x6ac>
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80084a2:	d81c      	bhi.n	80084de <USB_ActivateEndpoint+0x632>
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	691b      	ldr	r3, [r3, #16]
 80084a8:	085b      	lsrs	r3, r3, #1
 80084aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d004      	beq.n	80084c4 <USB_ActivateEndpoint+0x618>
 80084ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084be:	3301      	adds	r3, #1
 80084c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	029b      	lsls	r3, r3, #10
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	4313      	orrs	r3, r2
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084da:	801a      	strh	r2, [r3, #0]
 80084dc:	e03c      	b.n	8008558 <USB_ActivateEndpoint+0x6ac>
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	095b      	lsrs	r3, r3, #5
 80084e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	f003 031f 	and.w	r3, r3, #31
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d104      	bne.n	80084fe <USB_ActivateEndpoint+0x652>
 80084f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084f8:	3b01      	subs	r3, #1
 80084fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008500:	881b      	ldrh	r3, [r3, #0]
 8008502:	b29a      	uxth	r2, r3
 8008504:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008508:	b29b      	uxth	r3, r3
 800850a:	029b      	lsls	r3, r3, #10
 800850c:	b29b      	uxth	r3, r3
 800850e:	4313      	orrs	r3, r2
 8008510:	b29b      	uxth	r3, r3
 8008512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800851a:	b29a      	uxth	r2, r3
 800851c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800851e:	801a      	strh	r2, [r3, #0]
 8008520:	e01a      	b.n	8008558 <USB_ActivateEndpoint+0x6ac>
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	785b      	ldrb	r3, [r3, #1]
 8008526:	2b01      	cmp	r3, #1
 8008528:	d116      	bne.n	8008558 <USB_ActivateEndpoint+0x6ac>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	657b      	str	r3, [r7, #84]	@ 0x54
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008534:	b29b      	uxth	r3, r3
 8008536:	461a      	mov	r2, r3
 8008538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853a:	4413      	add	r3, r2
 800853c:	657b      	str	r3, [r7, #84]	@ 0x54
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	00da      	lsls	r2, r3, #3
 8008544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008546:	4413      	add	r3, r2
 8008548:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800854c:	653b      	str	r3, [r7, #80]	@ 0x50
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	b29a      	uxth	r2, r3
 8008554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008556:	801a      	strh	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	647b      	str	r3, [r7, #68]	@ 0x44
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	785b      	ldrb	r3, [r3, #1]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d16b      	bne.n	800863c <USB_ActivateEndpoint+0x790>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800856e:	b29b      	uxth	r3, r3
 8008570:	461a      	mov	r2, r3
 8008572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008574:	4413      	add	r3, r2
 8008576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	00da      	lsls	r2, r3, #3
 800857e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008580:	4413      	add	r3, r2
 8008582:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008586:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858a:	881b      	ldrh	r3, [r3, #0]
 800858c:	b29b      	uxth	r3, r3
 800858e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008592:	b29a      	uxth	r2, r3
 8008594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008596:	801a      	strh	r2, [r3, #0]
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	691b      	ldr	r3, [r3, #16]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d10a      	bne.n	80085b6 <USB_ActivateEndpoint+0x70a>
 80085a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085ae:	b29a      	uxth	r2, r3
 80085b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b2:	801a      	strh	r2, [r3, #0]
 80085b4:	e05b      	b.n	800866e <USB_ActivateEndpoint+0x7c2>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80085bc:	d81c      	bhi.n	80085f8 <USB_ActivateEndpoint+0x74c>
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	085b      	lsrs	r3, r3, #1
 80085c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	f003 0301 	and.w	r3, r3, #1
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d004      	beq.n	80085de <USB_ActivateEndpoint+0x732>
 80085d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085d8:	3301      	adds	r3, #1
 80085da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e0:	881b      	ldrh	r3, [r3, #0]
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	029b      	lsls	r3, r3, #10
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	4313      	orrs	r3, r2
 80085f0:	b29a      	uxth	r2, r3
 80085f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f4:	801a      	strh	r2, [r3, #0]
 80085f6:	e03a      	b.n	800866e <USB_ActivateEndpoint+0x7c2>
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	095b      	lsrs	r3, r3, #5
 80085fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	f003 031f 	and.w	r3, r3, #31
 800860a:	2b00      	cmp	r3, #0
 800860c:	d104      	bne.n	8008618 <USB_ActivateEndpoint+0x76c>
 800860e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008612:	3b01      	subs	r3, #1
 8008614:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861a:	881b      	ldrh	r3, [r3, #0]
 800861c:	b29a      	uxth	r2, r3
 800861e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008622:	b29b      	uxth	r3, r3
 8008624:	029b      	lsls	r3, r3, #10
 8008626:	b29b      	uxth	r3, r3
 8008628:	4313      	orrs	r3, r2
 800862a:	b29b      	uxth	r3, r3
 800862c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008630:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008634:	b29a      	uxth	r2, r3
 8008636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008638:	801a      	strh	r2, [r3, #0]
 800863a:	e018      	b.n	800866e <USB_ActivateEndpoint+0x7c2>
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	785b      	ldrb	r3, [r3, #1]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d114      	bne.n	800866e <USB_ActivateEndpoint+0x7c2>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800864a:	b29b      	uxth	r3, r3
 800864c:	461a      	mov	r2, r3
 800864e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008650:	4413      	add	r3, r2
 8008652:	647b      	str	r3, [r7, #68]	@ 0x44
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	00da      	lsls	r2, r3, #3
 800865a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800865c:	4413      	add	r3, r2
 800865e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008662:	643b      	str	r3, [r7, #64]	@ 0x40
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	b29a      	uxth	r2, r3
 800866a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800866c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	881b      	ldrh	r3, [r3, #0]
 800867a:	b29b      	uxth	r3, r3
 800867c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008680:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008684:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008686:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008688:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800868c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800868e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008690:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008694:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	441a      	add	r2, r3
 80086a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	4413      	add	r3, r2
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086cc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	441a      	add	r2, r3
 80086d8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80086da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	8013      	strh	r3, [r2, #0]
 80086ee:	e0bc      	b.n	800886a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4413      	add	r3, r2
 80086fa:	881b      	ldrh	r3, [r3, #0]
 80086fc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008700:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008704:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d01d      	beq.n	8008748 <USB_ActivateEndpoint+0x89c>
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	b29b      	uxth	r3, r3
 800871a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800871e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008722:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	441a      	add	r2, r3
 8008730:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800873c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008744:	b29b      	uxth	r3, r3
 8008746:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	4413      	add	r3, r2
 8008752:	881b      	ldrh	r3, [r3, #0]
 8008754:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8008758:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800875c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008760:	2b00      	cmp	r3, #0
 8008762:	d01d      	beq.n	80087a0 <USB_ActivateEndpoint+0x8f4>
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	4413      	add	r3, r2
 800876e:	881b      	ldrh	r3, [r3, #0]
 8008770:	b29b      	uxth	r3, r3
 8008772:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	441a      	add	r2, r3
 8008788:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800878c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008790:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008794:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008798:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800879c:	b29b      	uxth	r3, r3
 800879e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	78db      	ldrb	r3, [r3, #3]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d024      	beq.n	80087f2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	4413      	add	r3, r2
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087be:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80087c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80087c6:	f083 0320 	eor.w	r3, r3, #32
 80087ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	441a      	add	r2, r3
 80087d8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80087dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	8013      	strh	r3, [r2, #0]
 80087f0:	e01d      	b.n	800882e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4413      	add	r3, r2
 80087fc:	881b      	ldrh	r3, [r3, #0]
 80087fe:	b29b      	uxth	r3, r3
 8008800:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008808:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	441a      	add	r2, r3
 8008816:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800881a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800881e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008822:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800882a:	b29b      	uxth	r3, r3
 800882c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	4413      	add	r3, r2
 8008838:	881b      	ldrh	r3, [r3, #0]
 800883a:	b29b      	uxth	r3, r3
 800883c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008844:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	441a      	add	r2, r3
 8008852:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008856:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800885a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800885e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008866:	b29b      	uxth	r3, r3
 8008868:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800886a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800886e:	4618      	mov	r0, r3
 8008870:	379c      	adds	r7, #156	@ 0x9c
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop

0800887c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800887c:	b480      	push	{r7}
 800887e:	b08d      	sub	sp, #52	@ 0x34
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	7b1b      	ldrb	r3, [r3, #12]
 800888a:	2b00      	cmp	r3, #0
 800888c:	f040 808e 	bne.w	80089ac <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	785b      	ldrb	r3, [r3, #1]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d044      	beq.n	8008922 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	81bb      	strh	r3, [r7, #12]
 80088a6:	89bb      	ldrh	r3, [r7, #12]
 80088a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01b      	beq.n	80088e8 <USB_DeactivateEndpoint+0x6c>
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	881b      	ldrh	r3, [r3, #0]
 80088bc:	b29b      	uxth	r3, r3
 80088be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088c6:	817b      	strh	r3, [r7, #10]
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	441a      	add	r2, r3
 80088d2:	897b      	ldrh	r3, [r7, #10]
 80088d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4413      	add	r3, r2
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088fe:	813b      	strh	r3, [r7, #8]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	441a      	add	r2, r3
 800890a:	893b      	ldrh	r3, [r7, #8]
 800890c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008910:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008914:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800891c:	b29b      	uxth	r3, r3
 800891e:	8013      	strh	r3, [r2, #0]
 8008920:	e192      	b.n	8008c48 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4413      	add	r3, r2
 800892c:	881b      	ldrh	r3, [r3, #0]
 800892e:	827b      	strh	r3, [r7, #18]
 8008930:	8a7b      	ldrh	r3, [r7, #18]
 8008932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d01b      	beq.n	8008972 <USB_DeactivateEndpoint+0xf6>
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	4413      	add	r3, r2
 8008944:	881b      	ldrh	r3, [r3, #0]
 8008946:	b29b      	uxth	r3, r3
 8008948:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800894c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008950:	823b      	strh	r3, [r7, #16]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	441a      	add	r2, r3
 800895c:	8a3b      	ldrh	r3, [r7, #16]
 800895e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008966:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800896a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800896e:	b29b      	uxth	r3, r3
 8008970:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	4413      	add	r3, r2
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	b29b      	uxth	r3, r3
 8008980:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008988:	81fb      	strh	r3, [r7, #14]
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	441a      	add	r2, r3
 8008994:	89fb      	ldrh	r3, [r7, #14]
 8008996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800899a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800899e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	8013      	strh	r3, [r2, #0]
 80089aa:	e14d      	b.n	8008c48 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	785b      	ldrb	r3, [r3, #1]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f040 80a5 	bne.w	8008b00 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	4413      	add	r3, r2
 80089c0:	881b      	ldrh	r3, [r3, #0]
 80089c2:	843b      	strh	r3, [r7, #32]
 80089c4:	8c3b      	ldrh	r3, [r7, #32]
 80089c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d01b      	beq.n	8008a06 <USB_DeactivateEndpoint+0x18a>
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	4413      	add	r3, r2
 80089d8:	881b      	ldrh	r3, [r3, #0]
 80089da:	b29b      	uxth	r3, r3
 80089dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089e4:	83fb      	strh	r3, [r7, #30]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	009b      	lsls	r3, r3, #2
 80089ee:	441a      	add	r2, r3
 80089f0:	8bfb      	ldrh	r3, [r7, #30]
 80089f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80089fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	881b      	ldrh	r3, [r3, #0]
 8008a12:	83bb      	strh	r3, [r7, #28]
 8008a14:	8bbb      	ldrh	r3, [r7, #28]
 8008a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d01b      	beq.n	8008a56 <USB_DeactivateEndpoint+0x1da>
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4413      	add	r3, r2
 8008a28:	881b      	ldrh	r3, [r3, #0]
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a34:	837b      	strh	r3, [r7, #26]
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	441a      	add	r2, r3
 8008a40:	8b7b      	ldrh	r3, [r7, #26]
 8008a42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a4e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	4413      	add	r3, r2
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a6c:	833b      	strh	r3, [r7, #24]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	441a      	add	r2, r3
 8008a78:	8b3b      	ldrh	r3, [r7, #24]
 8008a7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a86:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4413      	add	r3, r2
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa4:	82fb      	strh	r3, [r7, #22]
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	441a      	add	r2, r3
 8008ab0:	8afb      	ldrh	r3, [r7, #22]
 8008ab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4413      	add	r3, r2
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008adc:	82bb      	strh	r3, [r7, #20]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	441a      	add	r2, r3
 8008ae8:	8abb      	ldrh	r3, [r7, #20]
 8008aea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008af6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	8013      	strh	r3, [r2, #0]
 8008afe:	e0a3      	b.n	8008c48 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	4413      	add	r3, r2
 8008b0a:	881b      	ldrh	r3, [r3, #0]
 8008b0c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008b0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008b10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d01b      	beq.n	8008b50 <USB_DeactivateEndpoint+0x2d4>
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4413      	add	r3, r2
 8008b22:	881b      	ldrh	r3, [r3, #0]
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b2e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	441a      	add	r2, r3
 8008b3a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008b3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4413      	add	r3, r2
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008b5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d01b      	beq.n	8008ba0 <USB_DeactivateEndpoint+0x324>
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b7e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	441a      	add	r2, r3
 8008b8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b98:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	4413      	add	r3, r2
 8008baa:	881b      	ldrh	r3, [r3, #0]
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	441a      	add	r2, r3
 8008bc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008bc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	881b      	ldrh	r3, [r3, #0]
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bee:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	441a      	add	r2, r3
 8008bfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008bfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	881b      	ldrh	r3, [r3, #0]
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c26:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	441a      	add	r2, r3
 8008c32:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008c48:	2300      	movs	r3, #0
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3734      	adds	r7, #52	@ 0x34
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b0ac      	sub	sp, #176	@ 0xb0
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	785b      	ldrb	r3, [r3, #1]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	f040 84ca 	bne.w	80095fe <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	699a      	ldr	r2, [r3, #24]
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d904      	bls.n	8008c80 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	691b      	ldr	r3, [r3, #16]
 8008c7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c7e:	e003      	b.n	8008c88 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	7b1b      	ldrb	r3, [r3, #12]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d122      	bne.n	8008cd6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	6959      	ldr	r1, [r3, #20]
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	88da      	ldrh	r2, [r3, #6]
 8008c98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 febd 	bl	8009a1e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	613b      	str	r3, [r7, #16]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	613b      	str	r3, [r7, #16]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	00da      	lsls	r2, r3, #3
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cc6:	60fb      	str	r3, [r7, #12]
 8008cc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ccc:	b29a      	uxth	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	801a      	strh	r2, [r3, #0]
 8008cd2:	f000 bc6f 	b.w	80095b4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	78db      	ldrb	r3, [r3, #3]
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	f040 831e 	bne.w	800931c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	6a1a      	ldr	r2, [r3, #32]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	691b      	ldr	r3, [r3, #16]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	f240 82cf 	bls.w	800928c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	4413      	add	r3, r2
 8008cf8:	881b      	ldrh	r3, [r3, #0]
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d04:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	441a      	add	r2, r3
 8008d12:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008d16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d1e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	6a1a      	ldr	r2, [r3, #32]
 8008d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d32:	1ad2      	subs	r2, r2, r3
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	f000 814f 	beq.w	8008fee <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	785b      	ldrb	r3, [r3, #1]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d16b      	bne.n	8008e34 <USB_EPStartXfer+0x1de>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d6c:	4413      	add	r3, r2
 8008d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	00da      	lsls	r2, r3, #3
 8008d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d78:	4413      	add	r3, r2
 8008d7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d82:	881b      	ldrh	r3, [r3, #0]
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d8a:	b29a      	uxth	r2, r3
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8e:	801a      	strh	r2, [r3, #0]
 8008d90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10a      	bne.n	8008dae <USB_EPStartXfer+0x158>
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	881b      	ldrh	r3, [r3, #0]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008da2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008da6:	b29a      	uxth	r2, r3
 8008da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008daa:	801a      	strh	r2, [r3, #0]
 8008dac:	e05b      	b.n	8008e66 <USB_EPStartXfer+0x210>
 8008dae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008db2:	2b3e      	cmp	r3, #62	@ 0x3e
 8008db4:	d81c      	bhi.n	8008df0 <USB_EPStartXfer+0x19a>
 8008db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dba:	085b      	lsrs	r3, r3, #1
 8008dbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dc4:	f003 0301 	and.w	r3, r3, #1
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d004      	beq.n	8008dd6 <USB_EPStartXfer+0x180>
 8008dcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd8:	881b      	ldrh	r3, [r3, #0]
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	029b      	lsls	r3, r3, #10
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	4313      	orrs	r3, r2
 8008de8:	b29a      	uxth	r2, r3
 8008dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dec:	801a      	strh	r2, [r3, #0]
 8008dee:	e03a      	b.n	8008e66 <USB_EPStartXfer+0x210>
 8008df0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008df4:	095b      	lsrs	r3, r3, #5
 8008df6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dfe:	f003 031f 	and.w	r3, r3, #31
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d104      	bne.n	8008e10 <USB_EPStartXfer+0x1ba>
 8008e06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e12:	881b      	ldrh	r3, [r3, #0]
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	029b      	lsls	r3, r3, #10
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	4313      	orrs	r3, r2
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e30:	801a      	strh	r2, [r3, #0]
 8008e32:	e018      	b.n	8008e66 <USB_EPStartXfer+0x210>
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	785b      	ldrb	r3, [r3, #1]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d114      	bne.n	8008e66 <USB_EPStartXfer+0x210>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	461a      	mov	r2, r3
 8008e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e48:	4413      	add	r3, r2
 8008e4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	00da      	lsls	r2, r3, #3
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	4413      	add	r3, r2
 8008e56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e64:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	895b      	ldrh	r3, [r3, #10]
 8008e6a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	6959      	ldr	r1, [r3, #20]
 8008e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 fdce 	bl	8009a1e <USB_WritePMA>
            ep->xfer_buff += len;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	695a      	ldr	r2, [r3, #20]
 8008e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e8a:	441a      	add	r2, r3
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	6a1a      	ldr	r2, [r3, #32]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	691b      	ldr	r3, [r3, #16]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d907      	bls.n	8008eac <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	6a1a      	ldr	r2, [r3, #32]
 8008ea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ea4:	1ad2      	subs	r2, r2, r3
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	621a      	str	r2, [r3, #32]
 8008eaa:	e006      	b.n	8008eba <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	6a1b      	ldr	r3, [r3, #32]
 8008eb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	785b      	ldrb	r3, [r3, #1]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d16b      	bne.n	8008f9a <USB_EPStartXfer+0x344>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	61bb      	str	r3, [r7, #24]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	461a      	mov	r2, r3
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	61bb      	str	r3, [r7, #24]
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	00da      	lsls	r2, r3, #3
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	881b      	ldrh	r3, [r3, #0]
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ef0:	b29a      	uxth	r2, r3
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	801a      	strh	r2, [r3, #0]
 8008ef6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10a      	bne.n	8008f14 <USB_EPStartXfer+0x2be>
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	881b      	ldrh	r3, [r3, #0]
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f0c:	b29a      	uxth	r2, r3
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	801a      	strh	r2, [r3, #0]
 8008f12:	e05d      	b.n	8008fd0 <USB_EPStartXfer+0x37a>
 8008f14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f18:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f1a:	d81c      	bhi.n	8008f56 <USB_EPStartXfer+0x300>
 8008f1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f20:	085b      	lsrs	r3, r3, #1
 8008f22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d004      	beq.n	8008f3c <USB_EPStartXfer+0x2e6>
 8008f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f36:	3301      	adds	r3, #1
 8008f38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	029b      	lsls	r3, r3, #10
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	b29a      	uxth	r2, r3
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	801a      	strh	r2, [r3, #0]
 8008f54:	e03c      	b.n	8008fd0 <USB_EPStartXfer+0x37a>
 8008f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f5a:	095b      	lsrs	r3, r3, #5
 8008f5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f64:	f003 031f 	and.w	r3, r3, #31
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d104      	bne.n	8008f76 <USB_EPStartXfer+0x320>
 8008f6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f70:	3b01      	subs	r3, #1
 8008f72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	029b      	lsls	r3, r3, #10
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	4313      	orrs	r3, r2
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	801a      	strh	r2, [r3, #0]
 8008f98:	e01a      	b.n	8008fd0 <USB_EPStartXfer+0x37a>
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d116      	bne.n	8008fd0 <USB_EPStartXfer+0x37a>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	623b      	str	r3, [r7, #32]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	461a      	mov	r2, r3
 8008fb0:	6a3b      	ldr	r3, [r7, #32]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	623b      	str	r3, [r7, #32]
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	00da      	lsls	r2, r3, #3
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fc4:	61fb      	str	r3, [r7, #28]
 8008fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	69fb      	ldr	r3, [r7, #28]
 8008fce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	891b      	ldrh	r3, [r3, #8]
 8008fd4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	6959      	ldr	r1, [r3, #20]
 8008fdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fd19 	bl	8009a1e <USB_WritePMA>
 8008fec:	e2e2      	b.n	80095b4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	785b      	ldrb	r3, [r3, #1]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d16b      	bne.n	80090ce <USB_EPStartXfer+0x478>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009000:	b29b      	uxth	r3, r3
 8009002:	461a      	mov	r2, r3
 8009004:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009006:	4413      	add	r3, r2
 8009008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	00da      	lsls	r2, r3, #3
 8009010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009012:	4413      	add	r3, r2
 8009014:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009018:	647b      	str	r3, [r7, #68]	@ 0x44
 800901a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800901c:	881b      	ldrh	r3, [r3, #0]
 800901e:	b29b      	uxth	r3, r3
 8009020:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009024:	b29a      	uxth	r2, r3
 8009026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009028:	801a      	strh	r2, [r3, #0]
 800902a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10a      	bne.n	8009048 <USB_EPStartXfer+0x3f2>
 8009032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009034:	881b      	ldrh	r3, [r3, #0]
 8009036:	b29b      	uxth	r3, r3
 8009038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800903c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009040:	b29a      	uxth	r2, r3
 8009042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009044:	801a      	strh	r2, [r3, #0]
 8009046:	e05d      	b.n	8009104 <USB_EPStartXfer+0x4ae>
 8009048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800904c:	2b3e      	cmp	r3, #62	@ 0x3e
 800904e:	d81c      	bhi.n	800908a <USB_EPStartXfer+0x434>
 8009050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009054:	085b      	lsrs	r3, r3, #1
 8009056:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800905a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800905e:	f003 0301 	and.w	r3, r3, #1
 8009062:	2b00      	cmp	r3, #0
 8009064:	d004      	beq.n	8009070 <USB_EPStartXfer+0x41a>
 8009066:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800906a:	3301      	adds	r3, #1
 800906c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009072:	881b      	ldrh	r3, [r3, #0]
 8009074:	b29a      	uxth	r2, r3
 8009076:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800907a:	b29b      	uxth	r3, r3
 800907c:	029b      	lsls	r3, r3, #10
 800907e:	b29b      	uxth	r3, r3
 8009080:	4313      	orrs	r3, r2
 8009082:	b29a      	uxth	r2, r3
 8009084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009086:	801a      	strh	r2, [r3, #0]
 8009088:	e03c      	b.n	8009104 <USB_EPStartXfer+0x4ae>
 800908a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800908e:	095b      	lsrs	r3, r3, #5
 8009090:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009094:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009098:	f003 031f 	and.w	r3, r3, #31
 800909c:	2b00      	cmp	r3, #0
 800909e:	d104      	bne.n	80090aa <USB_EPStartXfer+0x454>
 80090a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090a4:	3b01      	subs	r3, #1
 80090a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80090aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090ac:	881b      	ldrh	r3, [r3, #0]
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	029b      	lsls	r3, r3, #10
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	4313      	orrs	r3, r2
 80090bc:	b29b      	uxth	r3, r3
 80090be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090ca:	801a      	strh	r2, [r3, #0]
 80090cc:	e01a      	b.n	8009104 <USB_EPStartXfer+0x4ae>
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	785b      	ldrb	r3, [r3, #1]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d116      	bne.n	8009104 <USB_EPStartXfer+0x4ae>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	461a      	mov	r2, r3
 80090e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090e6:	4413      	add	r3, r2
 80090e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	00da      	lsls	r2, r3, #3
 80090f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090f2:	4413      	add	r3, r2
 80090f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009102:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	891b      	ldrh	r3, [r3, #8]
 8009108:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	6959      	ldr	r1, [r3, #20]
 8009110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009114:	b29b      	uxth	r3, r3
 8009116:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f000 fc7f 	bl	8009a1e <USB_WritePMA>
            ep->xfer_buff += len;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	695a      	ldr	r2, [r3, #20]
 8009124:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009128:	441a      	add	r2, r3
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	6a1a      	ldr	r2, [r3, #32]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	691b      	ldr	r3, [r3, #16]
 8009136:	429a      	cmp	r2, r3
 8009138:	d907      	bls.n	800914a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	6a1a      	ldr	r2, [r3, #32]
 800913e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009142:	1ad2      	subs	r2, r2, r3
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	621a      	str	r2, [r3, #32]
 8009148:	e006      	b.n	8009158 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	2200      	movs	r2, #0
 8009156:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	643b      	str	r3, [r7, #64]	@ 0x40
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	785b      	ldrb	r3, [r3, #1]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d16b      	bne.n	800923c <USB_EPStartXfer+0x5e6>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800916e:	b29b      	uxth	r3, r3
 8009170:	461a      	mov	r2, r3
 8009172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009174:	4413      	add	r3, r2
 8009176:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	00da      	lsls	r2, r3, #3
 800917e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009180:	4413      	add	r3, r2
 8009182:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009186:	637b      	str	r3, [r7, #52]	@ 0x34
 8009188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	b29b      	uxth	r3, r3
 800918e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009192:	b29a      	uxth	r2, r3
 8009194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009196:	801a      	strh	r2, [r3, #0]
 8009198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800919c:	2b00      	cmp	r3, #0
 800919e:	d10a      	bne.n	80091b6 <USB_EPStartXfer+0x560>
 80091a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a2:	881b      	ldrh	r3, [r3, #0]
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091b2:	801a      	strh	r2, [r3, #0]
 80091b4:	e05b      	b.n	800926e <USB_EPStartXfer+0x618>
 80091b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80091bc:	d81c      	bhi.n	80091f8 <USB_EPStartXfer+0x5a2>
 80091be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091c2:	085b      	lsrs	r3, r3, #1
 80091c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091cc:	f003 0301 	and.w	r3, r3, #1
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d004      	beq.n	80091de <USB_EPStartXfer+0x588>
 80091d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091d8:	3301      	adds	r3, #1
 80091da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e0:	881b      	ldrh	r3, [r3, #0]
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	029b      	lsls	r3, r3, #10
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	4313      	orrs	r3, r2
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091f4:	801a      	strh	r2, [r3, #0]
 80091f6:	e03a      	b.n	800926e <USB_EPStartXfer+0x618>
 80091f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091fc:	095b      	lsrs	r3, r3, #5
 80091fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009206:	f003 031f 	and.w	r3, r3, #31
 800920a:	2b00      	cmp	r3, #0
 800920c:	d104      	bne.n	8009218 <USB_EPStartXfer+0x5c2>
 800920e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009212:	3b01      	subs	r3, #1
 8009214:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800921a:	881b      	ldrh	r3, [r3, #0]
 800921c:	b29a      	uxth	r2, r3
 800921e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009222:	b29b      	uxth	r3, r3
 8009224:	029b      	lsls	r3, r3, #10
 8009226:	b29b      	uxth	r3, r3
 8009228:	4313      	orrs	r3, r2
 800922a:	b29b      	uxth	r3, r3
 800922c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009230:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009234:	b29a      	uxth	r2, r3
 8009236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009238:	801a      	strh	r2, [r3, #0]
 800923a:	e018      	b.n	800926e <USB_EPStartXfer+0x618>
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	785b      	ldrb	r3, [r3, #1]
 8009240:	2b01      	cmp	r3, #1
 8009242:	d114      	bne.n	800926e <USB_EPStartXfer+0x618>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800924a:	b29b      	uxth	r3, r3
 800924c:	461a      	mov	r2, r3
 800924e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009250:	4413      	add	r3, r2
 8009252:	643b      	str	r3, [r7, #64]	@ 0x40
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	00da      	lsls	r2, r3, #3
 800925a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800925c:	4413      	add	r3, r2
 800925e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009262:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009268:	b29a      	uxth	r2, r3
 800926a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800926c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	895b      	ldrh	r3, [r3, #10]
 8009272:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	6959      	ldr	r1, [r3, #20]
 800927a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800927e:	b29b      	uxth	r3, r3
 8009280:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 fbca 	bl	8009a1e <USB_WritePMA>
 800928a:	e193      	b.n	80095b4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	6a1b      	ldr	r3, [r3, #32]
 8009290:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4413      	add	r3, r2
 800929e:	881b      	ldrh	r3, [r3, #0]
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80092a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092aa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	441a      	add	r2, r3
 80092b8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80092bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092da:	b29b      	uxth	r3, r3
 80092dc:	461a      	mov	r2, r3
 80092de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092e0:	4413      	add	r3, r2
 80092e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	00da      	lsls	r2, r3, #3
 80092ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092ec:	4413      	add	r3, r2
 80092ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80092f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092fc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	891b      	ldrh	r3, [r3, #8]
 8009302:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	6959      	ldr	r1, [r3, #20]
 800930a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800930e:	b29b      	uxth	r3, r3
 8009310:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 fb82 	bl	8009a1e <USB_WritePMA>
 800931a:	e14b      	b.n	80095b4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	6a1a      	ldr	r2, [r3, #32]
 8009320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009324:	1ad2      	subs	r2, r2, r3
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4413      	add	r3, r2
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800933c:	2b00      	cmp	r3, #0
 800933e:	f000 809a 	beq.w	8009476 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	673b      	str	r3, [r7, #112]	@ 0x70
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	785b      	ldrb	r3, [r3, #1]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d16b      	bne.n	8009426 <USB_EPStartXfer+0x7d0>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009358:	b29b      	uxth	r3, r3
 800935a:	461a      	mov	r2, r3
 800935c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800935e:	4413      	add	r3, r2
 8009360:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	00da      	lsls	r2, r3, #3
 8009368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800936a:	4413      	add	r3, r2
 800936c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009370:	667b      	str	r3, [r7, #100]	@ 0x64
 8009372:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009374:	881b      	ldrh	r3, [r3, #0]
 8009376:	b29b      	uxth	r3, r3
 8009378:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800937c:	b29a      	uxth	r2, r3
 800937e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009380:	801a      	strh	r2, [r3, #0]
 8009382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009386:	2b00      	cmp	r3, #0
 8009388:	d10a      	bne.n	80093a0 <USB_EPStartXfer+0x74a>
 800938a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800938c:	881b      	ldrh	r3, [r3, #0]
 800938e:	b29b      	uxth	r3, r3
 8009390:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009394:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009398:	b29a      	uxth	r2, r3
 800939a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800939c:	801a      	strh	r2, [r3, #0]
 800939e:	e05b      	b.n	8009458 <USB_EPStartXfer+0x802>
 80093a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093a4:	2b3e      	cmp	r3, #62	@ 0x3e
 80093a6:	d81c      	bhi.n	80093e2 <USB_EPStartXfer+0x78c>
 80093a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ac:	085b      	lsrs	r3, r3, #1
 80093ae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093b6:	f003 0301 	and.w	r3, r3, #1
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d004      	beq.n	80093c8 <USB_EPStartXfer+0x772>
 80093be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093c2:	3301      	adds	r3, #1
 80093c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093ca:	881b      	ldrh	r3, [r3, #0]
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	029b      	lsls	r3, r3, #10
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	4313      	orrs	r3, r2
 80093da:	b29a      	uxth	r2, r3
 80093dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093de:	801a      	strh	r2, [r3, #0]
 80093e0:	e03a      	b.n	8009458 <USB_EPStartXfer+0x802>
 80093e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093e6:	095b      	lsrs	r3, r3, #5
 80093e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093f0:	f003 031f 	and.w	r3, r3, #31
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d104      	bne.n	8009402 <USB_EPStartXfer+0x7ac>
 80093f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093fc:	3b01      	subs	r3, #1
 80093fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009402:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009404:	881b      	ldrh	r3, [r3, #0]
 8009406:	b29a      	uxth	r2, r3
 8009408:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800940c:	b29b      	uxth	r3, r3
 800940e:	029b      	lsls	r3, r3, #10
 8009410:	b29b      	uxth	r3, r3
 8009412:	4313      	orrs	r3, r2
 8009414:	b29b      	uxth	r3, r3
 8009416:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800941a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800941e:	b29a      	uxth	r2, r3
 8009420:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009422:	801a      	strh	r2, [r3, #0]
 8009424:	e018      	b.n	8009458 <USB_EPStartXfer+0x802>
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	785b      	ldrb	r3, [r3, #1]
 800942a:	2b01      	cmp	r3, #1
 800942c:	d114      	bne.n	8009458 <USB_EPStartXfer+0x802>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009434:	b29b      	uxth	r3, r3
 8009436:	461a      	mov	r2, r3
 8009438:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800943a:	4413      	add	r3, r2
 800943c:	673b      	str	r3, [r7, #112]	@ 0x70
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	00da      	lsls	r2, r3, #3
 8009444:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009446:	4413      	add	r3, r2
 8009448:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800944c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800944e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009452:	b29a      	uxth	r2, r3
 8009454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009456:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	895b      	ldrh	r3, [r3, #10]
 800945c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	6959      	ldr	r1, [r3, #20]
 8009464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009468:	b29b      	uxth	r3, r3
 800946a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 fad5 	bl	8009a1e <USB_WritePMA>
 8009474:	e09e      	b.n	80095b4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	785b      	ldrb	r3, [r3, #1]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d16b      	bne.n	8009556 <USB_EPStartXfer+0x900>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009488:	b29b      	uxth	r3, r3
 800948a:	461a      	mov	r2, r3
 800948c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800948e:	4413      	add	r3, r2
 8009490:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	00da      	lsls	r2, r3, #3
 8009498:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800949a:	4413      	add	r3, r2
 800949c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094a4:	881b      	ldrh	r3, [r3, #0]
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094ac:	b29a      	uxth	r2, r3
 80094ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094b0:	801a      	strh	r2, [r3, #0]
 80094b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d10a      	bne.n	80094d0 <USB_EPStartXfer+0x87a>
 80094ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094bc:	881b      	ldrh	r3, [r3, #0]
 80094be:	b29b      	uxth	r3, r3
 80094c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094cc:	801a      	strh	r2, [r3, #0]
 80094ce:	e063      	b.n	8009598 <USB_EPStartXfer+0x942>
 80094d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80094d6:	d81c      	bhi.n	8009512 <USB_EPStartXfer+0x8bc>
 80094d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094dc:	085b      	lsrs	r3, r3, #1
 80094de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094e6:	f003 0301 	and.w	r3, r3, #1
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d004      	beq.n	80094f8 <USB_EPStartXfer+0x8a2>
 80094ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80094f2:	3301      	adds	r3, #1
 80094f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094fa:	881b      	ldrh	r3, [r3, #0]
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009502:	b29b      	uxth	r3, r3
 8009504:	029b      	lsls	r3, r3, #10
 8009506:	b29b      	uxth	r3, r3
 8009508:	4313      	orrs	r3, r2
 800950a:	b29a      	uxth	r2, r3
 800950c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800950e:	801a      	strh	r2, [r3, #0]
 8009510:	e042      	b.n	8009598 <USB_EPStartXfer+0x942>
 8009512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009516:	095b      	lsrs	r3, r3, #5
 8009518:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800951c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009520:	f003 031f 	and.w	r3, r3, #31
 8009524:	2b00      	cmp	r3, #0
 8009526:	d104      	bne.n	8009532 <USB_EPStartXfer+0x8dc>
 8009528:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800952c:	3b01      	subs	r3, #1
 800952e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009532:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	b29a      	uxth	r2, r3
 8009538:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800953c:	b29b      	uxth	r3, r3
 800953e:	029b      	lsls	r3, r3, #10
 8009540:	b29b      	uxth	r3, r3
 8009542:	4313      	orrs	r3, r2
 8009544:	b29b      	uxth	r3, r3
 8009546:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800954a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800954e:	b29a      	uxth	r2, r3
 8009550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009552:	801a      	strh	r2, [r3, #0]
 8009554:	e020      	b.n	8009598 <USB_EPStartXfer+0x942>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	785b      	ldrb	r3, [r3, #1]
 800955a:	2b01      	cmp	r3, #1
 800955c:	d11c      	bne.n	8009598 <USB_EPStartXfer+0x942>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800956a:	b29b      	uxth	r3, r3
 800956c:	461a      	mov	r2, r3
 800956e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009572:	4413      	add	r3, r2
 8009574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	00da      	lsls	r2, r3, #3
 800957e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009582:	4413      	add	r3, r2
 8009584:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009588:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800958c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009590:	b29a      	uxth	r2, r3
 8009592:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009596:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	891b      	ldrh	r3, [r3, #8]
 800959c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	6959      	ldr	r1, [r3, #20]
 80095a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 fa35 	bl	8009a1e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	4413      	add	r3, r2
 80095be:	881b      	ldrh	r3, [r3, #0]
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095ca:	817b      	strh	r3, [r7, #10]
 80095cc:	897b      	ldrh	r3, [r7, #10]
 80095ce:	f083 0310 	eor.w	r3, r3, #16
 80095d2:	817b      	strh	r3, [r7, #10]
 80095d4:	897b      	ldrh	r3, [r7, #10]
 80095d6:	f083 0320 	eor.w	r3, r3, #32
 80095da:	817b      	strh	r3, [r7, #10]
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	441a      	add	r2, r3
 80095e6:	897b      	ldrh	r3, [r7, #10]
 80095e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	8013      	strh	r3, [r2, #0]
 80095fc:	e0d5      	b.n	80097aa <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	7b1b      	ldrb	r3, [r3, #12]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d156      	bne.n	80096b4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	699b      	ldr	r3, [r3, #24]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d122      	bne.n	8009654 <USB_EPStartXfer+0x9fe>
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	78db      	ldrb	r3, [r3, #3]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d11e      	bne.n	8009654 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	781b      	ldrb	r3, [r3, #0]
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4413      	add	r3, r2
 8009620:	881b      	ldrh	r3, [r3, #0]
 8009622:	b29b      	uxth	r3, r3
 8009624:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009628:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800962c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	441a      	add	r2, r3
 800963a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800963e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009642:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009646:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800964a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800964e:	b29b      	uxth	r3, r3
 8009650:	8013      	strh	r3, [r2, #0]
 8009652:	e01d      	b.n	8009690 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4413      	add	r3, r2
 800965e:	881b      	ldrh	r3, [r3, #0]
 8009660:	b29b      	uxth	r3, r3
 8009662:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800966a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	441a      	add	r2, r3
 8009678:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800967c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009680:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800968c:	b29b      	uxth	r3, r3
 800968e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	699a      	ldr	r2, [r3, #24]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	429a      	cmp	r2, r3
 800969a:	d907      	bls.n	80096ac <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	699a      	ldr	r2, [r3, #24]
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	1ad2      	subs	r2, r2, r3
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	619a      	str	r2, [r3, #24]
 80096aa:	e054      	b.n	8009756 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	2200      	movs	r2, #0
 80096b0:	619a      	str	r2, [r3, #24]
 80096b2:	e050      	b.n	8009756 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	78db      	ldrb	r3, [r3, #3]
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d142      	bne.n	8009742 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	69db      	ldr	r3, [r3, #28]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d048      	beq.n	8009756 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	4413      	add	r3, r2
 80096ce:	881b      	ldrh	r3, [r3, #0]
 80096d0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80096d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d005      	beq.n	80096ec <USB_EPStartXfer+0xa96>
 80096e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10b      	bne.n	8009704 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80096ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d12e      	bne.n	8009756 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80096f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009700:	2b00      	cmp	r3, #0
 8009702:	d128      	bne.n	8009756 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	4413      	add	r3, r2
 800970e:	881b      	ldrh	r3, [r3, #0]
 8009710:	b29b      	uxth	r3, r3
 8009712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800971a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	441a      	add	r2, r3
 8009728:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800972c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009730:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009734:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009738:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800973c:	b29b      	uxth	r3, r3
 800973e:	8013      	strh	r3, [r2, #0]
 8009740:	e009      	b.n	8009756 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	78db      	ldrb	r3, [r3, #3]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d103      	bne.n	8009752 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2200      	movs	r2, #0
 800974e:	619a      	str	r2, [r3, #24]
 8009750:	e001      	b.n	8009756 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8009752:	2301      	movs	r3, #1
 8009754:	e02a      	b.n	80097ac <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	009b      	lsls	r3, r3, #2
 800975e:	4413      	add	r3, r2
 8009760:	881b      	ldrh	r3, [r3, #0]
 8009762:	b29b      	uxth	r3, r3
 8009764:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800976c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009770:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009774:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009778:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800977c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009780:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009784:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009788:	687a      	ldr	r2, [r7, #4]
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	441a      	add	r2, r3
 8009792:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800979a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800979e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	37b0      	adds	r7, #176	@ 0xb0
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	785b      	ldrb	r3, [r3, #1]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d020      	beq.n	8009808 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	881b      	ldrh	r3, [r3, #0]
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097dc:	81bb      	strh	r3, [r7, #12]
 80097de:	89bb      	ldrh	r3, [r7, #12]
 80097e0:	f083 0310 	eor.w	r3, r3, #16
 80097e4:	81bb      	strh	r3, [r7, #12]
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	441a      	add	r2, r3
 80097f0:	89bb      	ldrh	r3, [r7, #12]
 80097f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009802:	b29b      	uxth	r3, r3
 8009804:	8013      	strh	r3, [r2, #0]
 8009806:	e01f      	b.n	8009848 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4413      	add	r3, r2
 8009812:	881b      	ldrh	r3, [r3, #0]
 8009814:	b29b      	uxth	r3, r3
 8009816:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800981a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800981e:	81fb      	strh	r3, [r7, #14]
 8009820:	89fb      	ldrh	r3, [r7, #14]
 8009822:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009826:	81fb      	strh	r3, [r7, #14]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	441a      	add	r2, r3
 8009832:	89fb      	ldrh	r3, [r7, #14]
 8009834:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009838:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800983c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009844:	b29b      	uxth	r3, r3
 8009846:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr

08009856 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009856:	b480      	push	{r7}
 8009858:	b087      	sub	sp, #28
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
 800985e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	785b      	ldrb	r3, [r3, #1]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d04c      	beq.n	8009902 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4413      	add	r3, r2
 8009872:	881b      	ldrh	r3, [r3, #0]
 8009874:	823b      	strh	r3, [r7, #16]
 8009876:	8a3b      	ldrh	r3, [r7, #16]
 8009878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800987c:	2b00      	cmp	r3, #0
 800987e:	d01b      	beq.n	80098b8 <USB_EPClearStall+0x62>
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4413      	add	r3, r2
 800988a:	881b      	ldrh	r3, [r3, #0]
 800988c:	b29b      	uxth	r3, r3
 800988e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009896:	81fb      	strh	r3, [r7, #14]
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	441a      	add	r2, r3
 80098a2:	89fb      	ldrh	r3, [r7, #14]
 80098a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	78db      	ldrb	r3, [r3, #3]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d06c      	beq.n	800999a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80098c0:	687a      	ldr	r2, [r7, #4]
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	881b      	ldrh	r3, [r3, #0]
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098d6:	81bb      	strh	r3, [r7, #12]
 80098d8:	89bb      	ldrh	r3, [r7, #12]
 80098da:	f083 0320 	eor.w	r3, r3, #32
 80098de:	81bb      	strh	r3, [r7, #12]
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	441a      	add	r2, r3
 80098ea:	89bb      	ldrh	r3, [r7, #12]
 80098ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	8013      	strh	r3, [r2, #0]
 8009900:	e04b      	b.n	800999a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	009b      	lsls	r3, r3, #2
 800990a:	4413      	add	r3, r2
 800990c:	881b      	ldrh	r3, [r3, #0]
 800990e:	82fb      	strh	r3, [r7, #22]
 8009910:	8afb      	ldrh	r3, [r7, #22]
 8009912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009916:	2b00      	cmp	r3, #0
 8009918:	d01b      	beq.n	8009952 <USB_EPClearStall+0xfc>
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	4413      	add	r3, r2
 8009924:	881b      	ldrh	r3, [r3, #0]
 8009926:	b29b      	uxth	r3, r3
 8009928:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800992c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009930:	82bb      	strh	r3, [r7, #20]
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	781b      	ldrb	r3, [r3, #0]
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	441a      	add	r2, r3
 800993c:	8abb      	ldrh	r3, [r7, #20]
 800993e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009942:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009946:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800994a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800994e:	b29b      	uxth	r3, r3
 8009950:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	4413      	add	r3, r2
 800995c:	881b      	ldrh	r3, [r3, #0]
 800995e:	b29b      	uxth	r3, r3
 8009960:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009964:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009968:	827b      	strh	r3, [r7, #18]
 800996a:	8a7b      	ldrh	r3, [r7, #18]
 800996c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009970:	827b      	strh	r3, [r7, #18]
 8009972:	8a7b      	ldrh	r3, [r7, #18]
 8009974:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009978:	827b      	strh	r3, [r7, #18]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	441a      	add	r2, r3
 8009984:	8a7b      	ldrh	r3, [r7, #18]
 8009986:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800998a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800998e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009996:	b29b      	uxth	r3, r3
 8009998:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	371c      	adds	r7, #28
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	460b      	mov	r3, r1
 80099b2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80099b4:	78fb      	ldrb	r3, [r7, #3]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d103      	bne.n	80099c2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2280      	movs	r2, #128	@ 0x80
 80099be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80099c2:	2300      	movs	r3, #0
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	370c      	adds	r7, #12
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80099de:	b29b      	uxth	r3, r3
 80099e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099e8:	b29a      	uxth	r2, r3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	370c      	adds	r7, #12
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr

080099fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80099fe:	b480      	push	{r7}
 8009a00:	b085      	sub	sp, #20
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009a10:	68fb      	ldr	r3, [r7, #12]
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3714      	adds	r7, #20
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr

08009a1e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009a1e:	b480      	push	{r7}
 8009a20:	b08b      	sub	sp, #44	@ 0x2c
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	60f8      	str	r0, [r7, #12]
 8009a26:	60b9      	str	r1, [r7, #8]
 8009a28:	4611      	mov	r1, r2
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	80fb      	strh	r3, [r7, #6]
 8009a30:	4613      	mov	r3, r2
 8009a32:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009a34:	88bb      	ldrh	r3, [r7, #4]
 8009a36:	3301      	adds	r3, #1
 8009a38:	085b      	lsrs	r3, r3, #1
 8009a3a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009a44:	88fa      	ldrh	r2, [r7, #6]
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	4413      	add	r3, r2
 8009a4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a4e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a54:	e01c      	b.n	8009a90 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	3301      	adds	r3, #1
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	b21b      	sxth	r3, r3
 8009a64:	021b      	lsls	r3, r3, #8
 8009a66:	b21a      	sxth	r2, r3
 8009a68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	b21b      	sxth	r3, r3
 8009a70:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009a72:	6a3b      	ldr	r3, [r7, #32]
 8009a74:	8a7a      	ldrh	r2, [r7, #18]
 8009a76:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	3302      	adds	r3, #2
 8009a7c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	3301      	adds	r3, #1
 8009a82:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	3301      	adds	r3, #1
 8009a88:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1df      	bne.n	8009a56 <USB_WritePMA+0x38>
  }
}
 8009a96:	bf00      	nop
 8009a98:	bf00      	nop
 8009a9a:	372c      	adds	r7, #44	@ 0x2c
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b08b      	sub	sp, #44	@ 0x2c
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	4611      	mov	r1, r2
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	460b      	mov	r3, r1
 8009ab4:	80fb      	strh	r3, [r7, #6]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009aba:	88bb      	ldrh	r3, [r7, #4]
 8009abc:	085b      	lsrs	r3, r3, #1
 8009abe:	b29b      	uxth	r3, r3
 8009ac0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009aca:	88fa      	ldrh	r2, [r7, #6]
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	4413      	add	r3, r2
 8009ad0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ad4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ada:	e018      	b.n	8009b0e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009adc:	6a3b      	ldr	r3, [r7, #32]
 8009ade:	881b      	ldrh	r3, [r3, #0]
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009ae4:	6a3b      	ldr	r3, [r7, #32]
 8009ae6:	3302      	adds	r3, #2
 8009ae8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	3301      	adds	r3, #1
 8009af6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	0a1b      	lsrs	r3, r3, #8
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	3301      	adds	r3, #1
 8009b06:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1e3      	bne.n	8009adc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009b14:	88bb      	ldrh	r3, [r7, #4]
 8009b16:	f003 0301 	and.w	r3, r3, #1
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d007      	beq.n	8009b30 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009b20:	6a3b      	ldr	r3, [r7, #32]
 8009b22:	881b      	ldrh	r3, [r3, #0]
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	b2da      	uxtb	r2, r3
 8009b2c:	69fb      	ldr	r3, [r7, #28]
 8009b2e:	701a      	strb	r2, [r3, #0]
  }
}
 8009b30:	bf00      	nop
 8009b32:	372c      	adds	r7, #44	@ 0x2c
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8009b40:	4907      	ldr	r1, [pc, #28]	@ (8009b60 <MX_FATFS_Init+0x24>)
 8009b42:	4808      	ldr	r0, [pc, #32]	@ (8009b64 <MX_FATFS_Init+0x28>)
 8009b44:	f001 fcf8 	bl	800b538 <FATFS_LinkDriver>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d002      	beq.n	8009b54 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8009b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009b52:	e003      	b.n	8009b5c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8009b54:	4b04      	ldr	r3, [pc, #16]	@ (8009b68 <MX_FATFS_Init+0x2c>)
 8009b56:	2201      	movs	r2, #1
 8009b58:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8009b5a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	200007a0 	.word	0x200007a0
 8009b64:	20000010 	.word	0x20000010
 8009b68:	200007a4 	.word	0x200007a4

08009b6c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	4603      	mov	r3, r0
 8009b74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 8009b76:	79fb      	ldrb	r3, [r7, #7]
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7f7 fe2d 	bl	80017d8 <USER_SPI_initialize>
 8009b7e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b082      	sub	sp, #8
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	4603      	mov	r3, r0
 8009b90:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 8009b92:	79fb      	ldrb	r3, [r7, #7]
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7f7 ff09 	bl	80019ac <USER_SPI_status>
 8009b9a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3708      	adds	r7, #8
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60b9      	str	r1, [r7, #8]
 8009bac:	607a      	str	r2, [r7, #4]
 8009bae:	603b      	str	r3, [r7, #0]
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 8009bb4:	7bf8      	ldrb	r0, [r7, #15]
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	f7f7 ff0c 	bl	80019d8 <USER_SPI_read>
 8009bc0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]
 8009bd4:	603b      	str	r3, [r7, #0]
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 8009bda:	7bf8      	ldrb	r0, [r7, #15]
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	68b9      	ldr	r1, [r7, #8]
 8009be2:	f7f7 ff5f 	bl	8001aa4 <USER_SPI_write>
 8009be6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3710      	adds	r7, #16
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	603a      	str	r2, [r7, #0]
 8009bfa:	71fb      	strb	r3, [r7, #7]
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 8009c00:	79b9      	ldrb	r1, [r7, #6]
 8009c02:	79fb      	ldrb	r3, [r7, #7]
 8009c04:	683a      	ldr	r2, [r7, #0]
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7f7 ffc8 	bl	8001b9c <USER_SPI_ioctl>
 8009c0c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3708      	adds	r7, #8
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
 8009c1e:	460b      	mov	r3, r1
 8009c20:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c22:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009c26:	f002 f957 	bl	800bed8 <USBD_static_malloc>
 8009c2a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d105      	bne.n	8009c3e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	e066      	b.n	8009d0c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	68fa      	ldr	r2, [r7, #12]
 8009c42:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	7c1b      	ldrb	r3, [r3, #16]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d119      	bne.n	8009c82 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c52:	2202      	movs	r2, #2
 8009c54:	2181      	movs	r1, #129	@ 0x81
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f001 ffe5 	bl	800bc26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c66:	2202      	movs	r2, #2
 8009c68:	2101      	movs	r1, #1
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f001 ffdb 	bl	800bc26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2210      	movs	r2, #16
 8009c7c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8009c80:	e016      	b.n	8009cb0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c82:	2340      	movs	r3, #64	@ 0x40
 8009c84:	2202      	movs	r2, #2
 8009c86:	2181      	movs	r1, #129	@ 0x81
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f001 ffcc 	bl	800bc26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2201      	movs	r2, #1
 8009c92:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c94:	2340      	movs	r3, #64	@ 0x40
 8009c96:	2202      	movs	r2, #2
 8009c98:	2101      	movs	r1, #1
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f001 ffc3 	bl	800bc26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2210      	movs	r2, #16
 8009cac:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009cb0:	2308      	movs	r3, #8
 8009cb2:	2203      	movs	r2, #3
 8009cb4:	2182      	movs	r1, #130	@ 0x82
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f001 ffb5 	bl	800bc26 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	7c1b      	ldrb	r3, [r3, #16]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d109      	bne.n	8009cfa <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009cec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cf0:	2101      	movs	r1, #1
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f002 f886 	bl	800be04 <USBD_LL_PrepareReceive>
 8009cf8:	e007      	b.n	8009d0a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009d00:	2340      	movs	r3, #64	@ 0x40
 8009d02:	2101      	movs	r1, #1
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f002 f87d 	bl	800be04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009d0a:	2300      	movs	r3, #0
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009d20:	2181      	movs	r1, #129	@ 0x81
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f001 ffa5 	bl	800bc72 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009d2e:	2101      	movs	r1, #1
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f001 ff9e 	bl	800bc72 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009d3e:	2182      	movs	r1, #130	@ 0x82
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f001 ff96 	bl	800bc72 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00e      	beq.n	8009d7e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d70:	4618      	mov	r0, r3
 8009d72:	f002 f8bf 	bl	800bef4 <USBD_static_free>
    pdev->pClassData = NULL;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d7e:	2300      	movs	r3, #0
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b086      	sub	sp, #24
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d98:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d101      	bne.n	8009db0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009dac:	2303      	movs	r3, #3
 8009dae:	e0af      	b.n	8009f10 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d03f      	beq.n	8009e3c <USBD_CDC_Setup+0xb4>
 8009dbc:	2b20      	cmp	r3, #32
 8009dbe:	f040 809f 	bne.w	8009f00 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	88db      	ldrh	r3, [r3, #6]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d02e      	beq.n	8009e28 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	b25b      	sxtb	r3, r3
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	da16      	bge.n	8009e02 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	683a      	ldr	r2, [r7, #0]
 8009dde:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009de0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009de2:	683a      	ldr	r2, [r7, #0]
 8009de4:	88d2      	ldrh	r2, [r2, #6]
 8009de6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	88db      	ldrh	r3, [r3, #6]
 8009dec:	2b07      	cmp	r3, #7
 8009dee:	bf28      	it	cs
 8009df0:	2307      	movcs	r3, #7
 8009df2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	89fa      	ldrh	r2, [r7, #14]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f001 facf 	bl	800b39e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009e00:	e085      	b.n	8009f0e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	785a      	ldrb	r2, [r3, #1]
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	88db      	ldrh	r3, [r3, #6]
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009e18:	6939      	ldr	r1, [r7, #16]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	88db      	ldrh	r3, [r3, #6]
 8009e1e:	461a      	mov	r2, r3
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f001 fae8 	bl	800b3f6 <USBD_CtlPrepareRx>
      break;
 8009e26:	e072      	b.n	8009f0e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	683a      	ldr	r2, [r7, #0]
 8009e32:	7850      	ldrb	r0, [r2, #1]
 8009e34:	2200      	movs	r2, #0
 8009e36:	6839      	ldr	r1, [r7, #0]
 8009e38:	4798      	blx	r3
      break;
 8009e3a:	e068      	b.n	8009f0e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	785b      	ldrb	r3, [r3, #1]
 8009e40:	2b0b      	cmp	r3, #11
 8009e42:	d852      	bhi.n	8009eea <USBD_CDC_Setup+0x162>
 8009e44:	a201      	add	r2, pc, #4	@ (adr r2, 8009e4c <USBD_CDC_Setup+0xc4>)
 8009e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e4a:	bf00      	nop
 8009e4c:	08009e7d 	.word	0x08009e7d
 8009e50:	08009ef9 	.word	0x08009ef9
 8009e54:	08009eeb 	.word	0x08009eeb
 8009e58:	08009eeb 	.word	0x08009eeb
 8009e5c:	08009eeb 	.word	0x08009eeb
 8009e60:	08009eeb 	.word	0x08009eeb
 8009e64:	08009eeb 	.word	0x08009eeb
 8009e68:	08009eeb 	.word	0x08009eeb
 8009e6c:	08009eeb 	.word	0x08009eeb
 8009e70:	08009eeb 	.word	0x08009eeb
 8009e74:	08009ea7 	.word	0x08009ea7
 8009e78:	08009ed1 	.word	0x08009ed1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b03      	cmp	r3, #3
 8009e86:	d107      	bne.n	8009e98 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009e88:	f107 030a 	add.w	r3, r7, #10
 8009e8c:	2202      	movs	r2, #2
 8009e8e:	4619      	mov	r1, r3
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f001 fa84 	bl	800b39e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e96:	e032      	b.n	8009efe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009e98:	6839      	ldr	r1, [r7, #0]
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f001 fa0e 	bl	800b2bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009ea0:	2303      	movs	r3, #3
 8009ea2:	75fb      	strb	r3, [r7, #23]
          break;
 8009ea4:	e02b      	b.n	8009efe <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eac:	b2db      	uxtb	r3, r3
 8009eae:	2b03      	cmp	r3, #3
 8009eb0:	d107      	bne.n	8009ec2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009eb2:	f107 030d 	add.w	r3, r7, #13
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	4619      	mov	r1, r3
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f001 fa6f 	bl	800b39e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ec0:	e01d      	b.n	8009efe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 f9f9 	bl	800b2bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009eca:	2303      	movs	r3, #3
 8009ecc:	75fb      	strb	r3, [r7, #23]
          break;
 8009ece:	e016      	b.n	8009efe <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed6:	b2db      	uxtb	r3, r3
 8009ed8:	2b03      	cmp	r3, #3
 8009eda:	d00f      	beq.n	8009efc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f001 f9ec 	bl	800b2bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009ee4:	2303      	movs	r3, #3
 8009ee6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009ee8:	e008      	b.n	8009efc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009eea:	6839      	ldr	r1, [r7, #0]
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f001 f9e5 	bl	800b2bc <USBD_CtlError>
          ret = USBD_FAIL;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	75fb      	strb	r3, [r7, #23]
          break;
 8009ef6:	e002      	b.n	8009efe <USBD_CDC_Setup+0x176>
          break;
 8009ef8:	bf00      	nop
 8009efa:	e008      	b.n	8009f0e <USBD_CDC_Setup+0x186>
          break;
 8009efc:	bf00      	nop
      }
      break;
 8009efe:	e006      	b.n	8009f0e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8009f00:	6839      	ldr	r1, [r7, #0]
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f001 f9da 	bl	800b2bc <USBD_CtlError>
      ret = USBD_FAIL;
 8009f08:	2303      	movs	r3, #3
 8009f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8009f0c:	bf00      	nop
  }

  return (uint8_t)ret;
 8009f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3718      	adds	r7, #24
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e04f      	b.n	8009fda <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f40:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f42:	78fa      	ldrb	r2, [r7, #3]
 8009f44:	6879      	ldr	r1, [r7, #4]
 8009f46:	4613      	mov	r3, r2
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4413      	add	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	440b      	add	r3, r1
 8009f50:	3318      	adds	r3, #24
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d029      	beq.n	8009fac <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009f58:	78fa      	ldrb	r2, [r7, #3]
 8009f5a:	6879      	ldr	r1, [r7, #4]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	440b      	add	r3, r1
 8009f66:	3318      	adds	r3, #24
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	78f9      	ldrb	r1, [r7, #3]
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	460b      	mov	r3, r1
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	440b      	add	r3, r1
 8009f74:	00db      	lsls	r3, r3, #3
 8009f76:	4403      	add	r3, r0
 8009f78:	3320      	adds	r3, #32
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009f80:	fb01 f303 	mul.w	r3, r1, r3
 8009f84:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d110      	bne.n	8009fac <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009f8a:	78fa      	ldrb	r2, [r7, #3]
 8009f8c:	6879      	ldr	r1, [r7, #4]
 8009f8e:	4613      	mov	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	440b      	add	r3, r1
 8009f98:	3318      	adds	r3, #24
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009f9e:	78f9      	ldrb	r1, [r7, #3]
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 ff0c 	bl	800bdc2 <USBD_LL_Transmit>
 8009faa:	e015      	b.n	8009fd8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d00b      	beq.n	8009fd8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009fc6:	691b      	ldr	r3, [r3, #16]
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009fce:	68ba      	ldr	r2, [r7, #8]
 8009fd0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009fd4:	78fa      	ldrb	r2, [r7, #3]
 8009fd6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b084      	sub	sp, #16
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
 8009fea:	460b      	mov	r3, r1
 8009fec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ff4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d101      	bne.n	800a004 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a000:	2303      	movs	r3, #3
 800a002:	e015      	b.n	800a030 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a004:	78fb      	ldrb	r3, [r7, #3]
 800a006:	4619      	mov	r1, r3
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f001 ff1c 	bl	800be46 <USBD_LL_GetRxDataSize>
 800a00e:	4602      	mov	r2, r0
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a02a:	4611      	mov	r1, r2
 800a02c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3710      	adds	r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a046:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d101      	bne.n	800a052 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a04e:	2303      	movs	r3, #3
 800a050:	e01a      	b.n	800a088 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d014      	beq.n	800a086 <USBD_CDC_EP0_RxReady+0x4e>
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a062:	2bff      	cmp	r3, #255	@ 0xff
 800a064:	d00f      	beq.n	800a086 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a074:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a076:	68fa      	ldr	r2, [r7, #12]
 800a078:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a07c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	22ff      	movs	r2, #255	@ 0xff
 800a082:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3710      	adds	r7, #16
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2243      	movs	r2, #67	@ 0x43
 800a09c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a09e:	4b03      	ldr	r3, [pc, #12]	@ (800a0ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	200000ac 	.word	0x200000ac

0800a0b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b083      	sub	sp, #12
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2243      	movs	r2, #67	@ 0x43
 800a0bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a0be:	4b03      	ldr	r3, [pc, #12]	@ (800a0cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	370c      	adds	r7, #12
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr
 800a0cc:	20000068 	.word	0x20000068

0800a0d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2243      	movs	r2, #67	@ 0x43
 800a0dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a0de:	4b03      	ldr	r3, [pc, #12]	@ (800a0ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	370c      	adds	r7, #12
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr
 800a0ec:	200000f0 	.word	0x200000f0

0800a0f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	220a      	movs	r2, #10
 800a0fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a0fe:	4b03      	ldr	r3, [pc, #12]	@ (800a10c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a100:	4618      	mov	r0, r3
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	20000024 	.word	0x20000024

0800a110 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d101      	bne.n	800a124 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a120:	2303      	movs	r3, #3
 800a122:	e004      	b.n	800a12e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	370c      	adds	r7, #12
 800a132:	46bd      	mov	sp, r7
 800a134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a138:	4770      	bx	lr

0800a13a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a13a:	b480      	push	{r7}
 800a13c:	b087      	sub	sp, #28
 800a13e:	af00      	add	r7, sp, #0
 800a140:	60f8      	str	r0, [r7, #12]
 800a142:	60b9      	str	r1, [r7, #8]
 800a144:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a14c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a154:	2303      	movs	r3, #3
 800a156:	e008      	b.n	800a16a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	371c      	adds	r7, #28
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr

0800a176 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a176:	b480      	push	{r7}
 800a178:	b085      	sub	sp, #20
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
 800a17e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a186:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d101      	bne.n	800a192 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a18e:	2303      	movs	r3, #3
 800a190:	e004      	b.n	800a19c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	683a      	ldr	r2, [r7, #0]
 800a196:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a19a:	2300      	movs	r3, #0
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3714      	adds	r7, #20
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1b6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d101      	bne.n	800a1ca <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a1c6:	2303      	movs	r3, #3
 800a1c8:	e01a      	b.n	800a200 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d114      	bne.n	800a1fe <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a1f2:	2181      	movs	r1, #129	@ 0x81
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f001 fde4 	bl	800bdc2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a216:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d101      	bne.n	800a226 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a222:	2303      	movs	r3, #3
 800a224:	e016      	b.n	800a254 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	7c1b      	ldrb	r3, [r3, #16]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d109      	bne.n	800a242 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a234:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a238:	2101      	movs	r1, #1
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f001 fde2 	bl	800be04 <USBD_LL_PrepareReceive>
 800a240:	e007      	b.n	800a252 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a248:	2340      	movs	r3, #64	@ 0x40
 800a24a:	2101      	movs	r1, #1
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f001 fdd9 	bl	800be04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b086      	sub	sp, #24
 800a260:	af00      	add	r7, sp, #0
 800a262:	60f8      	str	r0, [r7, #12]
 800a264:	60b9      	str	r1, [r7, #8]
 800a266:	4613      	mov	r3, r2
 800a268:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d101      	bne.n	800a274 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a270:	2303      	movs	r3, #3
 800a272:	e01f      	b.n	800a2b4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2200      	movs	r2, #0
 800a288:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d003      	beq.n	800a29a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	68ba      	ldr	r2, [r7, #8]
 800a296:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2201      	movs	r2, #1
 800a29e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	79fa      	ldrb	r2, [r7, #7]
 800a2a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f001 fc41 	bl	800bb30 <USBD_LL_Init>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a2b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3718      	adds	r7, #24
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d101      	bne.n	800a2d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	e016      	b.n	800a302 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	683a      	ldr	r2, [r7, #0]
 800a2d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00b      	beq.n	800a300 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f0:	f107 020e 	add.w	r2, r7, #14
 800a2f4:	4610      	mov	r0, r2
 800a2f6:	4798      	blx	r3
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3710      	adds	r7, #16
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b082      	sub	sp, #8
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f001 fc6c 	bl	800bbf0 <USBD_LL_Start>
 800a318:	4603      	mov	r3, r0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3708      	adds	r7, #8
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a322:	b480      	push	{r7}
 800a324:	b083      	sub	sp, #12
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a32a:	2300      	movs	r3, #0
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	370c      	adds	r7, #12
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr

0800a338 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	460b      	mov	r3, r1
 800a342:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a344:	2303      	movs	r3, #3
 800a346:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d009      	beq.n	800a366 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	78fa      	ldrb	r2, [r7, #3]
 800a35c:	4611      	mov	r1, r2
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	4798      	blx	r3
 800a362:	4603      	mov	r3, r0
 800a364:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a366:	7bfb      	ldrb	r3, [r7, #15]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3710      	adds	r7, #16
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	460b      	mov	r3, r1
 800a37a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a382:	2b00      	cmp	r3, #0
 800a384:	d007      	beq.n	800a396 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	78fa      	ldrb	r2, [r7, #3]
 800a390:	4611      	mov	r1, r2
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	4798      	blx	r3
  }

  return USBD_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3708      	adds	r7, #8
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f000 ff48 	bl	800b248 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a3d4:	f003 031f 	and.w	r3, r3, #31
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d01a      	beq.n	800a412 <USBD_LL_SetupStage+0x72>
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d822      	bhi.n	800a426 <USBD_LL_SetupStage+0x86>
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d002      	beq.n	800a3ea <USBD_LL_SetupStage+0x4a>
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d00a      	beq.n	800a3fe <USBD_LL_SetupStage+0x5e>
 800a3e8:	e01d      	b.n	800a426 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 f9f0 	bl	800a7d8 <USBD_StdDevReq>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a3fc:	e020      	b.n	800a440 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a404:	4619      	mov	r1, r3
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 fa54 	bl	800a8b4 <USBD_StdItfReq>
 800a40c:	4603      	mov	r3, r0
 800a40e:	73fb      	strb	r3, [r7, #15]
      break;
 800a410:	e016      	b.n	800a440 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a418:	4619      	mov	r1, r3
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 fa93 	bl	800a946 <USBD_StdEPReq>
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]
      break;
 800a424:	e00c      	b.n	800a440 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a42c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a430:	b2db      	uxtb	r3, r3
 800a432:	4619      	mov	r1, r3
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f001 fc3b 	bl	800bcb0 <USBD_LL_StallEP>
 800a43a:	4603      	mov	r3, r0
 800a43c:	73fb      	strb	r3, [r7, #15]
      break;
 800a43e:	bf00      	nop
  }

  return ret;
 800a440:	7bfb      	ldrb	r3, [r7, #15]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3710      	adds	r7, #16
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b086      	sub	sp, #24
 800a44e:	af00      	add	r7, sp, #0
 800a450:	60f8      	str	r0, [r7, #12]
 800a452:	460b      	mov	r3, r1
 800a454:	607a      	str	r2, [r7, #4]
 800a456:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a458:	7afb      	ldrb	r3, [r7, #11]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d138      	bne.n	800a4d0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a464:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a46c:	2b03      	cmp	r3, #3
 800a46e:	d14a      	bne.n	800a506 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	689a      	ldr	r2, [r3, #8]
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d913      	bls.n	800a4a4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	689a      	ldr	r2, [r3, #8]
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	1ad2      	subs	r2, r2, r3
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	68da      	ldr	r2, [r3, #12]
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	4293      	cmp	r3, r2
 800a494:	bf28      	it	cs
 800a496:	4613      	movcs	r3, r2
 800a498:	461a      	mov	r2, r3
 800a49a:	6879      	ldr	r1, [r7, #4]
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f000 ffc7 	bl	800b430 <USBD_CtlContinueRx>
 800a4a2:	e030      	b.n	800a506 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	2b03      	cmp	r3, #3
 800a4ae:	d10b      	bne.n	800a4c8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4b6:	691b      	ldr	r3, [r3, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d005      	beq.n	800a4c8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4c2:	691b      	ldr	r3, [r3, #16]
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f000 ffc2 	bl	800b452 <USBD_CtlSendStatus>
 800a4ce:	e01a      	b.n	800a506 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b03      	cmp	r3, #3
 800a4da:	d114      	bne.n	800a506 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4e2:	699b      	ldr	r3, [r3, #24]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d00e      	beq.n	800a506 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ee:	699b      	ldr	r3, [r3, #24]
 800a4f0:	7afa      	ldrb	r2, [r7, #11]
 800a4f2:	4611      	mov	r1, r2
 800a4f4:	68f8      	ldr	r0, [r7, #12]
 800a4f6:	4798      	blx	r3
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a4fc:	7dfb      	ldrb	r3, [r7, #23]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d001      	beq.n	800a506 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	e000      	b.n	800a508 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3718      	adds	r7, #24
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	460b      	mov	r3, r1
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a51e:	7afb      	ldrb	r3, [r7, #11]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d16b      	bne.n	800a5fc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	3314      	adds	r3, #20
 800a528:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a530:	2b02      	cmp	r3, #2
 800a532:	d156      	bne.n	800a5e2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	689a      	ldr	r2, [r3, #8]
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	68db      	ldr	r3, [r3, #12]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d914      	bls.n	800a56a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	689a      	ldr	r2, [r3, #8]
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	1ad2      	subs	r2, r2, r3
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	461a      	mov	r2, r3
 800a554:	6879      	ldr	r1, [r7, #4]
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	f000 ff3c 	bl	800b3d4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a55c:	2300      	movs	r3, #0
 800a55e:	2200      	movs	r2, #0
 800a560:	2100      	movs	r1, #0
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f001 fc4e 	bl	800be04 <USBD_LL_PrepareReceive>
 800a568:	e03b      	b.n	800a5e2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	68da      	ldr	r2, [r3, #12]
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	429a      	cmp	r2, r3
 800a574:	d11c      	bne.n	800a5b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	685a      	ldr	r2, [r3, #4]
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a57e:	429a      	cmp	r2, r3
 800a580:	d316      	bcc.n	800a5b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	685a      	ldr	r2, [r3, #4]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d20f      	bcs.n	800a5b0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a590:	2200      	movs	r2, #0
 800a592:	2100      	movs	r1, #0
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 ff1d 	bl	800b3d4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2200      	movs	r2, #0
 800a59e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f001 fc2b 	bl	800be04 <USBD_LL_PrepareReceive>
 800a5ae:	e018      	b.n	800a5e2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	2b03      	cmp	r3, #3
 800a5ba:	d10b      	bne.n	800a5d4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d005      	beq.n	800a5d4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	68f8      	ldr	r0, [r7, #12]
 800a5d2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5d4:	2180      	movs	r1, #128	@ 0x80
 800a5d6:	68f8      	ldr	r0, [r7, #12]
 800a5d8:	f001 fb6a 	bl	800bcb0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f000 ff4b 	bl	800b478 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d122      	bne.n	800a632 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a5ec:	68f8      	ldr	r0, [r7, #12]
 800a5ee:	f7ff fe98 	bl	800a322 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a5fa:	e01a      	b.n	800a632 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a602:	b2db      	uxtb	r3, r3
 800a604:	2b03      	cmp	r3, #3
 800a606:	d114      	bne.n	800a632 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a60e:	695b      	ldr	r3, [r3, #20]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00e      	beq.n	800a632 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a61a:	695b      	ldr	r3, [r3, #20]
 800a61c:	7afa      	ldrb	r2, [r7, #11]
 800a61e:	4611      	mov	r1, r2
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	4798      	blx	r3
 800a624:	4603      	mov	r3, r0
 800a626:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a628:	7dfb      	ldrb	r3, [r7, #23]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d001      	beq.n	800a632 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a62e:	7dfb      	ldrb	r3, [r7, #23]
 800a630:	e000      	b.n	800a634 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3718      	adds	r7, #24
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d101      	bne.n	800a670 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a66c:	2303      	movs	r3, #3
 800a66e:	e02f      	b.n	800a6d0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00f      	beq.n	800a69a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d009      	beq.n	800a69a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	6852      	ldr	r2, [r2, #4]
 800a692:	b2d2      	uxtb	r2, r2
 800a694:	4611      	mov	r1, r2
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a69a:	2340      	movs	r3, #64	@ 0x40
 800a69c:	2200      	movs	r2, #0
 800a69e:	2100      	movs	r1, #0
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f001 fac0 	bl	800bc26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2240      	movs	r2, #64	@ 0x40
 800a6b2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a6b6:	2340      	movs	r3, #64	@ 0x40
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	2180      	movs	r1, #128	@ 0x80
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f001 fab2 	bl	800bc26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2240      	movs	r2, #64	@ 0x40
 800a6cc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3708      	adds	r7, #8
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	78fa      	ldrb	r2, [r7, #3]
 800a6e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	370c      	adds	r7, #12
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a706:	b2da      	uxtb	r2, r3
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2204      	movs	r2, #4
 800a712:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a724:	b480      	push	{r7}
 800a726:	b083      	sub	sp, #12
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a732:	b2db      	uxtb	r3, r3
 800a734:	2b04      	cmp	r3, #4
 800a736:	d106      	bne.n	800a746 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a73e:	b2da      	uxtb	r2, r3
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	370c      	adds	r7, #12
 800a74c:	46bd      	mov	sp, r7
 800a74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a752:	4770      	bx	lr

0800a754 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a762:	2b00      	cmp	r3, #0
 800a764:	d101      	bne.n	800a76a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a766:	2303      	movs	r3, #3
 800a768:	e012      	b.n	800a790 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a770:	b2db      	uxtb	r3, r3
 800a772:	2b03      	cmp	r3, #3
 800a774:	d10b      	bne.n	800a78e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a77c:	69db      	ldr	r3, [r3, #28]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d005      	beq.n	800a78e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a788:	69db      	ldr	r3, [r3, #28]
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3708      	adds	r7, #8
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a798:	b480      	push	{r7}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a7b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a7ba:	021b      	lsls	r3, r3, #8
 800a7bc:	b21a      	sxth	r2, r3
 800a7be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	b21b      	sxth	r3, r3
 800a7c6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a7c8:	89fb      	ldrh	r3, [r7, #14]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	371c      	adds	r7, #28
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
	...

0800a7d8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a7ee:	2b40      	cmp	r3, #64	@ 0x40
 800a7f0:	d005      	beq.n	800a7fe <USBD_StdDevReq+0x26>
 800a7f2:	2b40      	cmp	r3, #64	@ 0x40
 800a7f4:	d853      	bhi.n	800a89e <USBD_StdDevReq+0xc6>
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d00b      	beq.n	800a812 <USBD_StdDevReq+0x3a>
 800a7fa:	2b20      	cmp	r3, #32
 800a7fc:	d14f      	bne.n	800a89e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	6839      	ldr	r1, [r7, #0]
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	4798      	blx	r3
 800a80c:	4603      	mov	r3, r0
 800a80e:	73fb      	strb	r3, [r7, #15]
      break;
 800a810:	e04a      	b.n	800a8a8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	785b      	ldrb	r3, [r3, #1]
 800a816:	2b09      	cmp	r3, #9
 800a818:	d83b      	bhi.n	800a892 <USBD_StdDevReq+0xba>
 800a81a:	a201      	add	r2, pc, #4	@ (adr r2, 800a820 <USBD_StdDevReq+0x48>)
 800a81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a820:	0800a875 	.word	0x0800a875
 800a824:	0800a889 	.word	0x0800a889
 800a828:	0800a893 	.word	0x0800a893
 800a82c:	0800a87f 	.word	0x0800a87f
 800a830:	0800a893 	.word	0x0800a893
 800a834:	0800a853 	.word	0x0800a853
 800a838:	0800a849 	.word	0x0800a849
 800a83c:	0800a893 	.word	0x0800a893
 800a840:	0800a86b 	.word	0x0800a86b
 800a844:	0800a85d 	.word	0x0800a85d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a848:	6839      	ldr	r1, [r7, #0]
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f9de 	bl	800ac0c <USBD_GetDescriptor>
          break;
 800a850:	e024      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a852:	6839      	ldr	r1, [r7, #0]
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 fb6d 	bl	800af34 <USBD_SetAddress>
          break;
 800a85a:	e01f      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a85c:	6839      	ldr	r1, [r7, #0]
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fbac 	bl	800afbc <USBD_SetConfig>
 800a864:	4603      	mov	r3, r0
 800a866:	73fb      	strb	r3, [r7, #15]
          break;
 800a868:	e018      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a86a:	6839      	ldr	r1, [r7, #0]
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fc4b 	bl	800b108 <USBD_GetConfig>
          break;
 800a872:	e013      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a874:	6839      	ldr	r1, [r7, #0]
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 fc7c 	bl	800b174 <USBD_GetStatus>
          break;
 800a87c:	e00e      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fcab 	bl	800b1dc <USBD_SetFeature>
          break;
 800a886:	e009      	b.n	800a89c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fcba 	bl	800b204 <USBD_ClrFeature>
          break;
 800a890:	e004      	b.n	800a89c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a892:	6839      	ldr	r1, [r7, #0]
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 fd11 	bl	800b2bc <USBD_CtlError>
          break;
 800a89a:	bf00      	nop
      }
      break;
 800a89c:	e004      	b.n	800a8a8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fd0b 	bl	800b2bc <USBD_CtlError>
      break;
 800a8a6:	bf00      	nop
  }

  return ret;
 800a8a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3710      	adds	r7, #16
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
 800a8b2:	bf00      	nop

0800a8b4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d005      	beq.n	800a8da <USBD_StdItfReq+0x26>
 800a8ce:	2b40      	cmp	r3, #64	@ 0x40
 800a8d0:	d82f      	bhi.n	800a932 <USBD_StdItfReq+0x7e>
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d001      	beq.n	800a8da <USBD_StdItfReq+0x26>
 800a8d6:	2b20      	cmp	r3, #32
 800a8d8:	d12b      	bne.n	800a932 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	3b01      	subs	r3, #1
 800a8e4:	2b02      	cmp	r3, #2
 800a8e6:	d81d      	bhi.n	800a924 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	889b      	ldrh	r3, [r3, #4]
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d813      	bhi.n	800a91a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	4798      	blx	r3
 800a900:	4603      	mov	r3, r0
 800a902:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	88db      	ldrh	r3, [r3, #6]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d110      	bne.n	800a92e <USBD_StdItfReq+0x7a>
 800a90c:	7bfb      	ldrb	r3, [r7, #15]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d10d      	bne.n	800a92e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f000 fd9d 	bl	800b452 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a918:	e009      	b.n	800a92e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a91a:	6839      	ldr	r1, [r7, #0]
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fccd 	bl	800b2bc <USBD_CtlError>
          break;
 800a922:	e004      	b.n	800a92e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a924:	6839      	ldr	r1, [r7, #0]
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 fcc8 	bl	800b2bc <USBD_CtlError>
          break;
 800a92c:	e000      	b.n	800a930 <USBD_StdItfReq+0x7c>
          break;
 800a92e:	bf00      	nop
      }
      break;
 800a930:	e004      	b.n	800a93c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a932:	6839      	ldr	r1, [r7, #0]
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fcc1 	bl	800b2bc <USBD_CtlError>
      break;
 800a93a:	bf00      	nop
  }

  return ret;
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a950:	2300      	movs	r3, #0
 800a952:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	889b      	ldrh	r3, [r3, #4]
 800a958:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a962:	2b40      	cmp	r3, #64	@ 0x40
 800a964:	d007      	beq.n	800a976 <USBD_StdEPReq+0x30>
 800a966:	2b40      	cmp	r3, #64	@ 0x40
 800a968:	f200 8145 	bhi.w	800abf6 <USBD_StdEPReq+0x2b0>
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00c      	beq.n	800a98a <USBD_StdEPReq+0x44>
 800a970:	2b20      	cmp	r3, #32
 800a972:	f040 8140 	bne.w	800abf6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	4798      	blx	r3
 800a984:	4603      	mov	r3, r0
 800a986:	73fb      	strb	r3, [r7, #15]
      break;
 800a988:	e13a      	b.n	800ac00 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	785b      	ldrb	r3, [r3, #1]
 800a98e:	2b03      	cmp	r3, #3
 800a990:	d007      	beq.n	800a9a2 <USBD_StdEPReq+0x5c>
 800a992:	2b03      	cmp	r3, #3
 800a994:	f300 8129 	bgt.w	800abea <USBD_StdEPReq+0x2a4>
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d07f      	beq.n	800aa9c <USBD_StdEPReq+0x156>
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d03c      	beq.n	800aa1a <USBD_StdEPReq+0xd4>
 800a9a0:	e123      	b.n	800abea <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d002      	beq.n	800a9b4 <USBD_StdEPReq+0x6e>
 800a9ae:	2b03      	cmp	r3, #3
 800a9b0:	d016      	beq.n	800a9e0 <USBD_StdEPReq+0x9a>
 800a9b2:	e02c      	b.n	800aa0e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9b4:	7bbb      	ldrb	r3, [r7, #14]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00d      	beq.n	800a9d6 <USBD_StdEPReq+0x90>
 800a9ba:	7bbb      	ldrb	r3, [r7, #14]
 800a9bc:	2b80      	cmp	r3, #128	@ 0x80
 800a9be:	d00a      	beq.n	800a9d6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a9c0:	7bbb      	ldrb	r3, [r7, #14]
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f001 f973 	bl	800bcb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9ca:	2180      	movs	r1, #128	@ 0x80
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f001 f96f 	bl	800bcb0 <USBD_LL_StallEP>
 800a9d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a9d4:	e020      	b.n	800aa18 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a9d6:	6839      	ldr	r1, [r7, #0]
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 fc6f 	bl	800b2bc <USBD_CtlError>
              break;
 800a9de:	e01b      	b.n	800aa18 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	885b      	ldrh	r3, [r3, #2]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d10e      	bne.n	800aa06 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a9e8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d00b      	beq.n	800aa06 <USBD_StdEPReq+0xc0>
 800a9ee:	7bbb      	ldrb	r3, [r7, #14]
 800a9f0:	2b80      	cmp	r3, #128	@ 0x80
 800a9f2:	d008      	beq.n	800aa06 <USBD_StdEPReq+0xc0>
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	88db      	ldrh	r3, [r3, #6]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d104      	bne.n	800aa06 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a9fc:	7bbb      	ldrb	r3, [r7, #14]
 800a9fe:	4619      	mov	r1, r3
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f001 f955 	bl	800bcb0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fd23 	bl	800b452 <USBD_CtlSendStatus>

              break;
 800aa0c:	e004      	b.n	800aa18 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fc53 	bl	800b2bc <USBD_CtlError>
              break;
 800aa16:	bf00      	nop
          }
          break;
 800aa18:	e0ec      	b.n	800abf4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	2b02      	cmp	r3, #2
 800aa24:	d002      	beq.n	800aa2c <USBD_StdEPReq+0xe6>
 800aa26:	2b03      	cmp	r3, #3
 800aa28:	d016      	beq.n	800aa58 <USBD_StdEPReq+0x112>
 800aa2a:	e030      	b.n	800aa8e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa2c:	7bbb      	ldrb	r3, [r7, #14]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00d      	beq.n	800aa4e <USBD_StdEPReq+0x108>
 800aa32:	7bbb      	ldrb	r3, [r7, #14]
 800aa34:	2b80      	cmp	r3, #128	@ 0x80
 800aa36:	d00a      	beq.n	800aa4e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa38:	7bbb      	ldrb	r3, [r7, #14]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f001 f937 	bl	800bcb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa42:	2180      	movs	r1, #128	@ 0x80
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f001 f933 	bl	800bcb0 <USBD_LL_StallEP>
 800aa4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa4c:	e025      	b.n	800aa9a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800aa4e:	6839      	ldr	r1, [r7, #0]
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 fc33 	bl	800b2bc <USBD_CtlError>
              break;
 800aa56:	e020      	b.n	800aa9a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	885b      	ldrh	r3, [r3, #2]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d11b      	bne.n	800aa98 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aa60:	7bbb      	ldrb	r3, [r7, #14]
 800aa62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d004      	beq.n	800aa74 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aa6a:	7bbb      	ldrb	r3, [r7, #14]
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f001 f93d 	bl	800bcee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f000 fcec 	bl	800b452 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	6839      	ldr	r1, [r7, #0]
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	4798      	blx	r3
 800aa88:	4603      	mov	r3, r0
 800aa8a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800aa8c:	e004      	b.n	800aa98 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800aa8e:	6839      	ldr	r1, [r7, #0]
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 fc13 	bl	800b2bc <USBD_CtlError>
              break;
 800aa96:	e000      	b.n	800aa9a <USBD_StdEPReq+0x154>
              break;
 800aa98:	bf00      	nop
          }
          break;
 800aa9a:	e0ab      	b.n	800abf4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d002      	beq.n	800aaae <USBD_StdEPReq+0x168>
 800aaa8:	2b03      	cmp	r3, #3
 800aaaa:	d032      	beq.n	800ab12 <USBD_StdEPReq+0x1cc>
 800aaac:	e097      	b.n	800abde <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aaae:	7bbb      	ldrb	r3, [r7, #14]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d007      	beq.n	800aac4 <USBD_StdEPReq+0x17e>
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	2b80      	cmp	r3, #128	@ 0x80
 800aab8:	d004      	beq.n	800aac4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800aaba:	6839      	ldr	r1, [r7, #0]
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 fbfd 	bl	800b2bc <USBD_CtlError>
                break;
 800aac2:	e091      	b.n	800abe8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aac4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	da0b      	bge.n	800aae4 <USBD_StdEPReq+0x19e>
 800aacc:	7bbb      	ldrb	r3, [r7, #14]
 800aace:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aad2:	4613      	mov	r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	4413      	add	r3, r2
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	3310      	adds	r3, #16
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	4413      	add	r3, r2
 800aae0:	3304      	adds	r3, #4
 800aae2:	e00b      	b.n	800aafc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aae4:	7bbb      	ldrb	r3, [r7, #14]
 800aae6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aaea:	4613      	mov	r3, r2
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	4413      	add	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aaf6:	687a      	ldr	r2, [r7, #4]
 800aaf8:	4413      	add	r3, r2
 800aafa:	3304      	adds	r3, #4
 800aafc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	2200      	movs	r2, #0
 800ab02:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	2202      	movs	r2, #2
 800ab08:	4619      	mov	r1, r3
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fc47 	bl	800b39e <USBD_CtlSendData>
              break;
 800ab10:	e06a      	b.n	800abe8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	da11      	bge.n	800ab3e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab1a:	7bbb      	ldrb	r3, [r7, #14]
 800ab1c:	f003 020f 	and.w	r2, r3, #15
 800ab20:	6879      	ldr	r1, [r7, #4]
 800ab22:	4613      	mov	r3, r2
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	4413      	add	r3, r2
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	440b      	add	r3, r1
 800ab2c:	3324      	adds	r3, #36	@ 0x24
 800ab2e:	881b      	ldrh	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d117      	bne.n	800ab64 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ab34:	6839      	ldr	r1, [r7, #0]
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 fbc0 	bl	800b2bc <USBD_CtlError>
                  break;
 800ab3c:	e054      	b.n	800abe8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ab3e:	7bbb      	ldrb	r3, [r7, #14]
 800ab40:	f003 020f 	and.w	r2, r3, #15
 800ab44:	6879      	ldr	r1, [r7, #4]
 800ab46:	4613      	mov	r3, r2
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	4413      	add	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	440b      	add	r3, r1
 800ab50:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ab54:	881b      	ldrh	r3, [r3, #0]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d104      	bne.n	800ab64 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ab5a:	6839      	ldr	r1, [r7, #0]
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 fbad 	bl	800b2bc <USBD_CtlError>
                  break;
 800ab62:	e041      	b.n	800abe8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	da0b      	bge.n	800ab84 <USBD_StdEPReq+0x23e>
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab72:	4613      	mov	r3, r2
 800ab74:	009b      	lsls	r3, r3, #2
 800ab76:	4413      	add	r3, r2
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	3310      	adds	r3, #16
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	4413      	add	r3, r2
 800ab80:	3304      	adds	r3, #4
 800ab82:	e00b      	b.n	800ab9c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab84:	7bbb      	ldrb	r3, [r7, #14]
 800ab86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	009b      	lsls	r3, r3, #2
 800ab8e:	4413      	add	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab96:	687a      	ldr	r2, [r7, #4]
 800ab98:	4413      	add	r3, r2
 800ab9a:	3304      	adds	r3, #4
 800ab9c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d002      	beq.n	800abaa <USBD_StdEPReq+0x264>
 800aba4:	7bbb      	ldrb	r3, [r7, #14]
 800aba6:	2b80      	cmp	r3, #128	@ 0x80
 800aba8:	d103      	bne.n	800abb2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	2200      	movs	r2, #0
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	e00e      	b.n	800abd0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800abb2:	7bbb      	ldrb	r3, [r7, #14]
 800abb4:	4619      	mov	r1, r3
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f001 f8b8 	bl	800bd2c <USBD_LL_IsStallEP>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d003      	beq.n	800abca <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	2201      	movs	r2, #1
 800abc6:	601a      	str	r2, [r3, #0]
 800abc8:	e002      	b.n	800abd0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	2200      	movs	r2, #0
 800abce:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	2202      	movs	r2, #2
 800abd4:	4619      	mov	r1, r3
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 fbe1 	bl	800b39e <USBD_CtlSendData>
              break;
 800abdc:	e004      	b.n	800abe8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800abde:	6839      	ldr	r1, [r7, #0]
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 fb6b 	bl	800b2bc <USBD_CtlError>
              break;
 800abe6:	bf00      	nop
          }
          break;
 800abe8:	e004      	b.n	800abf4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800abea:	6839      	ldr	r1, [r7, #0]
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 fb65 	bl	800b2bc <USBD_CtlError>
          break;
 800abf2:	bf00      	nop
      }
      break;
 800abf4:	e004      	b.n	800ac00 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800abf6:	6839      	ldr	r1, [r7, #0]
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fb5f 	bl	800b2bc <USBD_CtlError>
      break;
 800abfe:	bf00      	nop
  }

  return ret;
 800ac00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
	...

0800ac0c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac16:	2300      	movs	r3, #0
 800ac18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	885b      	ldrh	r3, [r3, #2]
 800ac26:	0a1b      	lsrs	r3, r3, #8
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	2b0e      	cmp	r3, #14
 800ac2e:	f200 8152 	bhi.w	800aed6 <USBD_GetDescriptor+0x2ca>
 800ac32:	a201      	add	r2, pc, #4	@ (adr r2, 800ac38 <USBD_GetDescriptor+0x2c>)
 800ac34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac38:	0800aca9 	.word	0x0800aca9
 800ac3c:	0800acc1 	.word	0x0800acc1
 800ac40:	0800ad01 	.word	0x0800ad01
 800ac44:	0800aed7 	.word	0x0800aed7
 800ac48:	0800aed7 	.word	0x0800aed7
 800ac4c:	0800ae77 	.word	0x0800ae77
 800ac50:	0800aea3 	.word	0x0800aea3
 800ac54:	0800aed7 	.word	0x0800aed7
 800ac58:	0800aed7 	.word	0x0800aed7
 800ac5c:	0800aed7 	.word	0x0800aed7
 800ac60:	0800aed7 	.word	0x0800aed7
 800ac64:	0800aed7 	.word	0x0800aed7
 800ac68:	0800aed7 	.word	0x0800aed7
 800ac6c:	0800aed7 	.word	0x0800aed7
 800ac70:	0800ac75 	.word	0x0800ac75
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac7a:	69db      	ldr	r3, [r3, #28]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d00b      	beq.n	800ac98 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac86:	69db      	ldr	r3, [r3, #28]
 800ac88:	687a      	ldr	r2, [r7, #4]
 800ac8a:	7c12      	ldrb	r2, [r2, #16]
 800ac8c:	f107 0108 	add.w	r1, r7, #8
 800ac90:	4610      	mov	r0, r2
 800ac92:	4798      	blx	r3
 800ac94:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac96:	e126      	b.n	800aee6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac98:	6839      	ldr	r1, [r7, #0]
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 fb0e 	bl	800b2bc <USBD_CtlError>
        err++;
 800aca0:	7afb      	ldrb	r3, [r7, #11]
 800aca2:	3301      	adds	r3, #1
 800aca4:	72fb      	strb	r3, [r7, #11]
      break;
 800aca6:	e11e      	b.n	800aee6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	7c12      	ldrb	r2, [r2, #16]
 800acb4:	f107 0108 	add.w	r1, r7, #8
 800acb8:	4610      	mov	r0, r2
 800acba:	4798      	blx	r3
 800acbc:	60f8      	str	r0, [r7, #12]
      break;
 800acbe:	e112      	b.n	800aee6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	7c1b      	ldrb	r3, [r3, #16]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d10d      	bne.n	800ace4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd0:	f107 0208 	add.w	r2, r7, #8
 800acd4:	4610      	mov	r0, r2
 800acd6:	4798      	blx	r3
 800acd8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	3301      	adds	r3, #1
 800acde:	2202      	movs	r2, #2
 800ace0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ace2:	e100      	b.n	800aee6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acec:	f107 0208 	add.w	r2, r7, #8
 800acf0:	4610      	mov	r0, r2
 800acf2:	4798      	blx	r3
 800acf4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3301      	adds	r3, #1
 800acfa:	2202      	movs	r2, #2
 800acfc:	701a      	strb	r2, [r3, #0]
      break;
 800acfe:	e0f2      	b.n	800aee6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	885b      	ldrh	r3, [r3, #2]
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	2b05      	cmp	r3, #5
 800ad08:	f200 80ac 	bhi.w	800ae64 <USBD_GetDescriptor+0x258>
 800ad0c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad14 <USBD_GetDescriptor+0x108>)
 800ad0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad12:	bf00      	nop
 800ad14:	0800ad2d 	.word	0x0800ad2d
 800ad18:	0800ad61 	.word	0x0800ad61
 800ad1c:	0800ad95 	.word	0x0800ad95
 800ad20:	0800adc9 	.word	0x0800adc9
 800ad24:	0800adfd 	.word	0x0800adfd
 800ad28:	0800ae31 	.word	0x0800ae31
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d00b      	beq.n	800ad50 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	7c12      	ldrb	r2, [r2, #16]
 800ad44:	f107 0108 	add.w	r1, r7, #8
 800ad48:	4610      	mov	r0, r2
 800ad4a:	4798      	blx	r3
 800ad4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad4e:	e091      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad50:	6839      	ldr	r1, [r7, #0]
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 fab2 	bl	800b2bc <USBD_CtlError>
            err++;
 800ad58:	7afb      	ldrb	r3, [r7, #11]
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ad5e:	e089      	b.n	800ae74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d00b      	beq.n	800ad84 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad72:	689b      	ldr	r3, [r3, #8]
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	7c12      	ldrb	r2, [r2, #16]
 800ad78:	f107 0108 	add.w	r1, r7, #8
 800ad7c:	4610      	mov	r0, r2
 800ad7e:	4798      	blx	r3
 800ad80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad82:	e077      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad84:	6839      	ldr	r1, [r7, #0]
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 fa98 	bl	800b2bc <USBD_CtlError>
            err++;
 800ad8c:	7afb      	ldrb	r3, [r7, #11]
 800ad8e:	3301      	adds	r3, #1
 800ad90:	72fb      	strb	r3, [r7, #11]
          break;
 800ad92:	e06f      	b.n	800ae74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d00b      	beq.n	800adb8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	687a      	ldr	r2, [r7, #4]
 800adaa:	7c12      	ldrb	r2, [r2, #16]
 800adac:	f107 0108 	add.w	r1, r7, #8
 800adb0:	4610      	mov	r0, r2
 800adb2:	4798      	blx	r3
 800adb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adb6:	e05d      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adb8:	6839      	ldr	r1, [r7, #0]
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 fa7e 	bl	800b2bc <USBD_CtlError>
            err++;
 800adc0:	7afb      	ldrb	r3, [r7, #11]
 800adc2:	3301      	adds	r3, #1
 800adc4:	72fb      	strb	r3, [r7, #11]
          break;
 800adc6:	e055      	b.n	800ae74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d00b      	beq.n	800adec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	7c12      	ldrb	r2, [r2, #16]
 800ade0:	f107 0108 	add.w	r1, r7, #8
 800ade4:	4610      	mov	r0, r2
 800ade6:	4798      	blx	r3
 800ade8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adea:	e043      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adec:	6839      	ldr	r1, [r7, #0]
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 fa64 	bl	800b2bc <USBD_CtlError>
            err++;
 800adf4:	7afb      	ldrb	r3, [r7, #11]
 800adf6:	3301      	adds	r3, #1
 800adf8:	72fb      	strb	r3, [r7, #11]
          break;
 800adfa:	e03b      	b.n	800ae74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae02:	695b      	ldr	r3, [r3, #20]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d00b      	beq.n	800ae20 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae0e:	695b      	ldr	r3, [r3, #20]
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	7c12      	ldrb	r2, [r2, #16]
 800ae14:	f107 0108 	add.w	r1, r7, #8
 800ae18:	4610      	mov	r0, r2
 800ae1a:	4798      	blx	r3
 800ae1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae1e:	e029      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae20:	6839      	ldr	r1, [r7, #0]
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f000 fa4a 	bl	800b2bc <USBD_CtlError>
            err++;
 800ae28:	7afb      	ldrb	r3, [r7, #11]
 800ae2a:	3301      	adds	r3, #1
 800ae2c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae2e:	e021      	b.n	800ae74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00b      	beq.n	800ae54 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae42:	699b      	ldr	r3, [r3, #24]
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	7c12      	ldrb	r2, [r2, #16]
 800ae48:	f107 0108 	add.w	r1, r7, #8
 800ae4c:	4610      	mov	r0, r2
 800ae4e:	4798      	blx	r3
 800ae50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae52:	e00f      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 fa30 	bl	800b2bc <USBD_CtlError>
            err++;
 800ae5c:	7afb      	ldrb	r3, [r7, #11]
 800ae5e:	3301      	adds	r3, #1
 800ae60:	72fb      	strb	r3, [r7, #11]
          break;
 800ae62:	e007      	b.n	800ae74 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ae64:	6839      	ldr	r1, [r7, #0]
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa28 	bl	800b2bc <USBD_CtlError>
          err++;
 800ae6c:	7afb      	ldrb	r3, [r7, #11]
 800ae6e:	3301      	adds	r3, #1
 800ae70:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800ae72:	bf00      	nop
      }
      break;
 800ae74:	e037      	b.n	800aee6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	7c1b      	ldrb	r3, [r3, #16]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d109      	bne.n	800ae92 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae86:	f107 0208 	add.w	r2, r7, #8
 800ae8a:	4610      	mov	r0, r2
 800ae8c:	4798      	blx	r3
 800ae8e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae90:	e029      	b.n	800aee6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ae92:	6839      	ldr	r1, [r7, #0]
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f000 fa11 	bl	800b2bc <USBD_CtlError>
        err++;
 800ae9a:	7afb      	ldrb	r3, [r7, #11]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	72fb      	strb	r3, [r7, #11]
      break;
 800aea0:	e021      	b.n	800aee6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	7c1b      	ldrb	r3, [r3, #16]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d10d      	bne.n	800aec6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeb2:	f107 0208 	add.w	r2, r7, #8
 800aeb6:	4610      	mov	r0, r2
 800aeb8:	4798      	blx	r3
 800aeba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	3301      	adds	r3, #1
 800aec0:	2207      	movs	r2, #7
 800aec2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aec4:	e00f      	b.n	800aee6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aec6:	6839      	ldr	r1, [r7, #0]
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 f9f7 	bl	800b2bc <USBD_CtlError>
        err++;
 800aece:	7afb      	ldrb	r3, [r7, #11]
 800aed0:	3301      	adds	r3, #1
 800aed2:	72fb      	strb	r3, [r7, #11]
      break;
 800aed4:	e007      	b.n	800aee6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800aed6:	6839      	ldr	r1, [r7, #0]
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 f9ef 	bl	800b2bc <USBD_CtlError>
      err++;
 800aede:	7afb      	ldrb	r3, [r7, #11]
 800aee0:	3301      	adds	r3, #1
 800aee2:	72fb      	strb	r3, [r7, #11]
      break;
 800aee4:	bf00      	nop
  }

  if (err != 0U)
 800aee6:	7afb      	ldrb	r3, [r7, #11]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d11e      	bne.n	800af2a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	88db      	ldrh	r3, [r3, #6]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d016      	beq.n	800af22 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800aef4:	893b      	ldrh	r3, [r7, #8]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d00e      	beq.n	800af18 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	88da      	ldrh	r2, [r3, #6]
 800aefe:	893b      	ldrh	r3, [r7, #8]
 800af00:	4293      	cmp	r3, r2
 800af02:	bf28      	it	cs
 800af04:	4613      	movcs	r3, r2
 800af06:	b29b      	uxth	r3, r3
 800af08:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af0a:	893b      	ldrh	r3, [r7, #8]
 800af0c:	461a      	mov	r2, r3
 800af0e:	68f9      	ldr	r1, [r7, #12]
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fa44 	bl	800b39e <USBD_CtlSendData>
 800af16:	e009      	b.n	800af2c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800af18:	6839      	ldr	r1, [r7, #0]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f9ce 	bl	800b2bc <USBD_CtlError>
 800af20:	e004      	b.n	800af2c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f000 fa95 	bl	800b452 <USBD_CtlSendStatus>
 800af28:	e000      	b.n	800af2c <USBD_GetDescriptor+0x320>
    return;
 800af2a:	bf00      	nop
  }
}
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop

0800af34 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b084      	sub	sp, #16
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	889b      	ldrh	r3, [r3, #4]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d131      	bne.n	800afaa <USBD_SetAddress+0x76>
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	88db      	ldrh	r3, [r3, #6]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d12d      	bne.n	800afaa <USBD_SetAddress+0x76>
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	885b      	ldrh	r3, [r3, #2]
 800af52:	2b7f      	cmp	r3, #127	@ 0x7f
 800af54:	d829      	bhi.n	800afaa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	885b      	ldrh	r3, [r3, #2]
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af60:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b03      	cmp	r3, #3
 800af6c:	d104      	bne.n	800af78 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800af6e:	6839      	ldr	r1, [r7, #0]
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 f9a3 	bl	800b2bc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af76:	e01d      	b.n	800afb4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	7bfa      	ldrb	r2, [r7, #15]
 800af7c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800af80:	7bfb      	ldrb	r3, [r7, #15]
 800af82:	4619      	mov	r1, r3
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 fefd 	bl	800bd84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fa61 	bl	800b452 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800af90:	7bfb      	ldrb	r3, [r7, #15]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d004      	beq.n	800afa0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2202      	movs	r2, #2
 800af9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af9e:	e009      	b.n	800afb4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2201      	movs	r2, #1
 800afa4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afa8:	e004      	b.n	800afb4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800afaa:	6839      	ldr	r1, [r7, #0]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 f985 	bl	800b2bc <USBD_CtlError>
  }
}
 800afb2:	bf00      	nop
 800afb4:	bf00      	nop
 800afb6:	3710      	adds	r7, #16
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}

0800afbc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	885b      	ldrh	r3, [r3, #2]
 800afce:	b2da      	uxtb	r2, r3
 800afd0:	4b4c      	ldr	r3, [pc, #304]	@ (800b104 <USBD_SetConfig+0x148>)
 800afd2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800afd4:	4b4b      	ldr	r3, [pc, #300]	@ (800b104 <USBD_SetConfig+0x148>)
 800afd6:	781b      	ldrb	r3, [r3, #0]
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d905      	bls.n	800afe8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800afdc:	6839      	ldr	r1, [r7, #0]
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f96c 	bl	800b2bc <USBD_CtlError>
    return USBD_FAIL;
 800afe4:	2303      	movs	r3, #3
 800afe6:	e088      	b.n	800b0fa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	2b02      	cmp	r3, #2
 800aff2:	d002      	beq.n	800affa <USBD_SetConfig+0x3e>
 800aff4:	2b03      	cmp	r3, #3
 800aff6:	d025      	beq.n	800b044 <USBD_SetConfig+0x88>
 800aff8:	e071      	b.n	800b0de <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800affa:	4b42      	ldr	r3, [pc, #264]	@ (800b104 <USBD_SetConfig+0x148>)
 800affc:	781b      	ldrb	r3, [r3, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d01c      	beq.n	800b03c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b002:	4b40      	ldr	r3, [pc, #256]	@ (800b104 <USBD_SetConfig+0x148>)
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	461a      	mov	r2, r3
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b00c:	4b3d      	ldr	r3, [pc, #244]	@ (800b104 <USBD_SetConfig+0x148>)
 800b00e:	781b      	ldrb	r3, [r3, #0]
 800b010:	4619      	mov	r1, r3
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f7ff f990 	bl	800a338 <USBD_SetClassConfig>
 800b018:	4603      	mov	r3, r0
 800b01a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b01c:	7bfb      	ldrb	r3, [r7, #15]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d004      	beq.n	800b02c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b022:	6839      	ldr	r1, [r7, #0]
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f949 	bl	800b2bc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b02a:	e065      	b.n	800b0f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fa10 	bl	800b452 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2203      	movs	r2, #3
 800b036:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b03a:	e05d      	b.n	800b0f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 fa08 	bl	800b452 <USBD_CtlSendStatus>
      break;
 800b042:	e059      	b.n	800b0f8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b044:	4b2f      	ldr	r3, [pc, #188]	@ (800b104 <USBD_SetConfig+0x148>)
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d112      	bne.n	800b072 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2202      	movs	r2, #2
 800b050:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b054:	4b2b      	ldr	r3, [pc, #172]	@ (800b104 <USBD_SetConfig+0x148>)
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	461a      	mov	r2, r3
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b05e:	4b29      	ldr	r3, [pc, #164]	@ (800b104 <USBD_SetConfig+0x148>)
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	4619      	mov	r1, r3
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f7ff f983 	bl	800a370 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f9f1 	bl	800b452 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b070:	e042      	b.n	800b0f8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b072:	4b24      	ldr	r3, [pc, #144]	@ (800b104 <USBD_SetConfig+0x148>)
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	461a      	mov	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d02a      	beq.n	800b0d6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	b2db      	uxtb	r3, r3
 800b086:	4619      	mov	r1, r3
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f7ff f971 	bl	800a370 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b08e:	4b1d      	ldr	r3, [pc, #116]	@ (800b104 <USBD_SetConfig+0x148>)
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b098:	4b1a      	ldr	r3, [pc, #104]	@ (800b104 <USBD_SetConfig+0x148>)
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	4619      	mov	r1, r3
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7ff f94a 	bl	800a338 <USBD_SetClassConfig>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b0a8:	7bfb      	ldrb	r3, [r7, #15]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d00f      	beq.n	800b0ce <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b0ae:	6839      	ldr	r1, [r7, #0]
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f903 	bl	800b2bc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	4619      	mov	r1, r3
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f7ff f956 	bl	800a370 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2202      	movs	r2, #2
 800b0c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b0cc:	e014      	b.n	800b0f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 f9bf 	bl	800b452 <USBD_CtlSendStatus>
      break;
 800b0d4:	e010      	b.n	800b0f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f000 f9bb 	bl	800b452 <USBD_CtlSendStatus>
      break;
 800b0dc:	e00c      	b.n	800b0f8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b0de:	6839      	ldr	r1, [r7, #0]
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 f8eb 	bl	800b2bc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0e6:	4b07      	ldr	r3, [pc, #28]	@ (800b104 <USBD_SetConfig+0x148>)
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	6878      	ldr	r0, [r7, #4]
 800b0ee:	f7ff f93f 	bl	800a370 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b0f2:	2303      	movs	r3, #3
 800b0f4:	73fb      	strb	r3, [r7, #15]
      break;
 800b0f6:	bf00      	nop
  }

  return ret;
 800b0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	200007a5 	.word	0x200007a5

0800b108 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	88db      	ldrh	r3, [r3, #6]
 800b116:	2b01      	cmp	r3, #1
 800b118:	d004      	beq.n	800b124 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 f8cd 	bl	800b2bc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b122:	e023      	b.n	800b16c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	2b02      	cmp	r3, #2
 800b12e:	dc02      	bgt.n	800b136 <USBD_GetConfig+0x2e>
 800b130:	2b00      	cmp	r3, #0
 800b132:	dc03      	bgt.n	800b13c <USBD_GetConfig+0x34>
 800b134:	e015      	b.n	800b162 <USBD_GetConfig+0x5a>
 800b136:	2b03      	cmp	r3, #3
 800b138:	d00b      	beq.n	800b152 <USBD_GetConfig+0x4a>
 800b13a:	e012      	b.n	800b162 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	3308      	adds	r3, #8
 800b146:	2201      	movs	r2, #1
 800b148:	4619      	mov	r1, r3
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f927 	bl	800b39e <USBD_CtlSendData>
        break;
 800b150:	e00c      	b.n	800b16c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	3304      	adds	r3, #4
 800b156:	2201      	movs	r2, #1
 800b158:	4619      	mov	r1, r3
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 f91f 	bl	800b39e <USBD_CtlSendData>
        break;
 800b160:	e004      	b.n	800b16c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b162:	6839      	ldr	r1, [r7, #0]
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 f8a9 	bl	800b2bc <USBD_CtlError>
        break;
 800b16a:	bf00      	nop
}
 800b16c:	bf00      	nop
 800b16e:	3708      	adds	r7, #8
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b184:	b2db      	uxtb	r3, r3
 800b186:	3b01      	subs	r3, #1
 800b188:	2b02      	cmp	r3, #2
 800b18a:	d81e      	bhi.n	800b1ca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	88db      	ldrh	r3, [r3, #6]
 800b190:	2b02      	cmp	r3, #2
 800b192:	d004      	beq.n	800b19e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b194:	6839      	ldr	r1, [r7, #0]
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f000 f890 	bl	800b2bc <USBD_CtlError>
        break;
 800b19c:	e01a      	b.n	800b1d4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d005      	beq.n	800b1ba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	68db      	ldr	r3, [r3, #12]
 800b1b2:	f043 0202 	orr.w	r2, r3, #2
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	330c      	adds	r3, #12
 800b1be:	2202      	movs	r2, #2
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f8eb 	bl	800b39e <USBD_CtlSendData>
      break;
 800b1c8:	e004      	b.n	800b1d4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b1ca:	6839      	ldr	r1, [r7, #0]
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 f875 	bl	800b2bc <USBD_CtlError>
      break;
 800b1d2:	bf00      	nop
  }
}
 800b1d4:	bf00      	nop
 800b1d6:	3708      	adds	r7, #8
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	885b      	ldrh	r3, [r3, #2]
 800b1ea:	2b01      	cmp	r3, #1
 800b1ec:	d106      	bne.n	800b1fc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 f92b 	bl	800b452 <USBD_CtlSendStatus>
  }
}
 800b1fc:	bf00      	nop
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b214:	b2db      	uxtb	r3, r3
 800b216:	3b01      	subs	r3, #1
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d80b      	bhi.n	800b234 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	885b      	ldrh	r3, [r3, #2]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d10c      	bne.n	800b23e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f910 	bl	800b452 <USBD_CtlSendStatus>
      }
      break;
 800b232:	e004      	b.n	800b23e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 f840 	bl	800b2bc <USBD_CtlError>
      break;
 800b23c:	e000      	b.n	800b240 <USBD_ClrFeature+0x3c>
      break;
 800b23e:	bf00      	nop
  }
}
 800b240:	bf00      	nop
 800b242:	3708      	adds	r7, #8
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b084      	sub	sp, #16
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	781a      	ldrb	r2, [r3, #0]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3301      	adds	r3, #1
 800b262:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	781a      	ldrb	r2, [r3, #0]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	3301      	adds	r3, #1
 800b270:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b272:	68f8      	ldr	r0, [r7, #12]
 800b274:	f7ff fa90 	bl	800a798 <SWAPBYTE>
 800b278:	4603      	mov	r3, r0
 800b27a:	461a      	mov	r2, r3
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	3301      	adds	r3, #1
 800b284:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	3301      	adds	r3, #1
 800b28a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f7ff fa83 	bl	800a798 <SWAPBYTE>
 800b292:	4603      	mov	r3, r0
 800b294:	461a      	mov	r2, r3
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	3301      	adds	r3, #1
 800b29e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b2a6:	68f8      	ldr	r0, [r7, #12]
 800b2a8:	f7ff fa76 	bl	800a798 <SWAPBYTE>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	80da      	strh	r2, [r3, #6]
}
 800b2b4:	bf00      	nop
 800b2b6:	3710      	adds	r7, #16
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b2c6:	2180      	movs	r1, #128	@ 0x80
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f000 fcf1 	bl	800bcb0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b2ce:	2100      	movs	r1, #0
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 fced 	bl	800bcb0 <USBD_LL_StallEP>
}
 800b2d6:	bf00      	nop
 800b2d8:	3708      	adds	r7, #8
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}

0800b2de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b086      	sub	sp, #24
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	60f8      	str	r0, [r7, #12]
 800b2e6:	60b9      	str	r1, [r7, #8]
 800b2e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d036      	beq.n	800b362 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b2f8:	6938      	ldr	r0, [r7, #16]
 800b2fa:	f000 f836 	bl	800b36a <USBD_GetLen>
 800b2fe:	4603      	mov	r3, r0
 800b300:	3301      	adds	r3, #1
 800b302:	b29b      	uxth	r3, r3
 800b304:	005b      	lsls	r3, r3, #1
 800b306:	b29a      	uxth	r2, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b30c:	7dfb      	ldrb	r3, [r7, #23]
 800b30e:	68ba      	ldr	r2, [r7, #8]
 800b310:	4413      	add	r3, r2
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	7812      	ldrb	r2, [r2, #0]
 800b316:	701a      	strb	r2, [r3, #0]
  idx++;
 800b318:	7dfb      	ldrb	r3, [r7, #23]
 800b31a:	3301      	adds	r3, #1
 800b31c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b31e:	7dfb      	ldrb	r3, [r7, #23]
 800b320:	68ba      	ldr	r2, [r7, #8]
 800b322:	4413      	add	r3, r2
 800b324:	2203      	movs	r2, #3
 800b326:	701a      	strb	r2, [r3, #0]
  idx++;
 800b328:	7dfb      	ldrb	r3, [r7, #23]
 800b32a:	3301      	adds	r3, #1
 800b32c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b32e:	e013      	b.n	800b358 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b330:	7dfb      	ldrb	r3, [r7, #23]
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	4413      	add	r3, r2
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	7812      	ldrb	r2, [r2, #0]
 800b33a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	3301      	adds	r3, #1
 800b340:	613b      	str	r3, [r7, #16]
    idx++;
 800b342:	7dfb      	ldrb	r3, [r7, #23]
 800b344:	3301      	adds	r3, #1
 800b346:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b348:	7dfb      	ldrb	r3, [r7, #23]
 800b34a:	68ba      	ldr	r2, [r7, #8]
 800b34c:	4413      	add	r3, r2
 800b34e:	2200      	movs	r2, #0
 800b350:	701a      	strb	r2, [r3, #0]
    idx++;
 800b352:	7dfb      	ldrb	r3, [r7, #23]
 800b354:	3301      	adds	r3, #1
 800b356:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	781b      	ldrb	r3, [r3, #0]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e7      	bne.n	800b330 <USBD_GetString+0x52>
 800b360:	e000      	b.n	800b364 <USBD_GetString+0x86>
    return;
 800b362:	bf00      	nop
  }
}
 800b364:	3718      	adds	r7, #24
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b085      	sub	sp, #20
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b372:	2300      	movs	r3, #0
 800b374:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b37a:	e005      	b.n	800b388 <USBD_GetLen+0x1e>
  {
    len++;
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	3301      	adds	r3, #1
 800b380:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	3301      	adds	r3, #1
 800b386:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d1f5      	bne.n	800b37c <USBD_GetLen+0x12>
  }

  return len;
 800b390:	7bfb      	ldrb	r3, [r7, #15]
}
 800b392:	4618      	mov	r0, r3
 800b394:	3714      	adds	r7, #20
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr

0800b39e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b39e:	b580      	push	{r7, lr}
 800b3a0:	b084      	sub	sp, #16
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	60f8      	str	r0, [r7, #12]
 800b3a6:	60b9      	str	r1, [r7, #8]
 800b3a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2202      	movs	r2, #2
 800b3ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	68ba      	ldr	r2, [r7, #8]
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	68f8      	ldr	r0, [r7, #12]
 800b3c6:	f000 fcfc 	bl	800bdc2 <USBD_LL_Transmit>

  return USBD_OK;
 800b3ca:	2300      	movs	r3, #0
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	68ba      	ldr	r2, [r7, #8]
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f000 fceb 	bl	800bdc2 <USBD_LL_Transmit>

  return USBD_OK;
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b084      	sub	sp, #16
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	60f8      	str	r0, [r7, #12]
 800b3fe:	60b9      	str	r1, [r7, #8]
 800b400:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	2203      	movs	r2, #3
 800b406:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	687a      	ldr	r2, [r7, #4]
 800b40e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	2100      	movs	r1, #0
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f000 fcef 	bl	800be04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b426:	2300      	movs	r3, #0
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3710      	adds	r7, #16
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	2100      	movs	r1, #0
 800b442:	68f8      	ldr	r0, [r7, #12]
 800b444:	f000 fcde 	bl	800be04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b448:	2300      	movs	r3, #0
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3710      	adds	r7, #16
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}

0800b452 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b452:	b580      	push	{r7, lr}
 800b454:	b082      	sub	sp, #8
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2204      	movs	r2, #4
 800b45e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b462:	2300      	movs	r3, #0
 800b464:	2200      	movs	r2, #0
 800b466:	2100      	movs	r1, #0
 800b468:	6878      	ldr	r0, [r7, #4]
 800b46a:	f000 fcaa 	bl	800bdc2 <USBD_LL_Transmit>

  return USBD_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3708      	adds	r7, #8
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2205      	movs	r2, #5
 800b484:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b488:	2300      	movs	r3, #0
 800b48a:	2200      	movs	r2, #0
 800b48c:	2100      	movs	r1, #0
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f000 fcb8 	bl	800be04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b494:	2300      	movs	r3, #0
}
 800b496:	4618      	mov	r0, r3
 800b498:	3708      	adds	r7, #8
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
	...

0800b4a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b087      	sub	sp, #28
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	4613      	mov	r3, r2
 800b4ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b4b6:	4b1f      	ldr	r3, [pc, #124]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4b8:	7a5b      	ldrb	r3, [r3, #9]
 800b4ba:	b2db      	uxtb	r3, r3
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d131      	bne.n	800b524 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b4c0:	4b1c      	ldr	r3, [pc, #112]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4c2:	7a5b      	ldrb	r3, [r3, #9]
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4ca:	2100      	movs	r1, #0
 800b4cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b4ce:	4b19      	ldr	r3, [pc, #100]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4d0:	7a5b      	ldrb	r3, [r3, #9]
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	4a17      	ldr	r2, [pc, #92]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	4413      	add	r3, r2
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b4de:	4b15      	ldr	r3, [pc, #84]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4e0:	7a5b      	ldrb	r3, [r3, #9]
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	4b13      	ldr	r3, [pc, #76]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4e8:	4413      	add	r3, r2
 800b4ea:	79fa      	ldrb	r2, [r7, #7]
 800b4ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b4ee:	4b11      	ldr	r3, [pc, #68]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4f0:	7a5b      	ldrb	r3, [r3, #9]
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	1c5a      	adds	r2, r3, #1
 800b4f6:	b2d1      	uxtb	r1, r2
 800b4f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b534 <FATFS_LinkDriverEx+0x94>)
 800b4fa:	7251      	strb	r1, [r2, #9]
 800b4fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b4fe:	7dbb      	ldrb	r3, [r7, #22]
 800b500:	3330      	adds	r3, #48	@ 0x30
 800b502:	b2da      	uxtb	r2, r3
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b508:	68bb      	ldr	r3, [r7, #8]
 800b50a:	3301      	adds	r3, #1
 800b50c:	223a      	movs	r2, #58	@ 0x3a
 800b50e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	3302      	adds	r3, #2
 800b514:	222f      	movs	r2, #47	@ 0x2f
 800b516:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	3303      	adds	r3, #3
 800b51c:	2200      	movs	r2, #0
 800b51e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b520:	2300      	movs	r3, #0
 800b522:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b524:	7dfb      	ldrb	r3, [r7, #23]
}
 800b526:	4618      	mov	r0, r3
 800b528:	371c      	adds	r7, #28
 800b52a:	46bd      	mov	sp, r7
 800b52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b530:	4770      	bx	lr
 800b532:	bf00      	nop
 800b534:	200007a8 	.word	0x200007a8

0800b538 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b542:	2200      	movs	r2, #0
 800b544:	6839      	ldr	r1, [r7, #0]
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f7ff ffaa 	bl	800b4a0 <FATFS_LinkDriverEx>
 800b54c:	4603      	mov	r3, r0
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3708      	adds	r7, #8
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
	...

0800b558 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800b55c:	2200      	movs	r2, #0
 800b55e:	4912      	ldr	r1, [pc, #72]	@ (800b5a8 <MX_USB_Device_Init+0x50>)
 800b560:	4812      	ldr	r0, [pc, #72]	@ (800b5ac <MX_USB_Device_Init+0x54>)
 800b562:	f7fe fe7b 	bl	800a25c <USBD_Init>
 800b566:	4603      	mov	r3, r0
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d001      	beq.n	800b570 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b56c:	f7f5 fa4e 	bl	8000a0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800b570:	490f      	ldr	r1, [pc, #60]	@ (800b5b0 <MX_USB_Device_Init+0x58>)
 800b572:	480e      	ldr	r0, [pc, #56]	@ (800b5ac <MX_USB_Device_Init+0x54>)
 800b574:	f7fe fea2 	bl	800a2bc <USBD_RegisterClass>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b57e:	f7f5 fa45 	bl	8000a0c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800b582:	490c      	ldr	r1, [pc, #48]	@ (800b5b4 <MX_USB_Device_Init+0x5c>)
 800b584:	4809      	ldr	r0, [pc, #36]	@ (800b5ac <MX_USB_Device_Init+0x54>)
 800b586:	f7fe fdc3 	bl	800a110 <USBD_CDC_RegisterInterface>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b590:	f7f5 fa3c 	bl	8000a0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b594:	4805      	ldr	r0, [pc, #20]	@ (800b5ac <MX_USB_Device_Init+0x54>)
 800b596:	f7fe feb8 	bl	800a30a <USBD_Start>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d001      	beq.n	800b5a4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b5a0:	f7f5 fa34 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b5a4:	bf00      	nop
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	20000148 	.word	0x20000148
 800b5ac:	200007b4 	.word	0x200007b4
 800b5b0:	20000030 	.word	0x20000030
 800b5b4:	20000134 	.word	0x20000134

0800b5b8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5bc:	2200      	movs	r2, #0
 800b5be:	4905      	ldr	r1, [pc, #20]	@ (800b5d4 <CDC_Init_FS+0x1c>)
 800b5c0:	4805      	ldr	r0, [pc, #20]	@ (800b5d8 <CDC_Init_FS+0x20>)
 800b5c2:	f7fe fdba 	bl	800a13a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5c6:	4905      	ldr	r1, [pc, #20]	@ (800b5dc <CDC_Init_FS+0x24>)
 800b5c8:	4803      	ldr	r0, [pc, #12]	@ (800b5d8 <CDC_Init_FS+0x20>)
 800b5ca:	f7fe fdd4 	bl	800a176 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b5ce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	20001284 	.word	0x20001284
 800b5d8:	200007b4 	.word	0x200007b4
 800b5dc:	20000a84 	.word	0x20000a84

0800b5e0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b5e4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr

0800b5f0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b083      	sub	sp, #12
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	6039      	str	r1, [r7, #0]
 800b5fa:	71fb      	strb	r3, [r7, #7]
 800b5fc:	4613      	mov	r3, r2
 800b5fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b600:	79fb      	ldrb	r3, [r7, #7]
 800b602:	2b23      	cmp	r3, #35	@ 0x23
 800b604:	d84a      	bhi.n	800b69c <CDC_Control_FS+0xac>
 800b606:	a201      	add	r2, pc, #4	@ (adr r2, 800b60c <CDC_Control_FS+0x1c>)
 800b608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b60c:	0800b69d 	.word	0x0800b69d
 800b610:	0800b69d 	.word	0x0800b69d
 800b614:	0800b69d 	.word	0x0800b69d
 800b618:	0800b69d 	.word	0x0800b69d
 800b61c:	0800b69d 	.word	0x0800b69d
 800b620:	0800b69d 	.word	0x0800b69d
 800b624:	0800b69d 	.word	0x0800b69d
 800b628:	0800b69d 	.word	0x0800b69d
 800b62c:	0800b69d 	.word	0x0800b69d
 800b630:	0800b69d 	.word	0x0800b69d
 800b634:	0800b69d 	.word	0x0800b69d
 800b638:	0800b69d 	.word	0x0800b69d
 800b63c:	0800b69d 	.word	0x0800b69d
 800b640:	0800b69d 	.word	0x0800b69d
 800b644:	0800b69d 	.word	0x0800b69d
 800b648:	0800b69d 	.word	0x0800b69d
 800b64c:	0800b69d 	.word	0x0800b69d
 800b650:	0800b69d 	.word	0x0800b69d
 800b654:	0800b69d 	.word	0x0800b69d
 800b658:	0800b69d 	.word	0x0800b69d
 800b65c:	0800b69d 	.word	0x0800b69d
 800b660:	0800b69d 	.word	0x0800b69d
 800b664:	0800b69d 	.word	0x0800b69d
 800b668:	0800b69d 	.word	0x0800b69d
 800b66c:	0800b69d 	.word	0x0800b69d
 800b670:	0800b69d 	.word	0x0800b69d
 800b674:	0800b69d 	.word	0x0800b69d
 800b678:	0800b69d 	.word	0x0800b69d
 800b67c:	0800b69d 	.word	0x0800b69d
 800b680:	0800b69d 	.word	0x0800b69d
 800b684:	0800b69d 	.word	0x0800b69d
 800b688:	0800b69d 	.word	0x0800b69d
 800b68c:	0800b69d 	.word	0x0800b69d
 800b690:	0800b69d 	.word	0x0800b69d
 800b694:	0800b69d 	.word	0x0800b69d
 800b698:	0800b69d 	.word	0x0800b69d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b69c:	bf00      	nop
  }

  return (USBD_OK);
 800b69e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b082      	sub	sp, #8
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6b6:	6879      	ldr	r1, [r7, #4]
 800b6b8:	4805      	ldr	r0, [pc, #20]	@ (800b6d0 <CDC_Receive_FS+0x24>)
 800b6ba:	f7fe fd5c 	bl	800a176 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6be:	4804      	ldr	r0, [pc, #16]	@ (800b6d0 <CDC_Receive_FS+0x24>)
 800b6c0:	f7fe fda2 	bl	800a208 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b6c4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop
 800b6d0:	200007b4 	.word	0x200007b4

0800b6d4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	460b      	mov	r3, r1
 800b6de:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b6e4:	4b0d      	ldr	r3, [pc, #52]	@ (800b71c <CDC_Transmit_FS+0x48>)
 800b6e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b6ea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d001      	beq.n	800b6fa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e00b      	b.n	800b712 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b6fa:	887b      	ldrh	r3, [r7, #2]
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	6879      	ldr	r1, [r7, #4]
 800b700:	4806      	ldr	r0, [pc, #24]	@ (800b71c <CDC_Transmit_FS+0x48>)
 800b702:	f7fe fd1a 	bl	800a13a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b706:	4805      	ldr	r0, [pc, #20]	@ (800b71c <CDC_Transmit_FS+0x48>)
 800b708:	f7fe fd4e 	bl	800a1a8 <USBD_CDC_TransmitPacket>
 800b70c:	4603      	mov	r3, r0
 800b70e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b710:	7bfb      	ldrb	r3, [r7, #15]
}
 800b712:	4618      	mov	r0, r3
 800b714:	3710      	adds	r7, #16
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	200007b4 	.word	0x200007b4

0800b720 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b720:	b480      	push	{r7}
 800b722:	b087      	sub	sp, #28
 800b724:	af00      	add	r7, sp, #0
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	60b9      	str	r1, [r7, #8]
 800b72a:	4613      	mov	r3, r2
 800b72c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b72e:	2300      	movs	r3, #0
 800b730:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b736:	4618      	mov	r0, r3
 800b738:	371c      	adds	r7, #28
 800b73a:	46bd      	mov	sp, r7
 800b73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b740:	4770      	bx	lr
	...

0800b744 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
 800b74a:	4603      	mov	r3, r0
 800b74c:	6039      	str	r1, [r7, #0]
 800b74e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	2212      	movs	r2, #18
 800b754:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800b756:	4b03      	ldr	r3, [pc, #12]	@ (800b764 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800b758:	4618      	mov	r0, r3
 800b75a:	370c      	adds	r7, #12
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr
 800b764:	20000168 	.word	0x20000168

0800b768 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b768:	b480      	push	{r7}
 800b76a:	b083      	sub	sp, #12
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	4603      	mov	r3, r0
 800b770:	6039      	str	r1, [r7, #0]
 800b772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	2204      	movs	r2, #4
 800b778:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b77a:	4b03      	ldr	r3, [pc, #12]	@ (800b788 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	370c      	adds	r7, #12
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr
 800b788:	2000017c 	.word	0x2000017c

0800b78c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b082      	sub	sp, #8
 800b790:	af00      	add	r7, sp, #0
 800b792:	4603      	mov	r3, r0
 800b794:	6039      	str	r1, [r7, #0]
 800b796:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b798:	79fb      	ldrb	r3, [r7, #7]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d105      	bne.n	800b7aa <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b79e:	683a      	ldr	r2, [r7, #0]
 800b7a0:	4907      	ldr	r1, [pc, #28]	@ (800b7c0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b7a2:	4808      	ldr	r0, [pc, #32]	@ (800b7c4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b7a4:	f7ff fd9b 	bl	800b2de <USBD_GetString>
 800b7a8:	e004      	b.n	800b7b4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b7aa:	683a      	ldr	r2, [r7, #0]
 800b7ac:	4904      	ldr	r1, [pc, #16]	@ (800b7c0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b7ae:	4805      	ldr	r0, [pc, #20]	@ (800b7c4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b7b0:	f7ff fd95 	bl	800b2de <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7b4:	4b02      	ldr	r3, [pc, #8]	@ (800b7c0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	20001a84 	.word	0x20001a84
 800b7c4:	0800c980 	.word	0x0800c980

0800b7c8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b082      	sub	sp, #8
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	6039      	str	r1, [r7, #0]
 800b7d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7d4:	683a      	ldr	r2, [r7, #0]
 800b7d6:	4904      	ldr	r1, [pc, #16]	@ (800b7e8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800b7d8:	4804      	ldr	r0, [pc, #16]	@ (800b7ec <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800b7da:	f7ff fd80 	bl	800b2de <USBD_GetString>
  return USBD_StrDesc;
 800b7de:	4b02      	ldr	r3, [pc, #8]	@ (800b7e8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	3708      	adds	r7, #8
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}
 800b7e8:	20001a84 	.word	0x20001a84
 800b7ec:	0800c998 	.word	0x0800c998

0800b7f0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b082      	sub	sp, #8
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	6039      	str	r1, [r7, #0]
 800b7fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	221a      	movs	r2, #26
 800b800:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b802:	f000 f843 	bl	800b88c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b806:	4b02      	ldr	r3, [pc, #8]	@ (800b810 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3708      	adds	r7, #8
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	20000180 	.word	0x20000180

0800b814 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b082      	sub	sp, #8
 800b818:	af00      	add	r7, sp, #0
 800b81a:	4603      	mov	r3, r0
 800b81c:	6039      	str	r1, [r7, #0]
 800b81e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b820:	79fb      	ldrb	r3, [r7, #7]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d105      	bne.n	800b832 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b826:	683a      	ldr	r2, [r7, #0]
 800b828:	4907      	ldr	r1, [pc, #28]	@ (800b848 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b82a:	4808      	ldr	r0, [pc, #32]	@ (800b84c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b82c:	f7ff fd57 	bl	800b2de <USBD_GetString>
 800b830:	e004      	b.n	800b83c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b832:	683a      	ldr	r2, [r7, #0]
 800b834:	4904      	ldr	r1, [pc, #16]	@ (800b848 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b836:	4805      	ldr	r0, [pc, #20]	@ (800b84c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b838:	f7ff fd51 	bl	800b2de <USBD_GetString>
  }
  return USBD_StrDesc;
 800b83c:	4b02      	ldr	r3, [pc, #8]	@ (800b848 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3708      	adds	r7, #8
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	20001a84 	.word	0x20001a84
 800b84c:	0800c9ac 	.word	0x0800c9ac

0800b850 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	6039      	str	r1, [r7, #0]
 800b85a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b85c:	79fb      	ldrb	r3, [r7, #7]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d105      	bne.n	800b86e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b862:	683a      	ldr	r2, [r7, #0]
 800b864:	4907      	ldr	r1, [pc, #28]	@ (800b884 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b866:	4808      	ldr	r0, [pc, #32]	@ (800b888 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b868:	f7ff fd39 	bl	800b2de <USBD_GetString>
 800b86c:	e004      	b.n	800b878 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b86e:	683a      	ldr	r2, [r7, #0]
 800b870:	4904      	ldr	r1, [pc, #16]	@ (800b884 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b872:	4805      	ldr	r0, [pc, #20]	@ (800b888 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b874:	f7ff fd33 	bl	800b2de <USBD_GetString>
  }
  return USBD_StrDesc;
 800b878:	4b02      	ldr	r3, [pc, #8]	@ (800b884 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	20001a84 	.word	0x20001a84
 800b888:	0800c9b8 	.word	0x0800c9b8

0800b88c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b084      	sub	sp, #16
 800b890:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b892:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d0 <Get_SerialNum+0x44>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b898:	4b0e      	ldr	r3, [pc, #56]	@ (800b8d4 <Get_SerialNum+0x48>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b89e:	4b0e      	ldr	r3, [pc, #56]	@ (800b8d8 <Get_SerialNum+0x4c>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8a4:	68fa      	ldr	r2, [r7, #12]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	4413      	add	r3, r2
 800b8aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d009      	beq.n	800b8c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8b2:	2208      	movs	r2, #8
 800b8b4:	4909      	ldr	r1, [pc, #36]	@ (800b8dc <Get_SerialNum+0x50>)
 800b8b6:	68f8      	ldr	r0, [r7, #12]
 800b8b8:	f000 f814 	bl	800b8e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8bc:	2204      	movs	r2, #4
 800b8be:	4908      	ldr	r1, [pc, #32]	@ (800b8e0 <Get_SerialNum+0x54>)
 800b8c0:	68b8      	ldr	r0, [r7, #8]
 800b8c2:	f000 f80f 	bl	800b8e4 <IntToUnicode>
  }
}
 800b8c6:	bf00      	nop
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	1fff7590 	.word	0x1fff7590
 800b8d4:	1fff7594 	.word	0x1fff7594
 800b8d8:	1fff7598 	.word	0x1fff7598
 800b8dc:	20000182 	.word	0x20000182
 800b8e0:	20000192 	.word	0x20000192

0800b8e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b087      	sub	sp, #28
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	60f8      	str	r0, [r7, #12]
 800b8ec:	60b9      	str	r1, [r7, #8]
 800b8ee:	4613      	mov	r3, r2
 800b8f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	75fb      	strb	r3, [r7, #23]
 800b8fa:	e027      	b.n	800b94c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	0f1b      	lsrs	r3, r3, #28
 800b900:	2b09      	cmp	r3, #9
 800b902:	d80b      	bhi.n	800b91c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	0f1b      	lsrs	r3, r3, #28
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	7dfb      	ldrb	r3, [r7, #23]
 800b90c:	005b      	lsls	r3, r3, #1
 800b90e:	4619      	mov	r1, r3
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	440b      	add	r3, r1
 800b914:	3230      	adds	r2, #48	@ 0x30
 800b916:	b2d2      	uxtb	r2, r2
 800b918:	701a      	strb	r2, [r3, #0]
 800b91a:	e00a      	b.n	800b932 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	0f1b      	lsrs	r3, r3, #28
 800b920:	b2da      	uxtb	r2, r3
 800b922:	7dfb      	ldrb	r3, [r7, #23]
 800b924:	005b      	lsls	r3, r3, #1
 800b926:	4619      	mov	r1, r3
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	440b      	add	r3, r1
 800b92c:	3237      	adds	r2, #55	@ 0x37
 800b92e:	b2d2      	uxtb	r2, r2
 800b930:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	011b      	lsls	r3, r3, #4
 800b936:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b938:	7dfb      	ldrb	r3, [r7, #23]
 800b93a:	005b      	lsls	r3, r3, #1
 800b93c:	3301      	adds	r3, #1
 800b93e:	68ba      	ldr	r2, [r7, #8]
 800b940:	4413      	add	r3, r2
 800b942:	2200      	movs	r2, #0
 800b944:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b946:	7dfb      	ldrb	r3, [r7, #23]
 800b948:	3301      	adds	r3, #1
 800b94a:	75fb      	strb	r3, [r7, #23]
 800b94c:	7dfa      	ldrb	r2, [r7, #23]
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	429a      	cmp	r2, r3
 800b952:	d3d3      	bcc.n	800b8fc <IntToUnicode+0x18>
  }
}
 800b954:	bf00      	nop
 800b956:	bf00      	nop
 800b958:	371c      	adds	r7, #28
 800b95a:	46bd      	mov	sp, r7
 800b95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b960:	4770      	bx	lr
	...

0800b964 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b098      	sub	sp, #96	@ 0x60
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b96c:	f107 030c 	add.w	r3, r7, #12
 800b970:	2254      	movs	r2, #84	@ 0x54
 800b972:	2100      	movs	r1, #0
 800b974:	4618      	mov	r0, r3
 800b976:	f000 fb2f 	bl	800bfd8 <memset>
  if(pcdHandle->Instance==USB)
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	4a15      	ldr	r2, [pc, #84]	@ (800b9d4 <HAL_PCD_MspInit+0x70>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d123      	bne.n	800b9cc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b984:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b988:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800b98a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b98e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b990:	f107 030c 	add.w	r3, r7, #12
 800b994:	4618      	mov	r0, r3
 800b996:	f7f9 fbf9 	bl	800518c <HAL_RCCEx_PeriphCLKConfig>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d001      	beq.n	800b9a4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800b9a0:	f7f5 f834 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b9a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d8 <HAL_PCD_MspInit+0x74>)
 800b9a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9a8:	4a0b      	ldr	r2, [pc, #44]	@ (800b9d8 <HAL_PCD_MspInit+0x74>)
 800b9aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b9ae:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9b0:	4b09      	ldr	r3, [pc, #36]	@ (800b9d8 <HAL_PCD_MspInit+0x74>)
 800b9b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9b8:	60bb      	str	r3, [r7, #8]
 800b9ba:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2100      	movs	r1, #0
 800b9c0:	2014      	movs	r0, #20
 800b9c2:	f7f6 fbf2 	bl	80021aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b9c6:	2014      	movs	r0, #20
 800b9c8:	f7f6 fc09 	bl	80021de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b9cc:	bf00      	nop
 800b9ce:	3760      	adds	r7, #96	@ 0x60
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}
 800b9d4:	40005c00 	.word	0x40005c00
 800b9d8:	40021000 	.word	0x40021000

0800b9dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	4610      	mov	r0, r2
 800b9f4:	f7fe fcd4 	bl	800a3a0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800b9f8:	bf00      	nop
 800b9fa:	3708      	adds	r7, #8
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}

0800ba00 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b082      	sub	sp, #8
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	460b      	mov	r3, r1
 800ba0a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ba12:	78fa      	ldrb	r2, [r7, #3]
 800ba14:	6879      	ldr	r1, [r7, #4]
 800ba16:	4613      	mov	r3, r2
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	00db      	lsls	r3, r3, #3
 800ba1e:	440b      	add	r3, r1
 800ba20:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ba24:	681a      	ldr	r2, [r3, #0]
 800ba26:	78fb      	ldrb	r3, [r7, #3]
 800ba28:	4619      	mov	r1, r3
 800ba2a:	f7fe fd0e 	bl	800a44a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ba2e:	bf00      	nop
 800ba30:	3708      	adds	r7, #8
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b082      	sub	sp, #8
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	460b      	mov	r3, r1
 800ba40:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ba48:	78fa      	ldrb	r2, [r7, #3]
 800ba4a:	6879      	ldr	r1, [r7, #4]
 800ba4c:	4613      	mov	r3, r2
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	4413      	add	r3, r2
 800ba52:	00db      	lsls	r3, r3, #3
 800ba54:	440b      	add	r3, r1
 800ba56:	3324      	adds	r3, #36	@ 0x24
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	78fb      	ldrb	r3, [r7, #3]
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	f7fe fd57 	bl	800a510 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800ba62:	bf00      	nop
 800ba64:	3708      	adds	r7, #8
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}

0800ba6a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba6a:	b580      	push	{r7, lr}
 800ba6c:	b082      	sub	sp, #8
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f7fe fe6b 	bl	800a754 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800ba7e:	bf00      	nop
 800ba80:	3708      	adds	r7, #8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b084      	sub	sp, #16
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	795b      	ldrb	r3, [r3, #5]
 800ba96:	2b02      	cmp	r3, #2
 800ba98:	d001      	beq.n	800ba9e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ba9a:	f7f4 ffb7 	bl	8000a0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800baa4:	7bfa      	ldrb	r2, [r7, #15]
 800baa6:	4611      	mov	r1, r2
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7fe fe15 	bl	800a6d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bab4:	4618      	mov	r0, r3
 800bab6:	f7fe fdc1 	bl	800a63c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800baba:	bf00      	nop
 800babc:	3710      	adds	r7, #16
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}
	...

0800bac4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fe fe10 	bl	800a6f8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	7a5b      	ldrb	r3, [r3, #9]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d005      	beq.n	800baec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bae0:	4b04      	ldr	r3, [pc, #16]	@ (800baf4 <HAL_PCD_SuspendCallback+0x30>)
 800bae2:	691b      	ldr	r3, [r3, #16]
 800bae4:	4a03      	ldr	r2, [pc, #12]	@ (800baf4 <HAL_PCD_SuspendCallback+0x30>)
 800bae6:	f043 0306 	orr.w	r3, r3, #6
 800baea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800baec:	bf00      	nop
 800baee:	3708      	adds	r7, #8
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	e000ed00 	.word	0xe000ed00

0800baf8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b082      	sub	sp, #8
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	7a5b      	ldrb	r3, [r3, #9]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d007      	beq.n	800bb18 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb08:	4b08      	ldr	r3, [pc, #32]	@ (800bb2c <HAL_PCD_ResumeCallback+0x34>)
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	4a07      	ldr	r2, [pc, #28]	@ (800bb2c <HAL_PCD_ResumeCallback+0x34>)
 800bb0e:	f023 0306 	bic.w	r3, r3, #6
 800bb12:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800bb14:	f000 f9f8 	bl	800bf08 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fe fe00 	bl	800a724 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800bb24:	bf00      	nop
 800bb26:	3708      	adds	r7, #8
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}
 800bb2c:	e000ed00 	.word	0xe000ed00

0800bb30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b082      	sub	sp, #8
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800bb38:	4a2b      	ldr	r2, [pc, #172]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	4a29      	ldr	r2, [pc, #164]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb44:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800bb48:	4b27      	ldr	r3, [pc, #156]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb4a:	4a28      	ldr	r2, [pc, #160]	@ (800bbec <USBD_LL_Init+0xbc>)
 800bb4c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bb4e:	4b26      	ldr	r3, [pc, #152]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb50:	2208      	movs	r2, #8
 800bb52:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bb54:	4b24      	ldr	r3, [pc, #144]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb56:	2202      	movs	r2, #2
 800bb58:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb5a:	4b23      	ldr	r3, [pc, #140]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb5c:	2202      	movs	r2, #2
 800bb5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800bb60:	4b21      	ldr	r3, [pc, #132]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb62:	2200      	movs	r2, #0
 800bb64:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bb66:	4b20      	ldr	r3, [pc, #128]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb68:	2200      	movs	r2, #0
 800bb6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bb6c:	4b1e      	ldr	r3, [pc, #120]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb6e:	2200      	movs	r2, #0
 800bb70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bb72:	4b1d      	ldr	r3, [pc, #116]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bb78:	481b      	ldr	r0, [pc, #108]	@ (800bbe8 <USBD_LL_Init+0xb8>)
 800bb7a:	f7f7 f823 	bl	8002bc4 <HAL_PCD_Init>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d001      	beq.n	800bb88 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800bb84:	f7f4 ff42 	bl	8000a0c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bb8e:	2318      	movs	r3, #24
 800bb90:	2200      	movs	r2, #0
 800bb92:	2100      	movs	r1, #0
 800bb94:	f7f8 fcaa 	bl	80044ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bb9e:	2358      	movs	r3, #88	@ 0x58
 800bba0:	2200      	movs	r2, #0
 800bba2:	2180      	movs	r1, #128	@ 0x80
 800bba4:	f7f8 fca2 	bl	80044ec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbae:	23c0      	movs	r3, #192	@ 0xc0
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	2181      	movs	r1, #129	@ 0x81
 800bbb4:	f7f8 fc9a 	bl	80044ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbbe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	2101      	movs	r1, #1
 800bbc6:	f7f8 fc91 	bl	80044ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	2182      	movs	r1, #130	@ 0x82
 800bbd8:	f7f8 fc88 	bl	80044ec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bbdc:	2300      	movs	r3, #0
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3708      	adds	r7, #8
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop
 800bbe8:	20001c84 	.word	0x20001c84
 800bbec:	40005c00 	.word	0x40005c00

0800bbf0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7f7 f8aa 	bl	8002d60 <HAL_PCD_Start>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc10:	7bfb      	ldrb	r3, [r7, #15]
 800bc12:	4618      	mov	r0, r3
 800bc14:	f000 f97e 	bl	800bf14 <USBD_Get_USB_Status>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b084      	sub	sp, #16
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	4608      	mov	r0, r1
 800bc30:	4611      	mov	r1, r2
 800bc32:	461a      	mov	r2, r3
 800bc34:	4603      	mov	r3, r0
 800bc36:	70fb      	strb	r3, [r7, #3]
 800bc38:	460b      	mov	r3, r1
 800bc3a:	70bb      	strb	r3, [r7, #2]
 800bc3c:	4613      	mov	r3, r2
 800bc3e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc40:	2300      	movs	r3, #0
 800bc42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc44:	2300      	movs	r3, #0
 800bc46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bc4e:	78bb      	ldrb	r3, [r7, #2]
 800bc50:	883a      	ldrh	r2, [r7, #0]
 800bc52:	78f9      	ldrb	r1, [r7, #3]
 800bc54:	f7f7 f9f1 	bl	800303a <HAL_PCD_EP_Open>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc5c:	7bfb      	ldrb	r3, [r7, #15]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f000 f958 	bl	800bf14 <USBD_Get_USB_Status>
 800bc64:	4603      	mov	r3, r0
 800bc66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc68:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3710      	adds	r7, #16
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}

0800bc72 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b084      	sub	sp, #16
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
 800bc7a:	460b      	mov	r3, r1
 800bc7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc82:	2300      	movs	r3, #0
 800bc84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bc8c:	78fa      	ldrb	r2, [r7, #3]
 800bc8e:	4611      	mov	r1, r2
 800bc90:	4618      	mov	r0, r3
 800bc92:	f7f7 fa31 	bl	80030f8 <HAL_PCD_EP_Close>
 800bc96:	4603      	mov	r3, r0
 800bc98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc9a:	7bfb      	ldrb	r3, [r7, #15]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f000 f939 	bl	800bf14 <USBD_Get_USB_Status>
 800bca2:	4603      	mov	r3, r0
 800bca4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bca6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3710      	adds	r7, #16
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b084      	sub	sp, #16
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	460b      	mov	r3, r1
 800bcba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bcca:	78fa      	ldrb	r2, [r7, #3]
 800bccc:	4611      	mov	r1, r2
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7f7 fada 	bl	8003288 <HAL_PCD_EP_SetStall>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcd8:	7bfb      	ldrb	r3, [r7, #15]
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f000 f91a 	bl	800bf14 <USBD_Get_USB_Status>
 800bce0:	4603      	mov	r3, r0
 800bce2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bce4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}

0800bcee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcee:	b580      	push	{r7, lr}
 800bcf0:	b084      	sub	sp, #16
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	6078      	str	r0, [r7, #4]
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd08:	78fa      	ldrb	r2, [r7, #3]
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7f7 fb0d 	bl	800332c <HAL_PCD_EP_ClrStall>
 800bd12:	4603      	mov	r3, r0
 800bd14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f000 f8fb 	bl	800bf14 <USBD_Get_USB_Status>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd22:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	3710      	adds	r7, #16
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}

0800bd2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b085      	sub	sp, #20
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	460b      	mov	r3, r1
 800bd36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bd40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	da0b      	bge.n	800bd60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd48:	78fb      	ldrb	r3, [r7, #3]
 800bd4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd4e:	68f9      	ldr	r1, [r7, #12]
 800bd50:	4613      	mov	r3, r2
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	4413      	add	r3, r2
 800bd56:	00db      	lsls	r3, r3, #3
 800bd58:	440b      	add	r3, r1
 800bd5a:	3312      	adds	r3, #18
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	e00b      	b.n	800bd78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd60:	78fb      	ldrb	r3, [r7, #3]
 800bd62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd66:	68f9      	ldr	r1, [r7, #12]
 800bd68:	4613      	mov	r3, r2
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	4413      	add	r3, r2
 800bd6e:	00db      	lsls	r3, r3, #3
 800bd70:	440b      	add	r3, r1
 800bd72:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bd76:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3714      	adds	r7, #20
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr

0800bd84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b084      	sub	sp, #16
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd90:	2300      	movs	r3, #0
 800bd92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd94:	2300      	movs	r3, #0
 800bd96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd9e:	78fa      	ldrb	r2, [r7, #3]
 800bda0:	4611      	mov	r1, r2
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7f7 f925 	bl	8002ff2 <HAL_PCD_SetAddress>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f000 f8b0 	bl	800bf14 <USBD_Get_USB_Status>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3710      	adds	r7, #16
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}

0800bdc2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bdc2:	b580      	push	{r7, lr}
 800bdc4:	b086      	sub	sp, #24
 800bdc6:	af00      	add	r7, sp, #0
 800bdc8:	60f8      	str	r0, [r7, #12]
 800bdca:	607a      	str	r2, [r7, #4]
 800bdcc:	603b      	str	r3, [r7, #0]
 800bdce:	460b      	mov	r3, r1
 800bdd0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bde0:	7af9      	ldrb	r1, [r7, #11]
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	f7f7 fa18 	bl	800321a <HAL_PCD_EP_Transmit>
 800bdea:	4603      	mov	r3, r0
 800bdec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdee:	7dfb      	ldrb	r3, [r7, #23]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f000 f88f 	bl	800bf14 <USBD_Get_USB_Status>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdfa:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b086      	sub	sp, #24
 800be08:	af00      	add	r7, sp, #0
 800be0a:	60f8      	str	r0, [r7, #12]
 800be0c:	607a      	str	r2, [r7, #4]
 800be0e:	603b      	str	r3, [r7, #0]
 800be10:	460b      	mov	r3, r1
 800be12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be14:	2300      	movs	r3, #0
 800be16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be18:	2300      	movs	r3, #0
 800be1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800be22:	7af9      	ldrb	r1, [r7, #11]
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	f7f7 f9ae 	bl	8003188 <HAL_PCD_EP_Receive>
 800be2c:	4603      	mov	r3, r0
 800be2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be30:	7dfb      	ldrb	r3, [r7, #23]
 800be32:	4618      	mov	r0, r3
 800be34:	f000 f86e 	bl	800bf14 <USBD_Get_USB_Status>
 800be38:	4603      	mov	r3, r0
 800be3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be3c:	7dbb      	ldrb	r3, [r7, #22]
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3718      	adds	r7, #24
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b082      	sub	sp, #8
 800be4a:	af00      	add	r7, sp, #0
 800be4c:	6078      	str	r0, [r7, #4]
 800be4e:	460b      	mov	r3, r1
 800be50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800be58:	78fa      	ldrb	r2, [r7, #3]
 800be5a:	4611      	mov	r1, r2
 800be5c:	4618      	mov	r0, r3
 800be5e:	f7f7 f9c4 	bl	80031ea <HAL_PCD_EP_GetRxCount>
 800be62:	4603      	mov	r3, r0
}
 800be64:	4618      	mov	r0, r3
 800be66:	3708      	adds	r7, #8
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b082      	sub	sp, #8
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	460b      	mov	r3, r1
 800be76:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800be78:	78fb      	ldrb	r3, [r7, #3]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d002      	beq.n	800be84 <HAL_PCDEx_LPM_Callback+0x18>
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d013      	beq.n	800beaa <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800be82:	e023      	b.n	800becc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	7a5b      	ldrb	r3, [r3, #9]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d007      	beq.n	800be9c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800be8c:	f000 f83c 	bl	800bf08 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be90:	4b10      	ldr	r3, [pc, #64]	@ (800bed4 <HAL_PCDEx_LPM_Callback+0x68>)
 800be92:	691b      	ldr	r3, [r3, #16]
 800be94:	4a0f      	ldr	r2, [pc, #60]	@ (800bed4 <HAL_PCDEx_LPM_Callback+0x68>)
 800be96:	f023 0306 	bic.w	r3, r3, #6
 800be9a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7fe fc3e 	bl	800a724 <USBD_LL_Resume>
    break;
 800bea8:	e010      	b.n	800becc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800beb0:	4618      	mov	r0, r3
 800beb2:	f7fe fc21 	bl	800a6f8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	7a5b      	ldrb	r3, [r3, #9]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d005      	beq.n	800beca <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bebe:	4b05      	ldr	r3, [pc, #20]	@ (800bed4 <HAL_PCDEx_LPM_Callback+0x68>)
 800bec0:	691b      	ldr	r3, [r3, #16]
 800bec2:	4a04      	ldr	r2, [pc, #16]	@ (800bed4 <HAL_PCDEx_LPM_Callback+0x68>)
 800bec4:	f043 0306 	orr.w	r3, r3, #6
 800bec8:	6113      	str	r3, [r2, #16]
    break;
 800beca:	bf00      	nop
}
 800becc:	bf00      	nop
 800bece:	3708      	adds	r7, #8
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}
 800bed4:	e000ed00 	.word	0xe000ed00

0800bed8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bed8:	b480      	push	{r7}
 800beda:	b083      	sub	sp, #12
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bee0:	4b03      	ldr	r3, [pc, #12]	@ (800bef0 <USBD_static_malloc+0x18>)
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	370c      	adds	r7, #12
 800bee6:	46bd      	mov	sp, r7
 800bee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	20001f60 	.word	0x20001f60

0800bef4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]

}
 800befc:	bf00      	nop
 800befe:	370c      	adds	r7, #12
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800bf0c:	f7f4 fc08 	bl	8000720 <SystemClock_Config>
}
 800bf10:	bf00      	nop
 800bf12:	bd80      	pop	{r7, pc}

0800bf14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b085      	sub	sp, #20
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bf22:	79fb      	ldrb	r3, [r7, #7]
 800bf24:	2b03      	cmp	r3, #3
 800bf26:	d817      	bhi.n	800bf58 <USBD_Get_USB_Status+0x44>
 800bf28:	a201      	add	r2, pc, #4	@ (adr r2, 800bf30 <USBD_Get_USB_Status+0x1c>)
 800bf2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf2e:	bf00      	nop
 800bf30:	0800bf41 	.word	0x0800bf41
 800bf34:	0800bf47 	.word	0x0800bf47
 800bf38:	0800bf4d 	.word	0x0800bf4d
 800bf3c:	0800bf53 	.word	0x0800bf53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bf40:	2300      	movs	r3, #0
 800bf42:	73fb      	strb	r3, [r7, #15]
    break;
 800bf44:	e00b      	b.n	800bf5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf46:	2303      	movs	r3, #3
 800bf48:	73fb      	strb	r3, [r7, #15]
    break;
 800bf4a:	e008      	b.n	800bf5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf50:	e005      	b.n	800bf5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf52:	2303      	movs	r3, #3
 800bf54:	73fb      	strb	r3, [r7, #15]
    break;
 800bf56:	e002      	b.n	800bf5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf58:	2303      	movs	r3, #3
 800bf5a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf5c:	bf00      	nop
  }
  return usb_status;
 800bf5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3714      	adds	r7, #20
 800bf64:	46bd      	mov	sp, r7
 800bf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6a:	4770      	bx	lr

0800bf6c <sniprintf>:
 800bf6c:	b40c      	push	{r2, r3}
 800bf6e:	b530      	push	{r4, r5, lr}
 800bf70:	4b18      	ldr	r3, [pc, #96]	@ (800bfd4 <sniprintf+0x68>)
 800bf72:	1e0c      	subs	r4, r1, #0
 800bf74:	681d      	ldr	r5, [r3, #0]
 800bf76:	b09d      	sub	sp, #116	@ 0x74
 800bf78:	da08      	bge.n	800bf8c <sniprintf+0x20>
 800bf7a:	238b      	movs	r3, #139	@ 0x8b
 800bf7c:	602b      	str	r3, [r5, #0]
 800bf7e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf82:	b01d      	add	sp, #116	@ 0x74
 800bf84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf88:	b002      	add	sp, #8
 800bf8a:	4770      	bx	lr
 800bf8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bf90:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bf94:	f04f 0300 	mov.w	r3, #0
 800bf98:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bf9a:	bf14      	ite	ne
 800bf9c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bfa0:	4623      	moveq	r3, r4
 800bfa2:	9304      	str	r3, [sp, #16]
 800bfa4:	9307      	str	r3, [sp, #28]
 800bfa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bfaa:	9002      	str	r0, [sp, #8]
 800bfac:	9006      	str	r0, [sp, #24]
 800bfae:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bfb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bfb4:	ab21      	add	r3, sp, #132	@ 0x84
 800bfb6:	a902      	add	r1, sp, #8
 800bfb8:	4628      	mov	r0, r5
 800bfba:	9301      	str	r3, [sp, #4]
 800bfbc:	f000 f9a2 	bl	800c304 <_svfiprintf_r>
 800bfc0:	1c43      	adds	r3, r0, #1
 800bfc2:	bfbc      	itt	lt
 800bfc4:	238b      	movlt	r3, #139	@ 0x8b
 800bfc6:	602b      	strlt	r3, [r5, #0]
 800bfc8:	2c00      	cmp	r4, #0
 800bfca:	d0da      	beq.n	800bf82 <sniprintf+0x16>
 800bfcc:	9b02      	ldr	r3, [sp, #8]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	701a      	strb	r2, [r3, #0]
 800bfd2:	e7d6      	b.n	800bf82 <sniprintf+0x16>
 800bfd4:	2000019c 	.word	0x2000019c

0800bfd8 <memset>:
 800bfd8:	4402      	add	r2, r0
 800bfda:	4603      	mov	r3, r0
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d100      	bne.n	800bfe2 <memset+0xa>
 800bfe0:	4770      	bx	lr
 800bfe2:	f803 1b01 	strb.w	r1, [r3], #1
 800bfe6:	e7f9      	b.n	800bfdc <memset+0x4>

0800bfe8 <__errno>:
 800bfe8:	4b01      	ldr	r3, [pc, #4]	@ (800bff0 <__errno+0x8>)
 800bfea:	6818      	ldr	r0, [r3, #0]
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	2000019c 	.word	0x2000019c

0800bff4 <__libc_init_array>:
 800bff4:	b570      	push	{r4, r5, r6, lr}
 800bff6:	4d0d      	ldr	r5, [pc, #52]	@ (800c02c <__libc_init_array+0x38>)
 800bff8:	4c0d      	ldr	r4, [pc, #52]	@ (800c030 <__libc_init_array+0x3c>)
 800bffa:	1b64      	subs	r4, r4, r5
 800bffc:	10a4      	asrs	r4, r4, #2
 800bffe:	2600      	movs	r6, #0
 800c000:	42a6      	cmp	r6, r4
 800c002:	d109      	bne.n	800c018 <__libc_init_array+0x24>
 800c004:	4d0b      	ldr	r5, [pc, #44]	@ (800c034 <__libc_init_array+0x40>)
 800c006:	4c0c      	ldr	r4, [pc, #48]	@ (800c038 <__libc_init_array+0x44>)
 800c008:	f000 fc64 	bl	800c8d4 <_init>
 800c00c:	1b64      	subs	r4, r4, r5
 800c00e:	10a4      	asrs	r4, r4, #2
 800c010:	2600      	movs	r6, #0
 800c012:	42a6      	cmp	r6, r4
 800c014:	d105      	bne.n	800c022 <__libc_init_array+0x2e>
 800c016:	bd70      	pop	{r4, r5, r6, pc}
 800c018:	f855 3b04 	ldr.w	r3, [r5], #4
 800c01c:	4798      	blx	r3
 800c01e:	3601      	adds	r6, #1
 800c020:	e7ee      	b.n	800c000 <__libc_init_array+0xc>
 800c022:	f855 3b04 	ldr.w	r3, [r5], #4
 800c026:	4798      	blx	r3
 800c028:	3601      	adds	r6, #1
 800c02a:	e7f2      	b.n	800c012 <__libc_init_array+0x1e>
 800c02c:	0800ca44 	.word	0x0800ca44
 800c030:	0800ca44 	.word	0x0800ca44
 800c034:	0800ca44 	.word	0x0800ca44
 800c038:	0800ca48 	.word	0x0800ca48

0800c03c <__retarget_lock_acquire_recursive>:
 800c03c:	4770      	bx	lr

0800c03e <__retarget_lock_release_recursive>:
 800c03e:	4770      	bx	lr

0800c040 <memcpy>:
 800c040:	440a      	add	r2, r1
 800c042:	4291      	cmp	r1, r2
 800c044:	f100 33ff 	add.w	r3, r0, #4294967295
 800c048:	d100      	bne.n	800c04c <memcpy+0xc>
 800c04a:	4770      	bx	lr
 800c04c:	b510      	push	{r4, lr}
 800c04e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c052:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c056:	4291      	cmp	r1, r2
 800c058:	d1f9      	bne.n	800c04e <memcpy+0xe>
 800c05a:	bd10      	pop	{r4, pc}

0800c05c <_free_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4605      	mov	r5, r0
 800c060:	2900      	cmp	r1, #0
 800c062:	d041      	beq.n	800c0e8 <_free_r+0x8c>
 800c064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c068:	1f0c      	subs	r4, r1, #4
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	bfb8      	it	lt
 800c06e:	18e4      	addlt	r4, r4, r3
 800c070:	f000 f8e0 	bl	800c234 <__malloc_lock>
 800c074:	4a1d      	ldr	r2, [pc, #116]	@ (800c0ec <_free_r+0x90>)
 800c076:	6813      	ldr	r3, [r2, #0]
 800c078:	b933      	cbnz	r3, 800c088 <_free_r+0x2c>
 800c07a:	6063      	str	r3, [r4, #4]
 800c07c:	6014      	str	r4, [r2, #0]
 800c07e:	4628      	mov	r0, r5
 800c080:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c084:	f000 b8dc 	b.w	800c240 <__malloc_unlock>
 800c088:	42a3      	cmp	r3, r4
 800c08a:	d908      	bls.n	800c09e <_free_r+0x42>
 800c08c:	6820      	ldr	r0, [r4, #0]
 800c08e:	1821      	adds	r1, r4, r0
 800c090:	428b      	cmp	r3, r1
 800c092:	bf01      	itttt	eq
 800c094:	6819      	ldreq	r1, [r3, #0]
 800c096:	685b      	ldreq	r3, [r3, #4]
 800c098:	1809      	addeq	r1, r1, r0
 800c09a:	6021      	streq	r1, [r4, #0]
 800c09c:	e7ed      	b.n	800c07a <_free_r+0x1e>
 800c09e:	461a      	mov	r2, r3
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	b10b      	cbz	r3, 800c0a8 <_free_r+0x4c>
 800c0a4:	42a3      	cmp	r3, r4
 800c0a6:	d9fa      	bls.n	800c09e <_free_r+0x42>
 800c0a8:	6811      	ldr	r1, [r2, #0]
 800c0aa:	1850      	adds	r0, r2, r1
 800c0ac:	42a0      	cmp	r0, r4
 800c0ae:	d10b      	bne.n	800c0c8 <_free_r+0x6c>
 800c0b0:	6820      	ldr	r0, [r4, #0]
 800c0b2:	4401      	add	r1, r0
 800c0b4:	1850      	adds	r0, r2, r1
 800c0b6:	4283      	cmp	r3, r0
 800c0b8:	6011      	str	r1, [r2, #0]
 800c0ba:	d1e0      	bne.n	800c07e <_free_r+0x22>
 800c0bc:	6818      	ldr	r0, [r3, #0]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	6053      	str	r3, [r2, #4]
 800c0c2:	4408      	add	r0, r1
 800c0c4:	6010      	str	r0, [r2, #0]
 800c0c6:	e7da      	b.n	800c07e <_free_r+0x22>
 800c0c8:	d902      	bls.n	800c0d0 <_free_r+0x74>
 800c0ca:	230c      	movs	r3, #12
 800c0cc:	602b      	str	r3, [r5, #0]
 800c0ce:	e7d6      	b.n	800c07e <_free_r+0x22>
 800c0d0:	6820      	ldr	r0, [r4, #0]
 800c0d2:	1821      	adds	r1, r4, r0
 800c0d4:	428b      	cmp	r3, r1
 800c0d6:	bf04      	itt	eq
 800c0d8:	6819      	ldreq	r1, [r3, #0]
 800c0da:	685b      	ldreq	r3, [r3, #4]
 800c0dc:	6063      	str	r3, [r4, #4]
 800c0de:	bf04      	itt	eq
 800c0e0:	1809      	addeq	r1, r1, r0
 800c0e2:	6021      	streq	r1, [r4, #0]
 800c0e4:	6054      	str	r4, [r2, #4]
 800c0e6:	e7ca      	b.n	800c07e <_free_r+0x22>
 800c0e8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ea:	bf00      	nop
 800c0ec:	200022c4 	.word	0x200022c4

0800c0f0 <sbrk_aligned>:
 800c0f0:	b570      	push	{r4, r5, r6, lr}
 800c0f2:	4e0f      	ldr	r6, [pc, #60]	@ (800c130 <sbrk_aligned+0x40>)
 800c0f4:	460c      	mov	r4, r1
 800c0f6:	6831      	ldr	r1, [r6, #0]
 800c0f8:	4605      	mov	r5, r0
 800c0fa:	b911      	cbnz	r1, 800c102 <sbrk_aligned+0x12>
 800c0fc:	f000 fba4 	bl	800c848 <_sbrk_r>
 800c100:	6030      	str	r0, [r6, #0]
 800c102:	4621      	mov	r1, r4
 800c104:	4628      	mov	r0, r5
 800c106:	f000 fb9f 	bl	800c848 <_sbrk_r>
 800c10a:	1c43      	adds	r3, r0, #1
 800c10c:	d103      	bne.n	800c116 <sbrk_aligned+0x26>
 800c10e:	f04f 34ff 	mov.w	r4, #4294967295
 800c112:	4620      	mov	r0, r4
 800c114:	bd70      	pop	{r4, r5, r6, pc}
 800c116:	1cc4      	adds	r4, r0, #3
 800c118:	f024 0403 	bic.w	r4, r4, #3
 800c11c:	42a0      	cmp	r0, r4
 800c11e:	d0f8      	beq.n	800c112 <sbrk_aligned+0x22>
 800c120:	1a21      	subs	r1, r4, r0
 800c122:	4628      	mov	r0, r5
 800c124:	f000 fb90 	bl	800c848 <_sbrk_r>
 800c128:	3001      	adds	r0, #1
 800c12a:	d1f2      	bne.n	800c112 <sbrk_aligned+0x22>
 800c12c:	e7ef      	b.n	800c10e <sbrk_aligned+0x1e>
 800c12e:	bf00      	nop
 800c130:	200022c0 	.word	0x200022c0

0800c134 <_malloc_r>:
 800c134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c138:	1ccd      	adds	r5, r1, #3
 800c13a:	f025 0503 	bic.w	r5, r5, #3
 800c13e:	3508      	adds	r5, #8
 800c140:	2d0c      	cmp	r5, #12
 800c142:	bf38      	it	cc
 800c144:	250c      	movcc	r5, #12
 800c146:	2d00      	cmp	r5, #0
 800c148:	4606      	mov	r6, r0
 800c14a:	db01      	blt.n	800c150 <_malloc_r+0x1c>
 800c14c:	42a9      	cmp	r1, r5
 800c14e:	d904      	bls.n	800c15a <_malloc_r+0x26>
 800c150:	230c      	movs	r3, #12
 800c152:	6033      	str	r3, [r6, #0]
 800c154:	2000      	movs	r0, #0
 800c156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c230 <_malloc_r+0xfc>
 800c15e:	f000 f869 	bl	800c234 <__malloc_lock>
 800c162:	f8d8 3000 	ldr.w	r3, [r8]
 800c166:	461c      	mov	r4, r3
 800c168:	bb44      	cbnz	r4, 800c1bc <_malloc_r+0x88>
 800c16a:	4629      	mov	r1, r5
 800c16c:	4630      	mov	r0, r6
 800c16e:	f7ff ffbf 	bl	800c0f0 <sbrk_aligned>
 800c172:	1c43      	adds	r3, r0, #1
 800c174:	4604      	mov	r4, r0
 800c176:	d158      	bne.n	800c22a <_malloc_r+0xf6>
 800c178:	f8d8 4000 	ldr.w	r4, [r8]
 800c17c:	4627      	mov	r7, r4
 800c17e:	2f00      	cmp	r7, #0
 800c180:	d143      	bne.n	800c20a <_malloc_r+0xd6>
 800c182:	2c00      	cmp	r4, #0
 800c184:	d04b      	beq.n	800c21e <_malloc_r+0xea>
 800c186:	6823      	ldr	r3, [r4, #0]
 800c188:	4639      	mov	r1, r7
 800c18a:	4630      	mov	r0, r6
 800c18c:	eb04 0903 	add.w	r9, r4, r3
 800c190:	f000 fb5a 	bl	800c848 <_sbrk_r>
 800c194:	4581      	cmp	r9, r0
 800c196:	d142      	bne.n	800c21e <_malloc_r+0xea>
 800c198:	6821      	ldr	r1, [r4, #0]
 800c19a:	1a6d      	subs	r5, r5, r1
 800c19c:	4629      	mov	r1, r5
 800c19e:	4630      	mov	r0, r6
 800c1a0:	f7ff ffa6 	bl	800c0f0 <sbrk_aligned>
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	d03a      	beq.n	800c21e <_malloc_r+0xea>
 800c1a8:	6823      	ldr	r3, [r4, #0]
 800c1aa:	442b      	add	r3, r5
 800c1ac:	6023      	str	r3, [r4, #0]
 800c1ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c1b2:	685a      	ldr	r2, [r3, #4]
 800c1b4:	bb62      	cbnz	r2, 800c210 <_malloc_r+0xdc>
 800c1b6:	f8c8 7000 	str.w	r7, [r8]
 800c1ba:	e00f      	b.n	800c1dc <_malloc_r+0xa8>
 800c1bc:	6822      	ldr	r2, [r4, #0]
 800c1be:	1b52      	subs	r2, r2, r5
 800c1c0:	d420      	bmi.n	800c204 <_malloc_r+0xd0>
 800c1c2:	2a0b      	cmp	r2, #11
 800c1c4:	d917      	bls.n	800c1f6 <_malloc_r+0xc2>
 800c1c6:	1961      	adds	r1, r4, r5
 800c1c8:	42a3      	cmp	r3, r4
 800c1ca:	6025      	str	r5, [r4, #0]
 800c1cc:	bf18      	it	ne
 800c1ce:	6059      	strne	r1, [r3, #4]
 800c1d0:	6863      	ldr	r3, [r4, #4]
 800c1d2:	bf08      	it	eq
 800c1d4:	f8c8 1000 	streq.w	r1, [r8]
 800c1d8:	5162      	str	r2, [r4, r5]
 800c1da:	604b      	str	r3, [r1, #4]
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f000 f82f 	bl	800c240 <__malloc_unlock>
 800c1e2:	f104 000b 	add.w	r0, r4, #11
 800c1e6:	1d23      	adds	r3, r4, #4
 800c1e8:	f020 0007 	bic.w	r0, r0, #7
 800c1ec:	1ac2      	subs	r2, r0, r3
 800c1ee:	bf1c      	itt	ne
 800c1f0:	1a1b      	subne	r3, r3, r0
 800c1f2:	50a3      	strne	r3, [r4, r2]
 800c1f4:	e7af      	b.n	800c156 <_malloc_r+0x22>
 800c1f6:	6862      	ldr	r2, [r4, #4]
 800c1f8:	42a3      	cmp	r3, r4
 800c1fa:	bf0c      	ite	eq
 800c1fc:	f8c8 2000 	streq.w	r2, [r8]
 800c200:	605a      	strne	r2, [r3, #4]
 800c202:	e7eb      	b.n	800c1dc <_malloc_r+0xa8>
 800c204:	4623      	mov	r3, r4
 800c206:	6864      	ldr	r4, [r4, #4]
 800c208:	e7ae      	b.n	800c168 <_malloc_r+0x34>
 800c20a:	463c      	mov	r4, r7
 800c20c:	687f      	ldr	r7, [r7, #4]
 800c20e:	e7b6      	b.n	800c17e <_malloc_r+0x4a>
 800c210:	461a      	mov	r2, r3
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	42a3      	cmp	r3, r4
 800c216:	d1fb      	bne.n	800c210 <_malloc_r+0xdc>
 800c218:	2300      	movs	r3, #0
 800c21a:	6053      	str	r3, [r2, #4]
 800c21c:	e7de      	b.n	800c1dc <_malloc_r+0xa8>
 800c21e:	230c      	movs	r3, #12
 800c220:	6033      	str	r3, [r6, #0]
 800c222:	4630      	mov	r0, r6
 800c224:	f000 f80c 	bl	800c240 <__malloc_unlock>
 800c228:	e794      	b.n	800c154 <_malloc_r+0x20>
 800c22a:	6005      	str	r5, [r0, #0]
 800c22c:	e7d6      	b.n	800c1dc <_malloc_r+0xa8>
 800c22e:	bf00      	nop
 800c230:	200022c4 	.word	0x200022c4

0800c234 <__malloc_lock>:
 800c234:	4801      	ldr	r0, [pc, #4]	@ (800c23c <__malloc_lock+0x8>)
 800c236:	f7ff bf01 	b.w	800c03c <__retarget_lock_acquire_recursive>
 800c23a:	bf00      	nop
 800c23c:	200022bc 	.word	0x200022bc

0800c240 <__malloc_unlock>:
 800c240:	4801      	ldr	r0, [pc, #4]	@ (800c248 <__malloc_unlock+0x8>)
 800c242:	f7ff befc 	b.w	800c03e <__retarget_lock_release_recursive>
 800c246:	bf00      	nop
 800c248:	200022bc 	.word	0x200022bc

0800c24c <__ssputs_r>:
 800c24c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c250:	688e      	ldr	r6, [r1, #8]
 800c252:	461f      	mov	r7, r3
 800c254:	42be      	cmp	r6, r7
 800c256:	680b      	ldr	r3, [r1, #0]
 800c258:	4682      	mov	sl, r0
 800c25a:	460c      	mov	r4, r1
 800c25c:	4690      	mov	r8, r2
 800c25e:	d82d      	bhi.n	800c2bc <__ssputs_r+0x70>
 800c260:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c264:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c268:	d026      	beq.n	800c2b8 <__ssputs_r+0x6c>
 800c26a:	6965      	ldr	r5, [r4, #20]
 800c26c:	6909      	ldr	r1, [r1, #16]
 800c26e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c272:	eba3 0901 	sub.w	r9, r3, r1
 800c276:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c27a:	1c7b      	adds	r3, r7, #1
 800c27c:	444b      	add	r3, r9
 800c27e:	106d      	asrs	r5, r5, #1
 800c280:	429d      	cmp	r5, r3
 800c282:	bf38      	it	cc
 800c284:	461d      	movcc	r5, r3
 800c286:	0553      	lsls	r3, r2, #21
 800c288:	d527      	bpl.n	800c2da <__ssputs_r+0x8e>
 800c28a:	4629      	mov	r1, r5
 800c28c:	f7ff ff52 	bl	800c134 <_malloc_r>
 800c290:	4606      	mov	r6, r0
 800c292:	b360      	cbz	r0, 800c2ee <__ssputs_r+0xa2>
 800c294:	6921      	ldr	r1, [r4, #16]
 800c296:	464a      	mov	r2, r9
 800c298:	f7ff fed2 	bl	800c040 <memcpy>
 800c29c:	89a3      	ldrh	r3, [r4, #12]
 800c29e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2a6:	81a3      	strh	r3, [r4, #12]
 800c2a8:	6126      	str	r6, [r4, #16]
 800c2aa:	6165      	str	r5, [r4, #20]
 800c2ac:	444e      	add	r6, r9
 800c2ae:	eba5 0509 	sub.w	r5, r5, r9
 800c2b2:	6026      	str	r6, [r4, #0]
 800c2b4:	60a5      	str	r5, [r4, #8]
 800c2b6:	463e      	mov	r6, r7
 800c2b8:	42be      	cmp	r6, r7
 800c2ba:	d900      	bls.n	800c2be <__ssputs_r+0x72>
 800c2bc:	463e      	mov	r6, r7
 800c2be:	6820      	ldr	r0, [r4, #0]
 800c2c0:	4632      	mov	r2, r6
 800c2c2:	4641      	mov	r1, r8
 800c2c4:	f000 faa6 	bl	800c814 <memmove>
 800c2c8:	68a3      	ldr	r3, [r4, #8]
 800c2ca:	1b9b      	subs	r3, r3, r6
 800c2cc:	60a3      	str	r3, [r4, #8]
 800c2ce:	6823      	ldr	r3, [r4, #0]
 800c2d0:	4433      	add	r3, r6
 800c2d2:	6023      	str	r3, [r4, #0]
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2da:	462a      	mov	r2, r5
 800c2dc:	f000 fac4 	bl	800c868 <_realloc_r>
 800c2e0:	4606      	mov	r6, r0
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	d1e0      	bne.n	800c2a8 <__ssputs_r+0x5c>
 800c2e6:	6921      	ldr	r1, [r4, #16]
 800c2e8:	4650      	mov	r0, sl
 800c2ea:	f7ff feb7 	bl	800c05c <_free_r>
 800c2ee:	230c      	movs	r3, #12
 800c2f0:	f8ca 3000 	str.w	r3, [sl]
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2fa:	81a3      	strh	r3, [r4, #12]
 800c2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c300:	e7e9      	b.n	800c2d6 <__ssputs_r+0x8a>
	...

0800c304 <_svfiprintf_r>:
 800c304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c308:	4698      	mov	r8, r3
 800c30a:	898b      	ldrh	r3, [r1, #12]
 800c30c:	061b      	lsls	r3, r3, #24
 800c30e:	b09d      	sub	sp, #116	@ 0x74
 800c310:	4607      	mov	r7, r0
 800c312:	460d      	mov	r5, r1
 800c314:	4614      	mov	r4, r2
 800c316:	d510      	bpl.n	800c33a <_svfiprintf_r+0x36>
 800c318:	690b      	ldr	r3, [r1, #16]
 800c31a:	b973      	cbnz	r3, 800c33a <_svfiprintf_r+0x36>
 800c31c:	2140      	movs	r1, #64	@ 0x40
 800c31e:	f7ff ff09 	bl	800c134 <_malloc_r>
 800c322:	6028      	str	r0, [r5, #0]
 800c324:	6128      	str	r0, [r5, #16]
 800c326:	b930      	cbnz	r0, 800c336 <_svfiprintf_r+0x32>
 800c328:	230c      	movs	r3, #12
 800c32a:	603b      	str	r3, [r7, #0]
 800c32c:	f04f 30ff 	mov.w	r0, #4294967295
 800c330:	b01d      	add	sp, #116	@ 0x74
 800c332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c336:	2340      	movs	r3, #64	@ 0x40
 800c338:	616b      	str	r3, [r5, #20]
 800c33a:	2300      	movs	r3, #0
 800c33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c33e:	2320      	movs	r3, #32
 800c340:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c344:	f8cd 800c 	str.w	r8, [sp, #12]
 800c348:	2330      	movs	r3, #48	@ 0x30
 800c34a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4e8 <_svfiprintf_r+0x1e4>
 800c34e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c352:	f04f 0901 	mov.w	r9, #1
 800c356:	4623      	mov	r3, r4
 800c358:	469a      	mov	sl, r3
 800c35a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c35e:	b10a      	cbz	r2, 800c364 <_svfiprintf_r+0x60>
 800c360:	2a25      	cmp	r2, #37	@ 0x25
 800c362:	d1f9      	bne.n	800c358 <_svfiprintf_r+0x54>
 800c364:	ebba 0b04 	subs.w	fp, sl, r4
 800c368:	d00b      	beq.n	800c382 <_svfiprintf_r+0x7e>
 800c36a:	465b      	mov	r3, fp
 800c36c:	4622      	mov	r2, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	4638      	mov	r0, r7
 800c372:	f7ff ff6b 	bl	800c24c <__ssputs_r>
 800c376:	3001      	adds	r0, #1
 800c378:	f000 80a7 	beq.w	800c4ca <_svfiprintf_r+0x1c6>
 800c37c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c37e:	445a      	add	r2, fp
 800c380:	9209      	str	r2, [sp, #36]	@ 0x24
 800c382:	f89a 3000 	ldrb.w	r3, [sl]
 800c386:	2b00      	cmp	r3, #0
 800c388:	f000 809f 	beq.w	800c4ca <_svfiprintf_r+0x1c6>
 800c38c:	2300      	movs	r3, #0
 800c38e:	f04f 32ff 	mov.w	r2, #4294967295
 800c392:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c396:	f10a 0a01 	add.w	sl, sl, #1
 800c39a:	9304      	str	r3, [sp, #16]
 800c39c:	9307      	str	r3, [sp, #28]
 800c39e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3a4:	4654      	mov	r4, sl
 800c3a6:	2205      	movs	r2, #5
 800c3a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ac:	484e      	ldr	r0, [pc, #312]	@ (800c4e8 <_svfiprintf_r+0x1e4>)
 800c3ae:	f7f3 ff3f 	bl	8000230 <memchr>
 800c3b2:	9a04      	ldr	r2, [sp, #16]
 800c3b4:	b9d8      	cbnz	r0, 800c3ee <_svfiprintf_r+0xea>
 800c3b6:	06d0      	lsls	r0, r2, #27
 800c3b8:	bf44      	itt	mi
 800c3ba:	2320      	movmi	r3, #32
 800c3bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3c0:	0711      	lsls	r1, r2, #28
 800c3c2:	bf44      	itt	mi
 800c3c4:	232b      	movmi	r3, #43	@ 0x2b
 800c3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3d0:	d015      	beq.n	800c3fe <_svfiprintf_r+0xfa>
 800c3d2:	9a07      	ldr	r2, [sp, #28]
 800c3d4:	4654      	mov	r4, sl
 800c3d6:	2000      	movs	r0, #0
 800c3d8:	f04f 0c0a 	mov.w	ip, #10
 800c3dc:	4621      	mov	r1, r4
 800c3de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3e2:	3b30      	subs	r3, #48	@ 0x30
 800c3e4:	2b09      	cmp	r3, #9
 800c3e6:	d94b      	bls.n	800c480 <_svfiprintf_r+0x17c>
 800c3e8:	b1b0      	cbz	r0, 800c418 <_svfiprintf_r+0x114>
 800c3ea:	9207      	str	r2, [sp, #28]
 800c3ec:	e014      	b.n	800c418 <_svfiprintf_r+0x114>
 800c3ee:	eba0 0308 	sub.w	r3, r0, r8
 800c3f2:	fa09 f303 	lsl.w	r3, r9, r3
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	9304      	str	r3, [sp, #16]
 800c3fa:	46a2      	mov	sl, r4
 800c3fc:	e7d2      	b.n	800c3a4 <_svfiprintf_r+0xa0>
 800c3fe:	9b03      	ldr	r3, [sp, #12]
 800c400:	1d19      	adds	r1, r3, #4
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	9103      	str	r1, [sp, #12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfbb      	ittet	lt
 800c40a:	425b      	neglt	r3, r3
 800c40c:	f042 0202 	orrlt.w	r2, r2, #2
 800c410:	9307      	strge	r3, [sp, #28]
 800c412:	9307      	strlt	r3, [sp, #28]
 800c414:	bfb8      	it	lt
 800c416:	9204      	strlt	r2, [sp, #16]
 800c418:	7823      	ldrb	r3, [r4, #0]
 800c41a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c41c:	d10a      	bne.n	800c434 <_svfiprintf_r+0x130>
 800c41e:	7863      	ldrb	r3, [r4, #1]
 800c420:	2b2a      	cmp	r3, #42	@ 0x2a
 800c422:	d132      	bne.n	800c48a <_svfiprintf_r+0x186>
 800c424:	9b03      	ldr	r3, [sp, #12]
 800c426:	1d1a      	adds	r2, r3, #4
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	9203      	str	r2, [sp, #12]
 800c42c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c430:	3402      	adds	r4, #2
 800c432:	9305      	str	r3, [sp, #20]
 800c434:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c4f8 <_svfiprintf_r+0x1f4>
 800c438:	7821      	ldrb	r1, [r4, #0]
 800c43a:	2203      	movs	r2, #3
 800c43c:	4650      	mov	r0, sl
 800c43e:	f7f3 fef7 	bl	8000230 <memchr>
 800c442:	b138      	cbz	r0, 800c454 <_svfiprintf_r+0x150>
 800c444:	9b04      	ldr	r3, [sp, #16]
 800c446:	eba0 000a 	sub.w	r0, r0, sl
 800c44a:	2240      	movs	r2, #64	@ 0x40
 800c44c:	4082      	lsls	r2, r0
 800c44e:	4313      	orrs	r3, r2
 800c450:	3401      	adds	r4, #1
 800c452:	9304      	str	r3, [sp, #16]
 800c454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c458:	4824      	ldr	r0, [pc, #144]	@ (800c4ec <_svfiprintf_r+0x1e8>)
 800c45a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c45e:	2206      	movs	r2, #6
 800c460:	f7f3 fee6 	bl	8000230 <memchr>
 800c464:	2800      	cmp	r0, #0
 800c466:	d036      	beq.n	800c4d6 <_svfiprintf_r+0x1d2>
 800c468:	4b21      	ldr	r3, [pc, #132]	@ (800c4f0 <_svfiprintf_r+0x1ec>)
 800c46a:	bb1b      	cbnz	r3, 800c4b4 <_svfiprintf_r+0x1b0>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	3307      	adds	r3, #7
 800c470:	f023 0307 	bic.w	r3, r3, #7
 800c474:	3308      	adds	r3, #8
 800c476:	9303      	str	r3, [sp, #12]
 800c478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c47a:	4433      	add	r3, r6
 800c47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c47e:	e76a      	b.n	800c356 <_svfiprintf_r+0x52>
 800c480:	fb0c 3202 	mla	r2, ip, r2, r3
 800c484:	460c      	mov	r4, r1
 800c486:	2001      	movs	r0, #1
 800c488:	e7a8      	b.n	800c3dc <_svfiprintf_r+0xd8>
 800c48a:	2300      	movs	r3, #0
 800c48c:	3401      	adds	r4, #1
 800c48e:	9305      	str	r3, [sp, #20]
 800c490:	4619      	mov	r1, r3
 800c492:	f04f 0c0a 	mov.w	ip, #10
 800c496:	4620      	mov	r0, r4
 800c498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c49c:	3a30      	subs	r2, #48	@ 0x30
 800c49e:	2a09      	cmp	r2, #9
 800c4a0:	d903      	bls.n	800c4aa <_svfiprintf_r+0x1a6>
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d0c6      	beq.n	800c434 <_svfiprintf_r+0x130>
 800c4a6:	9105      	str	r1, [sp, #20]
 800c4a8:	e7c4      	b.n	800c434 <_svfiprintf_r+0x130>
 800c4aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e7f0      	b.n	800c496 <_svfiprintf_r+0x192>
 800c4b4:	ab03      	add	r3, sp, #12
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	462a      	mov	r2, r5
 800c4ba:	4b0e      	ldr	r3, [pc, #56]	@ (800c4f4 <_svfiprintf_r+0x1f0>)
 800c4bc:	a904      	add	r1, sp, #16
 800c4be:	4638      	mov	r0, r7
 800c4c0:	f3af 8000 	nop.w
 800c4c4:	1c42      	adds	r2, r0, #1
 800c4c6:	4606      	mov	r6, r0
 800c4c8:	d1d6      	bne.n	800c478 <_svfiprintf_r+0x174>
 800c4ca:	89ab      	ldrh	r3, [r5, #12]
 800c4cc:	065b      	lsls	r3, r3, #25
 800c4ce:	f53f af2d 	bmi.w	800c32c <_svfiprintf_r+0x28>
 800c4d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4d4:	e72c      	b.n	800c330 <_svfiprintf_r+0x2c>
 800c4d6:	ab03      	add	r3, sp, #12
 800c4d8:	9300      	str	r3, [sp, #0]
 800c4da:	462a      	mov	r2, r5
 800c4dc:	4b05      	ldr	r3, [pc, #20]	@ (800c4f4 <_svfiprintf_r+0x1f0>)
 800c4de:	a904      	add	r1, sp, #16
 800c4e0:	4638      	mov	r0, r7
 800c4e2:	f000 f879 	bl	800c5d8 <_printf_i>
 800c4e6:	e7ed      	b.n	800c4c4 <_svfiprintf_r+0x1c0>
 800c4e8:	0800ca08 	.word	0x0800ca08
 800c4ec:	0800ca12 	.word	0x0800ca12
 800c4f0:	00000000 	.word	0x00000000
 800c4f4:	0800c24d 	.word	0x0800c24d
 800c4f8:	0800ca0e 	.word	0x0800ca0e

0800c4fc <_printf_common>:
 800c4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c500:	4616      	mov	r6, r2
 800c502:	4698      	mov	r8, r3
 800c504:	688a      	ldr	r2, [r1, #8]
 800c506:	690b      	ldr	r3, [r1, #16]
 800c508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c50c:	4293      	cmp	r3, r2
 800c50e:	bfb8      	it	lt
 800c510:	4613      	movlt	r3, r2
 800c512:	6033      	str	r3, [r6, #0]
 800c514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c518:	4607      	mov	r7, r0
 800c51a:	460c      	mov	r4, r1
 800c51c:	b10a      	cbz	r2, 800c522 <_printf_common+0x26>
 800c51e:	3301      	adds	r3, #1
 800c520:	6033      	str	r3, [r6, #0]
 800c522:	6823      	ldr	r3, [r4, #0]
 800c524:	0699      	lsls	r1, r3, #26
 800c526:	bf42      	ittt	mi
 800c528:	6833      	ldrmi	r3, [r6, #0]
 800c52a:	3302      	addmi	r3, #2
 800c52c:	6033      	strmi	r3, [r6, #0]
 800c52e:	6825      	ldr	r5, [r4, #0]
 800c530:	f015 0506 	ands.w	r5, r5, #6
 800c534:	d106      	bne.n	800c544 <_printf_common+0x48>
 800c536:	f104 0a19 	add.w	sl, r4, #25
 800c53a:	68e3      	ldr	r3, [r4, #12]
 800c53c:	6832      	ldr	r2, [r6, #0]
 800c53e:	1a9b      	subs	r3, r3, r2
 800c540:	42ab      	cmp	r3, r5
 800c542:	dc26      	bgt.n	800c592 <_printf_common+0x96>
 800c544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c548:	6822      	ldr	r2, [r4, #0]
 800c54a:	3b00      	subs	r3, #0
 800c54c:	bf18      	it	ne
 800c54e:	2301      	movne	r3, #1
 800c550:	0692      	lsls	r2, r2, #26
 800c552:	d42b      	bmi.n	800c5ac <_printf_common+0xb0>
 800c554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c558:	4641      	mov	r1, r8
 800c55a:	4638      	mov	r0, r7
 800c55c:	47c8      	blx	r9
 800c55e:	3001      	adds	r0, #1
 800c560:	d01e      	beq.n	800c5a0 <_printf_common+0xa4>
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	6922      	ldr	r2, [r4, #16]
 800c566:	f003 0306 	and.w	r3, r3, #6
 800c56a:	2b04      	cmp	r3, #4
 800c56c:	bf02      	ittt	eq
 800c56e:	68e5      	ldreq	r5, [r4, #12]
 800c570:	6833      	ldreq	r3, [r6, #0]
 800c572:	1aed      	subeq	r5, r5, r3
 800c574:	68a3      	ldr	r3, [r4, #8]
 800c576:	bf0c      	ite	eq
 800c578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c57c:	2500      	movne	r5, #0
 800c57e:	4293      	cmp	r3, r2
 800c580:	bfc4      	itt	gt
 800c582:	1a9b      	subgt	r3, r3, r2
 800c584:	18ed      	addgt	r5, r5, r3
 800c586:	2600      	movs	r6, #0
 800c588:	341a      	adds	r4, #26
 800c58a:	42b5      	cmp	r5, r6
 800c58c:	d11a      	bne.n	800c5c4 <_printf_common+0xc8>
 800c58e:	2000      	movs	r0, #0
 800c590:	e008      	b.n	800c5a4 <_printf_common+0xa8>
 800c592:	2301      	movs	r3, #1
 800c594:	4652      	mov	r2, sl
 800c596:	4641      	mov	r1, r8
 800c598:	4638      	mov	r0, r7
 800c59a:	47c8      	blx	r9
 800c59c:	3001      	adds	r0, #1
 800c59e:	d103      	bne.n	800c5a8 <_printf_common+0xac>
 800c5a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5a8:	3501      	adds	r5, #1
 800c5aa:	e7c6      	b.n	800c53a <_printf_common+0x3e>
 800c5ac:	18e1      	adds	r1, r4, r3
 800c5ae:	1c5a      	adds	r2, r3, #1
 800c5b0:	2030      	movs	r0, #48	@ 0x30
 800c5b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c5b6:	4422      	add	r2, r4
 800c5b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c5bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c5c0:	3302      	adds	r3, #2
 800c5c2:	e7c7      	b.n	800c554 <_printf_common+0x58>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	4622      	mov	r2, r4
 800c5c8:	4641      	mov	r1, r8
 800c5ca:	4638      	mov	r0, r7
 800c5cc:	47c8      	blx	r9
 800c5ce:	3001      	adds	r0, #1
 800c5d0:	d0e6      	beq.n	800c5a0 <_printf_common+0xa4>
 800c5d2:	3601      	adds	r6, #1
 800c5d4:	e7d9      	b.n	800c58a <_printf_common+0x8e>
	...

0800c5d8 <_printf_i>:
 800c5d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5dc:	7e0f      	ldrb	r7, [r1, #24]
 800c5de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c5e0:	2f78      	cmp	r7, #120	@ 0x78
 800c5e2:	4691      	mov	r9, r2
 800c5e4:	4680      	mov	r8, r0
 800c5e6:	460c      	mov	r4, r1
 800c5e8:	469a      	mov	sl, r3
 800c5ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c5ee:	d807      	bhi.n	800c600 <_printf_i+0x28>
 800c5f0:	2f62      	cmp	r7, #98	@ 0x62
 800c5f2:	d80a      	bhi.n	800c60a <_printf_i+0x32>
 800c5f4:	2f00      	cmp	r7, #0
 800c5f6:	f000 80d1 	beq.w	800c79c <_printf_i+0x1c4>
 800c5fa:	2f58      	cmp	r7, #88	@ 0x58
 800c5fc:	f000 80b8 	beq.w	800c770 <_printf_i+0x198>
 800c600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c608:	e03a      	b.n	800c680 <_printf_i+0xa8>
 800c60a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c60e:	2b15      	cmp	r3, #21
 800c610:	d8f6      	bhi.n	800c600 <_printf_i+0x28>
 800c612:	a101      	add	r1, pc, #4	@ (adr r1, 800c618 <_printf_i+0x40>)
 800c614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c618:	0800c671 	.word	0x0800c671
 800c61c:	0800c685 	.word	0x0800c685
 800c620:	0800c601 	.word	0x0800c601
 800c624:	0800c601 	.word	0x0800c601
 800c628:	0800c601 	.word	0x0800c601
 800c62c:	0800c601 	.word	0x0800c601
 800c630:	0800c685 	.word	0x0800c685
 800c634:	0800c601 	.word	0x0800c601
 800c638:	0800c601 	.word	0x0800c601
 800c63c:	0800c601 	.word	0x0800c601
 800c640:	0800c601 	.word	0x0800c601
 800c644:	0800c783 	.word	0x0800c783
 800c648:	0800c6af 	.word	0x0800c6af
 800c64c:	0800c73d 	.word	0x0800c73d
 800c650:	0800c601 	.word	0x0800c601
 800c654:	0800c601 	.word	0x0800c601
 800c658:	0800c7a5 	.word	0x0800c7a5
 800c65c:	0800c601 	.word	0x0800c601
 800c660:	0800c6af 	.word	0x0800c6af
 800c664:	0800c601 	.word	0x0800c601
 800c668:	0800c601 	.word	0x0800c601
 800c66c:	0800c745 	.word	0x0800c745
 800c670:	6833      	ldr	r3, [r6, #0]
 800c672:	1d1a      	adds	r2, r3, #4
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	6032      	str	r2, [r6, #0]
 800c678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c67c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c680:	2301      	movs	r3, #1
 800c682:	e09c      	b.n	800c7be <_printf_i+0x1e6>
 800c684:	6833      	ldr	r3, [r6, #0]
 800c686:	6820      	ldr	r0, [r4, #0]
 800c688:	1d19      	adds	r1, r3, #4
 800c68a:	6031      	str	r1, [r6, #0]
 800c68c:	0606      	lsls	r6, r0, #24
 800c68e:	d501      	bpl.n	800c694 <_printf_i+0xbc>
 800c690:	681d      	ldr	r5, [r3, #0]
 800c692:	e003      	b.n	800c69c <_printf_i+0xc4>
 800c694:	0645      	lsls	r5, r0, #25
 800c696:	d5fb      	bpl.n	800c690 <_printf_i+0xb8>
 800c698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c69c:	2d00      	cmp	r5, #0
 800c69e:	da03      	bge.n	800c6a8 <_printf_i+0xd0>
 800c6a0:	232d      	movs	r3, #45	@ 0x2d
 800c6a2:	426d      	negs	r5, r5
 800c6a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6a8:	4858      	ldr	r0, [pc, #352]	@ (800c80c <_printf_i+0x234>)
 800c6aa:	230a      	movs	r3, #10
 800c6ac:	e011      	b.n	800c6d2 <_printf_i+0xfa>
 800c6ae:	6821      	ldr	r1, [r4, #0]
 800c6b0:	6833      	ldr	r3, [r6, #0]
 800c6b2:	0608      	lsls	r0, r1, #24
 800c6b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c6b8:	d402      	bmi.n	800c6c0 <_printf_i+0xe8>
 800c6ba:	0649      	lsls	r1, r1, #25
 800c6bc:	bf48      	it	mi
 800c6be:	b2ad      	uxthmi	r5, r5
 800c6c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c6c2:	4852      	ldr	r0, [pc, #328]	@ (800c80c <_printf_i+0x234>)
 800c6c4:	6033      	str	r3, [r6, #0]
 800c6c6:	bf14      	ite	ne
 800c6c8:	230a      	movne	r3, #10
 800c6ca:	2308      	moveq	r3, #8
 800c6cc:	2100      	movs	r1, #0
 800c6ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c6d2:	6866      	ldr	r6, [r4, #4]
 800c6d4:	60a6      	str	r6, [r4, #8]
 800c6d6:	2e00      	cmp	r6, #0
 800c6d8:	db05      	blt.n	800c6e6 <_printf_i+0x10e>
 800c6da:	6821      	ldr	r1, [r4, #0]
 800c6dc:	432e      	orrs	r6, r5
 800c6de:	f021 0104 	bic.w	r1, r1, #4
 800c6e2:	6021      	str	r1, [r4, #0]
 800c6e4:	d04b      	beq.n	800c77e <_printf_i+0x1a6>
 800c6e6:	4616      	mov	r6, r2
 800c6e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800c6ec:	fb03 5711 	mls	r7, r3, r1, r5
 800c6f0:	5dc7      	ldrb	r7, [r0, r7]
 800c6f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c6f6:	462f      	mov	r7, r5
 800c6f8:	42bb      	cmp	r3, r7
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	d9f4      	bls.n	800c6e8 <_printf_i+0x110>
 800c6fe:	2b08      	cmp	r3, #8
 800c700:	d10b      	bne.n	800c71a <_printf_i+0x142>
 800c702:	6823      	ldr	r3, [r4, #0]
 800c704:	07df      	lsls	r7, r3, #31
 800c706:	d508      	bpl.n	800c71a <_printf_i+0x142>
 800c708:	6923      	ldr	r3, [r4, #16]
 800c70a:	6861      	ldr	r1, [r4, #4]
 800c70c:	4299      	cmp	r1, r3
 800c70e:	bfde      	ittt	le
 800c710:	2330      	movle	r3, #48	@ 0x30
 800c712:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c716:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c71a:	1b92      	subs	r2, r2, r6
 800c71c:	6122      	str	r2, [r4, #16]
 800c71e:	f8cd a000 	str.w	sl, [sp]
 800c722:	464b      	mov	r3, r9
 800c724:	aa03      	add	r2, sp, #12
 800c726:	4621      	mov	r1, r4
 800c728:	4640      	mov	r0, r8
 800c72a:	f7ff fee7 	bl	800c4fc <_printf_common>
 800c72e:	3001      	adds	r0, #1
 800c730:	d14a      	bne.n	800c7c8 <_printf_i+0x1f0>
 800c732:	f04f 30ff 	mov.w	r0, #4294967295
 800c736:	b004      	add	sp, #16
 800c738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	f043 0320 	orr.w	r3, r3, #32
 800c742:	6023      	str	r3, [r4, #0]
 800c744:	4832      	ldr	r0, [pc, #200]	@ (800c810 <_printf_i+0x238>)
 800c746:	2778      	movs	r7, #120	@ 0x78
 800c748:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c74c:	6823      	ldr	r3, [r4, #0]
 800c74e:	6831      	ldr	r1, [r6, #0]
 800c750:	061f      	lsls	r7, r3, #24
 800c752:	f851 5b04 	ldr.w	r5, [r1], #4
 800c756:	d402      	bmi.n	800c75e <_printf_i+0x186>
 800c758:	065f      	lsls	r7, r3, #25
 800c75a:	bf48      	it	mi
 800c75c:	b2ad      	uxthmi	r5, r5
 800c75e:	6031      	str	r1, [r6, #0]
 800c760:	07d9      	lsls	r1, r3, #31
 800c762:	bf44      	itt	mi
 800c764:	f043 0320 	orrmi.w	r3, r3, #32
 800c768:	6023      	strmi	r3, [r4, #0]
 800c76a:	b11d      	cbz	r5, 800c774 <_printf_i+0x19c>
 800c76c:	2310      	movs	r3, #16
 800c76e:	e7ad      	b.n	800c6cc <_printf_i+0xf4>
 800c770:	4826      	ldr	r0, [pc, #152]	@ (800c80c <_printf_i+0x234>)
 800c772:	e7e9      	b.n	800c748 <_printf_i+0x170>
 800c774:	6823      	ldr	r3, [r4, #0]
 800c776:	f023 0320 	bic.w	r3, r3, #32
 800c77a:	6023      	str	r3, [r4, #0]
 800c77c:	e7f6      	b.n	800c76c <_printf_i+0x194>
 800c77e:	4616      	mov	r6, r2
 800c780:	e7bd      	b.n	800c6fe <_printf_i+0x126>
 800c782:	6833      	ldr	r3, [r6, #0]
 800c784:	6825      	ldr	r5, [r4, #0]
 800c786:	6961      	ldr	r1, [r4, #20]
 800c788:	1d18      	adds	r0, r3, #4
 800c78a:	6030      	str	r0, [r6, #0]
 800c78c:	062e      	lsls	r6, r5, #24
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	d501      	bpl.n	800c796 <_printf_i+0x1be>
 800c792:	6019      	str	r1, [r3, #0]
 800c794:	e002      	b.n	800c79c <_printf_i+0x1c4>
 800c796:	0668      	lsls	r0, r5, #25
 800c798:	d5fb      	bpl.n	800c792 <_printf_i+0x1ba>
 800c79a:	8019      	strh	r1, [r3, #0]
 800c79c:	2300      	movs	r3, #0
 800c79e:	6123      	str	r3, [r4, #16]
 800c7a0:	4616      	mov	r6, r2
 800c7a2:	e7bc      	b.n	800c71e <_printf_i+0x146>
 800c7a4:	6833      	ldr	r3, [r6, #0]
 800c7a6:	1d1a      	adds	r2, r3, #4
 800c7a8:	6032      	str	r2, [r6, #0]
 800c7aa:	681e      	ldr	r6, [r3, #0]
 800c7ac:	6862      	ldr	r2, [r4, #4]
 800c7ae:	2100      	movs	r1, #0
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	f7f3 fd3d 	bl	8000230 <memchr>
 800c7b6:	b108      	cbz	r0, 800c7bc <_printf_i+0x1e4>
 800c7b8:	1b80      	subs	r0, r0, r6
 800c7ba:	6060      	str	r0, [r4, #4]
 800c7bc:	6863      	ldr	r3, [r4, #4]
 800c7be:	6123      	str	r3, [r4, #16]
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7c6:	e7aa      	b.n	800c71e <_printf_i+0x146>
 800c7c8:	6923      	ldr	r3, [r4, #16]
 800c7ca:	4632      	mov	r2, r6
 800c7cc:	4649      	mov	r1, r9
 800c7ce:	4640      	mov	r0, r8
 800c7d0:	47d0      	blx	sl
 800c7d2:	3001      	adds	r0, #1
 800c7d4:	d0ad      	beq.n	800c732 <_printf_i+0x15a>
 800c7d6:	6823      	ldr	r3, [r4, #0]
 800c7d8:	079b      	lsls	r3, r3, #30
 800c7da:	d413      	bmi.n	800c804 <_printf_i+0x22c>
 800c7dc:	68e0      	ldr	r0, [r4, #12]
 800c7de:	9b03      	ldr	r3, [sp, #12]
 800c7e0:	4298      	cmp	r0, r3
 800c7e2:	bfb8      	it	lt
 800c7e4:	4618      	movlt	r0, r3
 800c7e6:	e7a6      	b.n	800c736 <_printf_i+0x15e>
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	4632      	mov	r2, r6
 800c7ec:	4649      	mov	r1, r9
 800c7ee:	4640      	mov	r0, r8
 800c7f0:	47d0      	blx	sl
 800c7f2:	3001      	adds	r0, #1
 800c7f4:	d09d      	beq.n	800c732 <_printf_i+0x15a>
 800c7f6:	3501      	adds	r5, #1
 800c7f8:	68e3      	ldr	r3, [r4, #12]
 800c7fa:	9903      	ldr	r1, [sp, #12]
 800c7fc:	1a5b      	subs	r3, r3, r1
 800c7fe:	42ab      	cmp	r3, r5
 800c800:	dcf2      	bgt.n	800c7e8 <_printf_i+0x210>
 800c802:	e7eb      	b.n	800c7dc <_printf_i+0x204>
 800c804:	2500      	movs	r5, #0
 800c806:	f104 0619 	add.w	r6, r4, #25
 800c80a:	e7f5      	b.n	800c7f8 <_printf_i+0x220>
 800c80c:	0800ca19 	.word	0x0800ca19
 800c810:	0800ca2a 	.word	0x0800ca2a

0800c814 <memmove>:
 800c814:	4288      	cmp	r0, r1
 800c816:	b510      	push	{r4, lr}
 800c818:	eb01 0402 	add.w	r4, r1, r2
 800c81c:	d902      	bls.n	800c824 <memmove+0x10>
 800c81e:	4284      	cmp	r4, r0
 800c820:	4623      	mov	r3, r4
 800c822:	d807      	bhi.n	800c834 <memmove+0x20>
 800c824:	1e43      	subs	r3, r0, #1
 800c826:	42a1      	cmp	r1, r4
 800c828:	d008      	beq.n	800c83c <memmove+0x28>
 800c82a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c82e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c832:	e7f8      	b.n	800c826 <memmove+0x12>
 800c834:	4402      	add	r2, r0
 800c836:	4601      	mov	r1, r0
 800c838:	428a      	cmp	r2, r1
 800c83a:	d100      	bne.n	800c83e <memmove+0x2a>
 800c83c:	bd10      	pop	{r4, pc}
 800c83e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c842:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c846:	e7f7      	b.n	800c838 <memmove+0x24>

0800c848 <_sbrk_r>:
 800c848:	b538      	push	{r3, r4, r5, lr}
 800c84a:	4d06      	ldr	r5, [pc, #24]	@ (800c864 <_sbrk_r+0x1c>)
 800c84c:	2300      	movs	r3, #0
 800c84e:	4604      	mov	r4, r0
 800c850:	4608      	mov	r0, r1
 800c852:	602b      	str	r3, [r5, #0]
 800c854:	f7f4 fa90 	bl	8000d78 <_sbrk>
 800c858:	1c43      	adds	r3, r0, #1
 800c85a:	d102      	bne.n	800c862 <_sbrk_r+0x1a>
 800c85c:	682b      	ldr	r3, [r5, #0]
 800c85e:	b103      	cbz	r3, 800c862 <_sbrk_r+0x1a>
 800c860:	6023      	str	r3, [r4, #0]
 800c862:	bd38      	pop	{r3, r4, r5, pc}
 800c864:	200022b8 	.word	0x200022b8

0800c868 <_realloc_r>:
 800c868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86c:	4607      	mov	r7, r0
 800c86e:	4614      	mov	r4, r2
 800c870:	460d      	mov	r5, r1
 800c872:	b921      	cbnz	r1, 800c87e <_realloc_r+0x16>
 800c874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c878:	4611      	mov	r1, r2
 800c87a:	f7ff bc5b 	b.w	800c134 <_malloc_r>
 800c87e:	b92a      	cbnz	r2, 800c88c <_realloc_r+0x24>
 800c880:	f7ff fbec 	bl	800c05c <_free_r>
 800c884:	4625      	mov	r5, r4
 800c886:	4628      	mov	r0, r5
 800c888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c88c:	f000 f81a 	bl	800c8c4 <_malloc_usable_size_r>
 800c890:	4284      	cmp	r4, r0
 800c892:	4606      	mov	r6, r0
 800c894:	d802      	bhi.n	800c89c <_realloc_r+0x34>
 800c896:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c89a:	d8f4      	bhi.n	800c886 <_realloc_r+0x1e>
 800c89c:	4621      	mov	r1, r4
 800c89e:	4638      	mov	r0, r7
 800c8a0:	f7ff fc48 	bl	800c134 <_malloc_r>
 800c8a4:	4680      	mov	r8, r0
 800c8a6:	b908      	cbnz	r0, 800c8ac <_realloc_r+0x44>
 800c8a8:	4645      	mov	r5, r8
 800c8aa:	e7ec      	b.n	800c886 <_realloc_r+0x1e>
 800c8ac:	42b4      	cmp	r4, r6
 800c8ae:	4622      	mov	r2, r4
 800c8b0:	4629      	mov	r1, r5
 800c8b2:	bf28      	it	cs
 800c8b4:	4632      	movcs	r2, r6
 800c8b6:	f7ff fbc3 	bl	800c040 <memcpy>
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	4638      	mov	r0, r7
 800c8be:	f7ff fbcd 	bl	800c05c <_free_r>
 800c8c2:	e7f1      	b.n	800c8a8 <_realloc_r+0x40>

0800c8c4 <_malloc_usable_size_r>:
 800c8c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8c8:	1f18      	subs	r0, r3, #4
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	bfbc      	itt	lt
 800c8ce:	580b      	ldrlt	r3, [r1, r0]
 800c8d0:	18c0      	addlt	r0, r0, r3
 800c8d2:	4770      	bx	lr

0800c8d4 <_init>:
 800c8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d6:	bf00      	nop
 800c8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8da:	bc08      	pop	{r3}
 800c8dc:	469e      	mov	lr, r3
 800c8de:	4770      	bx	lr

0800c8e0 <_fini>:
 800c8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e2:	bf00      	nop
 800c8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8e6:	bc08      	pop	{r3}
 800c8e8:	469e      	mov	lr, r3
 800c8ea:	4770      	bx	lr
