{"vcs1":{"timestamp_begin":1678939832.742581795, "rt":1.56, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1678939834.366864440, "rt":0.41, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1678939834.825257981, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678939832.449638338}
{"VCS_COMP_START_TIME": 1678939832.449638338}
{"VCS_COMP_END_TIME": 1678939835.092883686}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338976}}
{"stitch_vcselab": {"peak_mem": 238956}}
