<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
Component  documentation - Properties
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>Init_ECT</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<a href="Init_ECT_HCS12X.html">General Info</a><br />
<i>Properties</i><br />
<a href="Init_ECT_HCS12XMethods.html">Methods</a><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<a href="../../DOCs/BeanInitUsage.html">Init Code Usage</a><br/><br/>
<a href="../../DOCs/BEANindex.html">Component Index</a><br/>
<a href="../../DOCs/CPUindex.html">CPU Component Index</a><br/>
<a href="../../DOCs/EmbeddedBeans.html">Embedded Components</a><br/>
<a href="../../DOCs/BeanCategories.html">Component Categories</a><br/>

<br /><br /><br />
<center>
<img src="Init_ECT_HCS12X_b.gif" alt="Component icon"/>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

<!--      <table border="0" cellPadding="0" cellSpacing="0" width="100%">
        <tbody>
        <tr>
          <td class="titlebox">-->
          
           <div class="titlebox">
              <div class="beanname">
                Component
                
                
                Init_ECT for HCS12X
              </div>
              <div class="descrtext">Enhanced Capture Timer (ECT)</div>
              <div class="info_name">Component Level: <span class="info_text"><a href="../../DOCs/BeanCategoriesInfo.html#LevelAbstraction">Peripheral Initialization</a></span></div>
              <div class="info_name">Category: 
                <span class="info_text">
                <a href="../../DOCs/BeanCategoriesInfo.html">CPU Internal Peripherals-Peripheral Initialization</a>
                
                </span>
              </div>
            </div>
                      
<!--
            </td>
        </tr>

        <tr>        
-->  
            
<!--            <td align="left"> -->
<!--                   <br /> -->                  
     <div class="text_title">
          Properties:
		 </div>		 
		 <div class="descr_line">                  
                  (Properties are parameters of the component. Please see the <a href="../../DOCs/EmbeddedBeans.html">Embedded Components page</a> for more information.)                   
     </div>
                  
<div class="user_text">
<ul>
<li>
<a name="DeviceName">
<b>Component name</b></a> - Name of the component.
</li>
<li>
<a name="MainModule">
<b>Device</b></a> - Selection of the ECT module
</li>
<li>
<a name="SettingGrp">
<b>Settings</b></a> - Common ECT module settings.
<ul>
  <li>
  <a name="ClockGrp">
  <b>Clock settings</b></a> - Clock/timing settings of the module.
  <ul>
    <li>
    <a name="Prescaler">
    <b>Prescaler</b></a> - Timer Prescaler Select.<br /> This item modifies the PR0, PR1 and PR2 bits in the TSCR2 register.(Available only For HCS12X supporting Legacy mode.) <br /><br />
There are 8 options:<br />
<ul>
  <li><u>Bus Clock / 1</u>: Prescale Factor</li>
  <li><u>Bus Clock / 2</u>: Prescale Factor</li>
  <li><u>Bus Clock / 4</u>: Prescale Factor</li>
  <li><u>Bus Clock / 8</u>: Prescale Factor</li>
  <li><u>Bus Clock / 16</u>: Prescale Factor</li>
  <li><u>Bus Clock / 32</u>: Prescale Factor</li>
  <li><u>Bus Clock / 64</u>: Prescale Factor</li>
  <li><u>Bus Clock / 128</u>: Prescale Factor</li>
</ul><br />

    </li>
    <li>
    <a name="ClockSource">
    <b>Timer Clock Source</b></a> - Timer Clock Source.<br /> This item modifies the CLK0 and CLK1 bits in the PACTL register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Timer prescaler</u>: Use timer prescaler clock as timer counter clock</li>
  <li><u>PACLK</u>: Use PACLK as input to timer counter clock</li>
  <li><u>PACLK/256</u>: Use PACLK/256 as timer counter clock frequency.</li>
  <li><u>PACLK/65536</u>: Use PACLK/65536 as timer counter clock frequency.</li>
</ul><br />

    </li>
    <li>
    <a name="Frequency">
    <b>Frequency</b></a> - A input frequency of main ECT counter. This item is influenced by the following properties: <a href="#Prescaler">Prescaler</a> and <a href="#ClockSource">Timer Clock Source</a>..
    </li>
        <li class="versionspec">
    <a name="HCS12XFamily">
    <span class="versionspeclabel">Settings supported for Freescale HCS12X derivatives only.</span></a>
    <ul>
      <li>
      <a name="PrecisionTimer">
      <b>Precision timer</b></a> - Enables precision timer. All bits in the DLYCT register are used for the delay selection, all bits of the PTPSR register are used for Precision Timer Prescaler Selection, and all bits of PTMCPSR register are used for the prescaler Precision Timer Modulus Counter Prescaler selection. This item modifies the PRNT bit in the TSCR1 register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="PrecTimerPrescaler">
        <b>Precision timer prescaler</b></a> - This item specifies the division rate of the main Timer prescaler. This item modifies the PTPSR register.
        </li>
        <li>
        <a name="PrecTimerModCounterPrescaler">
        <b>Precision timer modulus counter prescaler</b></a> - This item specifies the division rate of the modulus counter prescaler. This item modifies the PTMCPSR register.
        </li>
      </ul>
      </li>
    </ul>
    </li>
      </ul>
  </li>
  <li>
  <a name="FastFlagClear">
  <b>Fast Flag Clear</b></a> - Timer Fast Flag Clear All. This has the advantage of eliminating software overhead in a separate clear sequence.<br />
 This item modifies the TFFCA bit in the TSCR1 register.
  </li>
  <li>
  <a name="TimerReset">
  <b>Timer Counter Reset</b></a> - This item allows the timer counter to be reset by a successful output compare 7 event. This mode of operation is similar to an up-counting modulus counter.<br />
 This item modifies the TCRE bit in the TSCR2 register.
  </li>
  <li>
  <a name="StopsInWait">
  <b>Stop in wait mode</b></a> - Disable the timer module when the MCU is in the wait mode. Timer interrupts cannot be used to get the MCU out of wait. Pulse accumulators and modulus down counter are also affected.<br />
 This item modifies the TSWAI bit in the TSCR1 register.
  </li>
  <li>
  <a name="StopsInFreeze">
  <b>Stop in freeze mode</b></a> - Disable the timer and modulus counter whenever the MCU is in freeze mode. Pulse accumulators will not stop.<br />
 This item modifies the TSFRZ bit in the TSCR1 register.
  </li>
  <li>
  <a name="DelayCounter">
  <b>Delay Counter</b></a> - If enabled, after detection of a valid edge on input capture pins, the delay counter counts the pre-selected number of bus clock cycles, then it will generate a pulse on its output. The pulse is generated only if the level of input signal, after the preset delay, is the opposite of the level before the transition.<br />
This property affects edge detectors on channel 0, 1, 2 and 3 (captures and pulse accumulators) This item modifies the [DLY0:DLY1] bits or [DLZ0:DLY7] bits (if Precision timer is supported and enabled) in the DLYCT register.
  </li>
  <li>
  <a name="Mode">
  <b>Mode</b></a> - Input Control Latch or Queue Mode.<br />
Queue Mode - The main timer value is memorized in the IC register by a valid input pin transition. With a new occurrence of a capture, the value of the IC register will be transferred to its holding register (if enabled - see property Buffer) and the IC register memorizes the new timer value.<br />
Latch Mode - Latching function occurs when modulus down-counter reaches zero or can be invoke by SW. With a latching event the contents of IC registers and 8-bit pulse accumulators are transferred to their holding registers. 8-bit accumulators are cleared. This item modifies the  LATQ bit in the ICSYS register.
  </li>
  <li>
  <a name="Buffer">
  <b>Buffer</b></a> - Enable Input Capture and pulse accumulator holding registers.<br />
In latch mode, the holding registers are always enabled. This item modifies the BUFFEN bit in the ICSYS register.
  </li>
  <li>
  <a name="timerFlagMode">
  <b>Timer flag mode</b></a> - Setting &quot;New value in latch&quot; allows a timer interrupt (consequently user event OnCapture) to be generated after capturing two values in the capture and holding registers instead of generating an interrupt for every capture.<br />
This property is active only in Queue mode with enabled buffers (property Mode and property Buffer).<br />
This property affects interrupts related with channel 0, 1, 2 and 3. This item modifies the TFMOD bit in the ICSYS register.
  </li>
  <li>
  <a name="pulseMaxCount">
  <b>8-bit Pulse accumulator max. count</b></a> - If this property is &quot;yes&quot;, 8-bit pulse accumulators counters will be not incremented over value $FF (to value $00), while invoking interrupt whenever pulse appears on the input. The value $FF indicates a count of 255 or more. This item modifies the PACMX bit in the ICSYS register.
  </li>
  <li>
  <a name="PWMshareGrp">
  <b>Share input action</b></a> - Share input action
  <ul>
    <li>
    <a name="ShareCapture37">
    <b>Share capture channels 3 &amp; 7</b></a> - If this property is &quot;yes&quot; then channel input 3 causes the same action on the channel 7.
    </li>
    <li>
    <a name="ShareCapture26">
    <b>Share capture channels 2 &amp; 6</b></a> - If this property is &quot;yes&quot; then channel input 2 causes the same action on the channel 6.
    </li>
    <li>
    <a name="ShareCapture15">
    <b>Share capture channels 1 &amp; 5</b></a> - If this property is &quot;yes&quot; then channel input 1 causes the same action on the channel 5.
    </li>
    <li>
    <a name="ShareCapture04">
    <b>Share capture channels 0 &amp; 4</b></a> - If this property is &quot;yes&quot; then channel input 0 causes the same action on the channel 4.
    </li>
  </ul>
  </li>
  <li>
  <a name="AccumulatorAGrp">
  <b>Accumulator A</b></a> - This group covers all settings for accumulator A.
  <ul>
    <li>
    <a name="AccCounterA">
    <b>Accumulator counter</b></a> - Accumulator A counter device selection.
    </li>
    <li>
    <a name="PulseAccmodeA">
    <b>Pulse Accumulator Mode</b></a> - Pulse Accumulator Mode.<br />
 This item modifies the PAMOD bit in the PACTL register.
    <br />There are 2 modes:
    <ul>
      <li><u><a name="PulseAccmodeA_0">Event counter</a></u> - This bit is active only when the Pulse Accumulator A is enabled. The following items are displayed in this mode:
    <ul>
      <li>
      <a name="EdgeControl">
      <b>Edge Control</b></a> - Pulse Accumulator Edge Control.<br /> This item modifies the PEDGE bit in the PACTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Rising</u>: Rising edges on PT7 pin cause the count to be incremented.</li>
  <li><u>Falling</u>: Falling edges on PT7 pin cause the count to be incremented.</li>
</ul><br />

      </li>
    </ul>
    </li>
    <li><u><a name="PulseAccmodeA_1">Gated time accumulation</a></u> - This bit is active only when the Pulse Accumulator A is enabled. The following items are displayed in this mode:
  <ul>
      <li>
      <a name="EdgeControl0">
      <b>Edge Control</b></a> - Pulse Accumulator Edge Control.<br /> This item modifies the PEDGE bit in the PACTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Div. by 64 clock enabled with pin low level</u>: PT7 input pin low enables bus clock divided by 64 to Pulse Accumulator and the trailing rising edge on PT7 sets the PAIF flag.</li>
  <li><u>Div. by 64 clock enabled with pin high level</u>: PT7 input pin high enables bus clock divided by 64 to Pulse Accumulator and the trailing falling edge on PT7 sets the PAIF flag</li>
</ul><br />

      </li>
  </ul>
  </li>
  </ul>
  </li>
  <li>
  <a name="CountReg2">
  <b>Count register 2</b></a> - Pulse Accumulators Count Register 2. The two 8-bit pulse accumulators PAC3 and PAC2 are cascaded to form the PACA 16-bit pulse accumulator.<br />
 This item modifies all bits in PACN2 register.
  </li>
  <li>
  <a name="CountReg3">
  <b>Count register 3</b></a> - Pulse Accumulators Count Register 3. The two 8-bit pulse accumulators PAC3 and PAC2 are cascaded to form the PACA 16-bit pulse accumulator.<br />
 This item modifies all bits in PACN3 register.
  </li>
  </ul>
  </li>
  <li>
  <a name="AccumulatorBGrp">
  <b>Accumulator B</b></a> - This group covers all settings for accumulator B.
  <ul>
    <li>
    <a name="AccCounterB">
    <b>Accumulator counter</b></a> - Accumulator B counter device selection.
    </li>
    <li>
    <a name="CountReg0">
    <b>Count register 0</b></a> - Pulse Accumulators Count Register 0. The two 8-bit pulse accumulators PAC1 and PAC0 are cascaded to form the PACB 16-bit pulse accumulator.<br />
 This item modifies all bits in PACN0 register.
    </li>
    <li>
    <a name="CountReg1">
    <b>Count register 1</b></a> - Pulse Accumulators Count Register 1. The two 8-bit pulse accumulators PAC1 and PAC0 are cascaded to form the PACB 16-bit pulse accumulator.<br />
 This item modifies all bits in PACN1 register.
    </li>
  </ul>
  </li>
  <li>
  <a name="SettingsModCounterGrp">
  <b>Modulus Counter</b></a> - Settings of modulus Counter
  <ul>
    <li>
    <a name="ModulusCounter">
    <b>Modulus counter</b></a> - Modulus counter device selection.
    </li>
    <li>
    <a name="modulusMode">
    <b>Modulus mode</b></a> - If this property is &quot;no&quot;, counter counts once from the value written  to it and will stop at 0.<br />
In other case, when the counter reaches 0, the counter is loaded with the latest value written to the modulus count register.<br />
 This item modifies the MODMC bit in the MCCTL register.
    </li>
    <li>
    <a name="ReadValue">
    <b>Read</b></a> - Read Modulus Down-Counter Load.<br /> This item modifies the RDMCL bit in the MCCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Value of the count register</u>: Reads of the modulus count register will return the present value of the count register.</li>
  <li><u>Content of the load register</u>: Reads of the modulus count register will return the contents of the load register.</li>
</ul><br />

    </li>
    <li>
    <a name="CountReg">
    <b>Count register</b></a> - Modulus Down-Counter Count Register .A full access for the counter register should take place in one clock cycle.<br />
 This item modifies all bits in MCCNT register.
    </li>
    <li>
    <a name="ModulusClockGrp">
    <b>Clock settings</b></a> - Clock settings of modulus counter.
    <ul>
      <li>
      <a name="ModulusPrescaler">
      <b>Prescaler</b></a> - Modulus Counter Prescaler select.<br />
 This item modifies the MCPR1 and MCPR0 bits in the MCCTL register.
      </li>
      <li>
      <a name="ModulusFreq">
      <b>Frequency</b></a> - Frequency value . This item is influenced by the following properties: ModulusPrescaler.
      </li>
    </ul>
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="Channels">
<b>Channels</b></a> - Settings of the ECT channels.
<ul>
  <li>
  <a name="ChannelGrp0">
  <b>Channel 0</b></a> - This group covers all settings for channel 0.
  <ul>
    <li>
    <a name="Capture0">
    <b>Channel device</b></a> - Channel 0 device selection.
    </li>
    <li>
    <a name="Mode0">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS0 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask0">
    <b>Compare Mask</b></a> - Setting the OC7M0 will set the corresponding port to be an output port when the corresponding TIOS0 bit is set to be an output compare.<br />
 This item modifies the OC7M0 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData0">
    <b>Compare Data</b></a> - A channel 0 output compare can cause bits in the output compare 0 data register to transfer to the timer port data register depending on the output compare 0 mask register.<br />
 This item modifies the OC7D0 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow0">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV0 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction0">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC0 compare.<br /> This item modifies the OM0 and OL0 bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin0">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD0 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl0">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG0A and  EDG0B bits in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg0">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC0 register.
    </li>
    <li>
    <a name="CaptureReg0Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 0 Overwrite.<br />
 This item modifies the NOVW0 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp0">
    <b>Channel 0 interrupt</b></a> - Channel 0 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel0">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 0 Interrupt Enable.<br />
 This item modifies the C0I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn0">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority0">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 0 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh0">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp0">
    <b>Pin</b></a> - Channel 0 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel0">
      <b>Pin</b></a> - IOC0 - Input capture and Output compare channel 0.
      </li>
      <li>
      <a name="PinSigna0">
      <b>Pin signal</b></a> - Channel 0 pin signal.
      </li>
      <li>
      <a name="CapCompChannel0Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 0.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel0ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 0.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp1">
  <b>Channel 1</b></a> - This group covers all settings for channel 1.
  <ul>
    <li>
    <a name="Capture1">
    <b>Channel device</b></a> - Channel 1 device selection.
    </li>
    <li>
    <a name="Mode1">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS1 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask1">
    <b>Compare Mask</b></a> - Setting the OC7M1 will set the corresponding port to be an output port when the corresponding TIOS1 bit is set to be an output compare.<br />
 This item modifies the OC7M1 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData1">
    <b>Compare Data</b></a> - A channel 1 output compare can cause bits in the output compare 1 data register to transfer to the timer port data register depending on the output compare 1 mask register.<br />
 This item modifies the OC7D1 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow1">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV1 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction1">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC1 compare.<br /> This item modifies the OM1 and OL1 bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol0">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin1">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD1 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl1">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG1A and  EDG1B bits in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg1">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC1 register.
    </li>
    <li>
    <a name="CaptureReg1Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 1 Overwrite.<br />
 This item modifies the NOVW1 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp1">
    <b>Channel 1 interrupt</b></a> - Channel 1 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel1">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 1 Interrupt Enable.<br />
 This item modifies the C1I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn1">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority1">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 1 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh1">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp1">
    <b>Pin</b></a> - Channel 1 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel1">
      <b>Pin</b></a> - IOC1 - Input capture and Output compare channel 1.
      </li>
      <li>
      <a name="PinSigna1">
      <b>Pin signal</b></a> - Channel 1 pin signal.
      </li>
      <li>
      <a name="CapCompChannel1Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 1.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel1ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 1.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp2">
  <b>Channel 2</b></a> - This group covers all settings for channel 2.
  <ul>
    <li>
    <a name="Capture2">
    <b>Channel device</b></a> - Channel 2 device selection.
    </li>
    <li>
    <a name="Mode2">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS2 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask2">
    <b>Compare Mask</b></a> - Setting the OC7M2 will set the corresponding port to be an output port when the corresponding TIOS2 bit is set to be an output compare.<br />
 This item modifies the OC7M2 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData2">
    <b>Compare Data</b></a> - A channel 2 output compare can cause bits in the output compare 2 data register to transfer to the timer port data register depending on the output compare 2 mask register.<br />
 This item modifies the OC7D2 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow2">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV2 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction2">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC2 compare.<br /> This item modifies the OM2 and OL2 bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol2">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin2">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD2 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl2">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG2A and  EDG2B bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg2">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC2 register.
    </li>
    <li>
    <a name="CaptureReg2Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 2 Overwrite.<br />
 This item modifies the NOVW2 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp2">
    <b>Channel 2 interrupt</b></a> - Channel 2 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel2">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 2 Interrupt Enable.<br />
 This item modifies the C2I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn2">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority2">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 2 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh2">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp2">
    <b>Pin</b></a> - Channel 2 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel2">
      <b>Pin</b></a> - IOC2 - Input capture and Output compare channel 2.
      </li>
      <li>
      <a name="PinSigna2">
      <b>Pin signal</b></a> - Channel 2 pin signal.
      </li>
      <li>
      <a name="CapCompChannel2Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 2.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel2ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 2.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp3">
  <b>Channel 3</b></a> - This group covers all settings for channel 3.
  <ul>
    <li>
    <a name="Capture3">
    <b>Channel device</b></a> - Channel 3 device selection.
    </li>
    <li>
    <a name="Mode3">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS3 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask3">
    <b>Compare Mask</b></a> - Setting the OC7M3 will set the corresponding port to be an output port when the corresponding TIOS3 bit is set to be an output compare.<br />
 This item modifies the OC7M3 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData3">
    <b>Compare Data</b></a> - A channel 3 output compare can cause bits in the output compare 3 data register to transfer to the timer port data register depending on the output compare 3 mask register.<br />
 This item modifies the OC7D3 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow3">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV3 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction3">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC3 compare.<br /> This item modifies the OM3 and OL3 bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol3">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin3">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD3 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl3">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG3A and  EDG3B bit in the TCTL2 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg3">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC3 register.
    </li>
    <li>
    <a name="CaptureReg3Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 3 Overwrite.<br />
 This item modifies the NOVW3 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp3">
    <b>Channel 3 interrupt</b></a> - Channel 3 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel3">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 3 Interrupt Enable.<br />
 This item modifies the C3I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn3">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority3">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 3 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh3">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp3">
    <b>Pin</b></a> - Channel 3 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel3">
      <b>Pin</b></a> - IOC3 - Input capture and Output compare channel 3.
      </li>
      <li>
      <a name="PinSigna3">
      <b>Pin signal</b></a> - Channel 3 pin signal.
      </li>
      <li>
      <a name="CapCompChannel3Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 3.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel3ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 3.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp4">
  <b>Channel 4</b></a> - This group covers all settings for channel 4.
  <ul>
    <li>
    <a name="Capture4">
    <b>Channel device</b></a> - Channel 4 device selection.
    </li>
    <li>
    <a name="Mode4">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS4 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask4">
    <b>Compare Mask</b></a> - Setting the OC7M4 will set the corresponding port to be an output port when the corresponding TIOS4 bit is set to be an output compare.<br />
 This item modifies the OC7M4 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData4">
    <b>Compare Data</b></a> - A channel 4 output compare can cause bits in the output compare 4 data register to transfer to the timer port data register depending on the output compare 4 mask register.<br />
 This item modifies the OC7D4 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow4">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV4 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction4">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC4 compare.<br /> This item modifies the OM4 and OL4 bits in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol4">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin4">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD4 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl4">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG4A and  EDG4B bits in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg4">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC4 register.
    </li>
    <li>
    <a name="CaptureReg4Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 4 Overwrite.<br />
 This item modifies the NOVW4 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp4">
    <b>Channel 4 interrupt</b></a> - Channel 4 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel4">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 4 Interrupt Enable.<br />
 This item modifies the C4I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn4">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority4">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 4 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh4">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp4">
    <b>Pin</b></a> - Channel 4 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel4">
      <b>Pin</b></a> - IOC4 - Input capture and Output compare channel 4.
      </li>
      <li>
      <a name="PinSigna4">
      <b>Pin signal</b></a> - Channel 4 pin signal.
      </li>
      <li>
      <a name="CapCompChannel4Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 4.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel4ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 4.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp5">
  <b>Channel 5</b></a> - This group covers all settings for channel 5.
  <ul>
    <li>
    <a name="Capture5">
    <b>Channel device</b></a> - Channel 5 device selection.
    </li>
    <li>
    <a name="Mode5">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS5 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask5">
    <b>Compare Mask</b></a> - Setting the OC7M5 will set the corresponding port to be an output port when the corresponding TIOS5 bit is set to be an output compare.<br />
 This item modifies the OC7M6 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData5">
    <b>Compare Data</b></a> - A channel 5 output compare can cause bits in the output compare 5 data register to transfer to the timer port data register depending on the output compare 5 mask register.<br />
 This item modifies the OC7D6 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow5">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV6 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction5">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC5 compare.<br /> This item modifies the OM6 and OL6 bit in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol5">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin5">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD5 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl5">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG6A and  EDG6B bit in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg5">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC5 register.
    </li>
    <li>
    <a name="CaptureReg5Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 5 Overwrite.<br />
 This item modifies the NOVW5 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp5">
    <b>Channel 5 interrupt</b></a> - Channel 5 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel5">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 5 Interrupt Enable.<br />
 This item modifies the C5I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn5">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority5">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 5 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh5">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp5">
    <b>Pin</b></a> - Channel 5 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel5">
      <b>Pin</b></a> - IOC5 - Input capture and Output compare channel 5.
      </li>
      <li>
      <a name="PinSigna5">
      <b>Pin signal</b></a> - Channel 5 pin signal.
      </li>
      <li>
      <a name="CapCompChannel5Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 5.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel5ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 5.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp6">
  <b>Channel 6</b></a> - This group covers all settings for channel 6.
  <ul>
    <li>
    <a name="Capture6">
    <b>Channel device</b></a> - Channel 6 device selection.
    </li>
    <li>
    <a name="Mode6">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS6 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask6">
    <b>Compare Mask</b></a> - Setting the OC7M6 will set the corresponding port to be an output port when the corresponding TIOS6 bit is set to be an output compare.<br />
 This item modifies the OC7M6 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData6">
    <b>Compare Data</b></a> - A channel 6 output compare can cause bits in the output compare 6 data register to transfer to the timer port data register depending on the output compare 6 mask register.<br />
 This item modifies the OC7D6 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow6">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV6 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction6">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC6 compare.<br /> This item modifies the OM6 and OL6 bit in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol6">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin6">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD6 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl6">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG6A and  EDG6B bit in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg6">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC6 register.
    </li>
    <li>
    <a name="CaptureReg6Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 6 Overwrite.<br />
 This item modifies the NOVW6 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp6">
    <b>Channel 6 interrupt</b></a> - Channel 6 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel6">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 6 Interrupt Enable.<br />
 This item modifies the C6I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn6">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority6">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 6 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh6">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp6">
    <b>Pin</b></a> - Channel 6 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel6">
      <b>Pin</b></a> - IOC6 - Input capture and Output compare channel 6.
      </li>
      <li>
      <a name="PinSigna6">
      <b>Pin signal</b></a> - Channel 6 pin signal.
      </li>
      <li>
      <a name="CapCompChannel6Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 6.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel6ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 6.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li>
  <a name="ChannelGrp7">
  <b>Channel 7</b></a> - This group covers all settings for channel 7.
  <ul>
    <li>
    <a name="Capture7">
    <b>Channel device</b></a> - Channel 7 device selection.
    </li>
    <li>
    <a name="Mode7">
    <b>Mode</b></a> - Input Capture or Output Compare Channel Configuration.<br /> This item modifies the IOS7 bit in the TIOS register .<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Capture</u>: The corresponding channel acts as an input capture</li>
  <li><u>Compare</u>: The corresponding channel acts as an output compare.</li>
</ul><br />

    </li>
    <li>
    <a name="CompMask7">
    <b>Compare Mask</b></a> - A successful channel 7 output compare overrides any channel 6:0 compares. For each OC7M bit that is set, the output compare action reflects the corresponding OC7D bit.<br />
 This item modifies the OC7M7 bit in the OC7M register .
    </li>
    <li>
    <a name="CompData7">
    <b>Compare Data</b></a> - A channel 7 output compare can cause bits in the output compare 7 data register to transfer to the timer port data register depending on the output compare 7 mask register.<br />
 This item modifies the OC7D7 bit in the OC7D register .
    </li>
    <li>
    <a name="Overflow7">
    <b>Toggle On Overflow</b></a> - It toggles output compare pin on overflow.<br />
 This item modifies the TOV7 bit in the TTOV register.
    </li>
    <li>
    <a name="OutAction7">
    <b>Output action</b></a> - This item specifies the output action to be taken as a result of a successful OC7 compare.<br /> This item modifies the OM7 and OL7 bit in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Disconected</u>: Timer disconnected from output pin logic.</li>
  <li><u>Toggle output line</u>: Toggle OCx output line.</li>
  <li><u>Clear line to zero</u>: Clear OCx output line to zero.</li>
  <li><u>Set line to one</u>: Set OCx output line to one.</li>
</ul><br />

    </li>
        <li class="versionspecdetail">
    <a name="Symbol7">
    </a><i>Settings supported for Freescale HCS 12X derivates containing the OCPD register.</i>
    <ul>
      <li>
      <a name="OutCompPin7">
      <b>Output Compare Pin</b></a> - Enables/Disables the timer channel IO port.<br />
 This item modifies the OCPD7 bit in the OCPD register.
      </li>
    </ul>
    </li>
        <li>
    <a name="InControl7">
    <b>Input control</b></a> - This item configures the input capture edge detector circuits.<br /> This item modifies the EDG7A and  EDG7B bits in the TCTL1 register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Capture disabled</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on rising edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on falling edges only</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
  <li><u>Capture on any edge</u>: This item also configure the 8 bit pulse accumulators PAC0 - 3.</li>
</ul><br />

    </li>
    <li>
    <a name="CapCompReg7">
    <b>Capture/Compare register</b></a> - Timer Input Capture/Output Compare Register. Writes to this register have no meaning or effect during input capture mode.<br />
 This item modifies all bits in TC7 register.
    </li>
    <li>
    <a name="CaptureReg7Overwrite">
    <b>Capture register Overwrite</b></a> - Capture register 7 Overwrite.<br />
 This item modifies the NOVW7 bit in the ICOVW register.
    </li>
    <li>
    <a name="ChannelIntGrp7">
    <b>Channel 7 interrupt</b></a> - Channel 7 interrupt settings.
    <ul>
      <li>
      <a name="IntGrpChannel7">
      <b>Channel interrupt</b></a> - Input Capture/Output Compare 7 Interrupt Enable.<br />
 This item modifies the C7I bit in the TIE register.
      </li>
      <li>
      <a name="IntEn7">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="IntPriority7">
      <b>Priority</b></a> - Priority of the Input Capture/Output Compare 7 Interrupt.
      </li>
      <li>
      <a name="ISRHandleECTCh7">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
    <li>
    <a name="PinsGrp7">
    <b>Pin</b></a> - Channel 7 pins/signals settings. This item enables initialization of the pin and if enabled, pin is used exclusively by this component.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="CapCompChannel7">
      <b>Pin</b></a> - IOC7 - Input capture and Output compare channel 7
      </li>
      <li>
      <a name="PinSigna7">
      <b>Pin signal</b></a> - Channel 7 pin signal.
      </li>
      <li>
      <a name="CapCompChannel7Pull">
      <b>Pin pull resistor</b></a> - Setting of the pull resistor for the pin of ECT channel 7.<br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
      </li>
      <li>
      <a name="CapCompChannel7ODE">
      <b>Pin open drain</b></a> - Setting of the open drain option for the pin of ECT channel 7.<br />
 This item modifies the respective bit in the port wired-or mode register.
      </li>
    </ul>
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="IntGrp">
<b>Interrupts</b></a> - Interrupts settings of the module.
<ul>
  <li>
  <a name="TimerIntGrp">
  <b>Timer Overflow</b></a> - Timer Overflow interrupt settings.
  <ul>
    <li>
    <a name="TimerIntEn">
    <b>Timer Overflow</b></a> - Timer Overflow Interrupt Enable.<br />
 This item modifies the TOI bit in the TSCR2 register.
    </li>
    <li>
    <a name="TimerOverflowInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="OverflowIntPriority">
    <b>Priority</b></a> - Priority of the Timer Overflow Interrupt.
    </li>
    <li>
    <a name="ISRHandleECTOverflow">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="Symbol1">
  <b>Accumulator A Overflow</b></a> - Accumulator A Overflow interrupt settings.
  <ul>
    <li>
    <a name="AccAOverflowIntEn">
    <b>Accumulator A Overflow</b></a> - Pulse Accumulator A Overflow Interrupt enable.<br />
 This item modifies the PAOVI bit in the PACTL register.
    </li>
    <li>
    <a name="AccAOverflowInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="AccAOverflowIntPriority">
    <b>Priority</b></a> - Priority of the Pulse Accumulator A Overflow interrupt.
    </li>
    <li>
    <a name="ISRHandleAccAOverflow">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="AccAInIntGrp">
  <b>Accumulator A Input</b></a> - Accumulator A Input interrupt settings.
  <ul>
    <li>
    <a name="AccAInIntEn">
    <b>Accumulator A Input</b></a> - Pulse Accumulator Input Interrupt enable.<br />
 This item modifies the PAI bit in the PACTL register.
    </li>
    <li>
    <a name="AccAInInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="AccAInIntPriority">
    <b>Priority</b></a> - Priority of the Pulse Accumulator Input interrupt.
    </li>
    <li>
    <a name="ISRHandleAccAInput">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="AccBOverflowIntGrp">
  <b>Accumulator B Overflow</b></a> - Accumulator B Overflow interrupt settings.
  <ul>
    <li>
    <a name="AccBOverflowIntEn">
    <b>Accumulator B Overflow</b></a> - Accumulator B Overflow interrupt enable.<br />
 This item modifies the PBOVI bit in the PBCTL register .
    </li>
    <li>
    <a name="AccBOverflowInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="AccBOverflowIntPriority">
    <b>Priority</b></a> - Priority of the Accumulator B Overflow interrupt.
    </li>
    <li>
    <a name="ISRHandleAccBOverflow">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="ModCounterIntGrp">
  <b>Modulus counter Underflow</b></a> - Modulus counter Underflow interrupt settings.
  <ul>
    <li>
    <a name="ModulusCounterIntEn">
    <b>Modulus counter Underflow</b></a> - Modulus Counter Underflow Interrupt Enable.<br />
 This item modifies the MCZI bit in the MCCTL register.
    </li>
    <li>
    <a name="ModulusCounterInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="ModulusCounterPriority">
    <b>Priority</b></a> - Priority. of the Modulus Counter Underflow interrupt.
    </li>
    <li>
    <a name="ISRHandleModulus">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="InitGrp">
<b>Initialization</b></a> - Initialization options of the module.
<ul>
    <a name="NON_MCU_INIT">
  </a>
    <li>
    <a name="InitEnable">
    <b>Call Init method</b></a> - The Init method of the component may be called after power-on or reset (in initialization code) by PE.<br />
 yes - The Init method is called by PE.<br />
 no - The Init method is not called by PE, it should be called in user's code.
    </li>
    <li>
  <a name="TimerEn">
  <b>Timer</b></a> - Allows the timer to function normally.<br />
 This item modifies the TEN bit in the TSCR1 register .
  </li>
  <li>
  <a name="ModulusCounterEn">
  <b>Modulus Counter</b></a> - Modulus Counter enable.<br />
 This item modifies the MCEN bit in the MCCTL register .
  </li>
  <li>
  <a name="AccumulatorAEn">
  <b>Pulse Accumulator A</b></a> - Pulse accumulator A enable. The two 8-bit pulse accumulators PAC3 and PAC2 are cascaded to form the PACA 16-bit pulse accumulator.<br />
 This item modifies the PAEN bit in the PACTL register . The Pulse Accumulator A shares the input pin with PT7_IOC7.
  </li>
  <li>
  <a name="AccumulatorBEn">
  <b>Pulse Accumulator B</b></a> - Pulse accumulator B enable.<br />
 This item modifies the PBEN bit in the PBCTL register . The Pulse Accumulator B shares the input pin with PT0_IOC0.
  </li>
  <li>
  <a name="PulseAccumulator0">
  <b>Pulse accumulator 0</b></a> - The 8-bit pulse accumulators PAC1 and PAC0 can be enabled only if PBEN in PBTCL is cleared.<br />
 This item modifies the PA0EN bit in the ICPAR register . The Pulse Accumulator 0 shares the input pin with PT0_IOC0.
  </li>
  <li>
  <a name="PulseAccumulator1">
  <b>Pulse accumulator 1</b></a> - The 8-bit pulse accumulators PAC1 and PAC0 can be enabled only if PBEN in PBTCL is cleared.<br />
 This item modifies the PA1EN bit in the ICPAR register . The Pulse Accumulator 1 shares the input pin with PT1_IOC1.
  </li>
  <li>
  <a name="PulseAccumulator2">
  <b>Pulse accumulator 2</b></a> - The 8-bit pulse accumulators PAC3 and PAC2 can be enabled only if PAEN in PATCL ($20) is cleared.<br />
 This item modifies the PA2EN bit in the ICPAR register. The Pulse Accumulator 2 shares the input pin with PT2_IOC2.
  </li>
  <li>
  <a name="PulseAccumulator3">
  <b>Pulse accumulator 3</b></a> - The 8-bit pulse accumulators PAC3 and PAC2 can be enabled only if PAEN in PATCL ($20) is cleared.<br />
 This item modifies the PA3EN bit in the ICPAR register. The Pulse Accumulator 3 shares the input pin with PT3_IOC3.
  </li>
</ul>
</li>

     </ul>
<!---USERBEG DON'T CHANGE THIS LINE-->

<!---USEREND DON'T CHANGE THIS LINE-->
</div>
           <p class="footer">
            PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
            <br />
            Copyright 1997 - 2010 Freescale Semiconductor, Inc.
           </p>
    </td>
  </tr>

</table>

</body>
</html>
