$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#3462
0!
#4312
b00000000 "
#4313
b00000000 "
#5500
b00000000 "
#5501
b00000000 "
#6687
b00000000 "
#6688
b00000000 "
#7875
b00000000 "
#7876
b00000000 "
#9062
b00000000 "
#9063
b00000000 "
#10550
b00000000 "
#10551
b00000000 "
#11737
b00000000 "
#11738
b00000000 "
#12925
b00000000 "
#12926
b00000000 "
#14112
b00000000 "
#14113
b00000000 "
#15300
b00000000 "
#15301
b00000000 "
#26862
1!
#30837
0!
#48187
1!
#52162
0!
#53512
b00000001 "
#53513
b00000001 "
#58737
b00000000 "
#58738
b00000000 "
#59925
b00000000 "
#59926
b00000000 "
#61112
b00000000 "
#61113
b00000000 "
#62300
b00000000 "
#62301
b00000000 "
#63487
b00000000 "
#63488
b00000000 "
#81462
1!
#85437
0!
