vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xilinx_vip
vlib modelsim_lib/msim/xpm
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/xlconstant_v1_1_7
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/proc_sys_reset_v5_0_13
vlib modelsim_lib/msim/smartconnect_v1_0
vlib modelsim_lib/msim/axi_infrastructure_v1_1_0
vlib modelsim_lib/msim/axi_register_slice_v2_1_27
vlib modelsim_lib/msim/axi_vip_v1_1_13
vlib modelsim_lib/msim/lib_pkg_v1_0_2
vlib modelsim_lib/msim/fifo_generator_v13_2_7
vlib modelsim_lib/msim/lib_fifo_v1_0_16
vlib modelsim_lib/msim/blk_mem_gen_v8_4_5
vlib modelsim_lib/msim/lib_bmg_v1_0_14
vlib modelsim_lib/msim/lib_srl_fifo_v1_0_2
vlib modelsim_lib/msim/axi_datamover_v5_1_29
vlib modelsim_lib/msim/axi_vdma_v6_3_15
vlib modelsim_lib/msim/processing_system7_vip_v1_0_15
vlib modelsim_lib/msim/generic_baseblocks_v2_1_0
vlib modelsim_lib/msim/axi_data_fifo_v2_1_26
vlib modelsim_lib/msim/axi_crossbar_v2_1_28
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
vlib modelsim_lib/msim/v_tc_v6_1_13
vlib modelsim_lib/msim/v_vid_in_axi4s_v4_0_9
vlib modelsim_lib/msim/v_axi4s_vid_out_v4_0_15
vlib modelsim_lib/msim/v_tc_v6_2_5
vlib modelsim_lib/msim/v_vid_in_axi4s_v5_0_2
vlib modelsim_lib/msim/axi_bram_ctrl_v4_1_7
vlib modelsim_lib/msim/xbip_utils_v3_0_10
vlib modelsim_lib/msim/axi_utils_v2_0_6
vlib modelsim_lib/msim/xbip_pipe_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_multadd_v3_0_6
vlib modelsim_lib/msim/xbip_bram18k_v3_0_6
vlib modelsim_lib/msim/mult_gen_v12_0_18
vlib modelsim_lib/msim/floating_point_v7_1_15
vlib modelsim_lib/msim/axi_protocol_converter_v2_1_27
vlib modelsim_lib/msim/axi_mmu_v2_1_25

vmap xilinx_vip modelsim_lib/msim/xilinx_vip
vmap xpm modelsim_lib/msim/xpm
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap xlconstant_v1_1_7 modelsim_lib/msim/xlconstant_v1_1_7
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13
vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_27 modelsim_lib/msim/axi_register_slice_v2_1_27
vmap axi_vip_v1_1_13 modelsim_lib/msim/axi_vip_v1_1_13
vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_7 modelsim_lib/msim/fifo_generator_v13_2_7
vmap lib_fifo_v1_0_16 modelsim_lib/msim/lib_fifo_v1_0_16
vmap blk_mem_gen_v8_4_5 modelsim_lib/msim/blk_mem_gen_v8_4_5
vmap lib_bmg_v1_0_14 modelsim_lib/msim/lib_bmg_v1_0_14
vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_29 modelsim_lib/msim/axi_datamover_v5_1_29
vmap axi_vdma_v6_3_15 modelsim_lib/msim/axi_vdma_v6_3_15
vmap processing_system7_vip_v1_0_15 modelsim_lib/msim/processing_system7_vip_v1_0_15
vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0
vmap axi_data_fifo_v2_1_26 modelsim_lib/msim/axi_data_fifo_v2_1_26
vmap axi_crossbar_v2_1_28 modelsim_lib/msim/axi_crossbar_v2_1_28
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
vmap v_tc_v6_1_13 modelsim_lib/msim/v_tc_v6_1_13
vmap v_vid_in_axi4s_v4_0_9 modelsim_lib/msim/v_vid_in_axi4s_v4_0_9
vmap v_axi4s_vid_out_v4_0_15 modelsim_lib/msim/v_axi4s_vid_out_v4_0_15
vmap v_tc_v6_2_5 modelsim_lib/msim/v_tc_v6_2_5
vmap v_vid_in_axi4s_v5_0_2 modelsim_lib/msim/v_vid_in_axi4s_v5_0_2
vmap axi_bram_ctrl_v4_1_7 modelsim_lib/msim/axi_bram_ctrl_v4_1_7
vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10
vmap axi_utils_v2_0_6 modelsim_lib/msim/axi_utils_v2_0_6
vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_dsp48_multadd_v3_0_6 modelsim_lib/msim/xbip_dsp48_multadd_v3_0_6
vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_18 modelsim_lib/msim/mult_gen_v12_0_18
vmap floating_point_v7_1_15 modelsim_lib/msim/floating_point_v7_1_15
vmap axi_protocol_converter_v2_1_27 modelsim_lib/msim/axi_protocol_converter_v2_1_27
vmap axi_mmu_v2_1_25 modelsim_lib/msim/axi_mmu_v2_1_25

vlog -work xilinx_vip  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm  -93  \
"C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/mmcme2_drp.v" \

vcom -work xil_defaultlib  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd" \
"../../../bd/sys_design/ip/sys_design_axi_dynclk_0_0/sim/sys_design_axi_dynclk_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ipshared/31a1/src/asyn_rst_syn.v" \
"../../../bd/sys_design/ipshared/31a1/src/dvi_encoder.v" \
"../../../bd/sys_design/ipshared/31a1/src/serializer_10_to_1.v" \
"../../../bd/sys_design/ipshared/31a1/src/dvi_transmitter_top.v" \
"../../../bd/sys_design/ip/sys_design_DVI_Transmitter_0_0/sim/sys_design_DVI_Transmitter_0_0.v" \
"../../../bd/sys_design/ipshared/015f/src/capture_rgb565_data.v" \
"../../../bd/sys_design/ip/sys_design_capture_rgb565_data_0_0/sim/sys_design_capture_rgb565_data_0_0.v" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/sim/bd_ce02.v" \

vlog -work xlconstant_v1_1_7  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_ce02_one_0.v" \

vcom -work lib_cdc_v1_0_2  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_13  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/sim/bd_ce02_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_ce02_arsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_ce02_rsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_ce02_awsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_ce02_wsw_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_ce02_bsw_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_ce02_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_ce02_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_ce02_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_ce02_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_ce02_sarn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_ce02_srn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_13/sim/bd_ce02_s01mmu_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_14/sim/bd_ce02_s01tr_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_15/sim/bd_ce02_s01sic_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_16/sim/bd_ce02_s01a2s_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_17/sim/bd_ce02_sawn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_18/sim/bd_ce02_swn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_19/sim/bd_ce02_sbn_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_20/sim/bd_ce02_m00s2a_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_21/sim/bd_ce02_m00arn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_22/sim/bd_ce02_m00rn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_23/sim/bd_ce02_m00awn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_24/sim/bd_ce02_m00wn_0.sv" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_25/sim/bd_ce02_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_26/sim/bd_ce02_m00e_0.sv" \

vlog -work axi_infrastructure_v1_1_0  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_27  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_13  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_axi_smc_0/sim/sys_design_axi_smc_0.v" \

vcom -work lib_pkg_v1_0_2  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_7  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_16  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_5  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_14  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_29  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_15  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_15  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/sys_design/ip/sys_design_axi_vdma_0_0/sim/sys_design_axi_vdma_0_0.vhd" \

vlog -work processing_system7_vip_v1_0_15  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_processing_system7_0_0/sim/sys_design_processing_system7_0_0.v" \

vlog -work generic_baseblocks_v2_1_0  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_26  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_28  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_xbar_0/sim/sys_design_xbar_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sim/sys_design_rst_ps7_0_100M_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_1_13  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_9  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_15  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sim/sys_design_v_axi4s_vid_out_0_0.v" \

vcom -work v_tc_v6_2_5  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/399a/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/sys_design/ip/sys_design_v_tc_0_0/sim/sys_design_v_tc_0_0.vhd" \

vlog -work v_vid_in_axi4s_v5_0_2  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sim/sys_design_v_vid_in_axi4s_0_0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_Block_entry1_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_dilate_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_entry_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_erode_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d4_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d5_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d6_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d7_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d8_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d9_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_medianBlur_3_1_9_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_8ns_7s_15_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_32ns_32ns_64_2_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_8_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_13_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_24_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_start_for_medianBlur_3_1_9_600_1024_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfExtractPixels_1_1_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianProc_3_1_9_3_9_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis.v" \
"../../../bd/sys_design/ip/sys_design_color_analysis_0_0/sim/sys_design_color_analysis_0_0.v" \
"../../../bd/sys_design/sim/sys_design.v" \

vcom -work axi_bram_ctrl_v4_1_7  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/sys_design/ip/sys_design_axi_bram_ctrl_0_0/sim/sys_design_axi_bram_ctrl_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_blk_mem_gen_0_0/sim/sys_design_blk_mem_gen_0_0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_addWeighted_0_0_600_1024_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_Pipeline_ColLoop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w9_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w10_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w11_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_8ns_14ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_8ns_24_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_16ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_17ns_32_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mux_32_8_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_Sobel_0_3_0_0_600_1024_1_false_2_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_addWeighted_0_0_600_1024_1_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_gray2rgb_0_9_300_512_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_rgb2gray_9_0_600_1024_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientX3x3_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_Pipeline_loop_col_mat2axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_ouput_buffer_V_eOg.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_VITIS_LOOP_660_4.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobel3x3_1_1_0_0_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_buf_V_RAM_S2P_BRbkb.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Col_Loop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu.v" \
"../../../bd/sys_design/ip/sys_design_test_Hu_0_0/sim/sys_design_test_Hu_0_0.v" \

vcom -work xbip_utils_v3_0_10  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_6  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_6  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_18  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_1_15  -93  \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd" \

vlog -work floating_point_v7_1_15  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/22f8/hdl/floating_point_v7_1_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_entry_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_flow_control_loop_pipe_sequential_init.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fpext_32ns_64_2_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_detection_unit.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx0_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx1_monitor.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc_Pipeline_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_9ns_8ns_17_1_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_sitofp_32ns_32_6_no_dsp_1.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip.v" \
"../../../bd/sys_design/ip/sys_design_CAL_Hu_0_0/sim/sys_design_CAL_Hu_0_0.v" \

vlog -work axi_protocol_converter_v2_1_27  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_auto_pc_7/sim/sys_design_auto_pc_7.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_0/sim/sys_design_auto_pc_0.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_1/sim/sys_design_auto_pc_1.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_2/sim/sys_design_auto_pc_2.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_3/sim/sys_design_auto_pc_3.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_4/sim/sys_design_auto_pc_4.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_5/sim/sys_design_auto_pc_5.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_6/sim/sys_design_auto_pc_6.v" \

vlog -work axi_mmu_v2_1_25  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" "+incdir+../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" "+incdir+C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/sys_design/ip/sys_design_s01_mmu_0/sim/sys_design_s01_mmu_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

