

================================================================
== Vitis HLS Report for 'countCycles'
================================================================
* Date:           Sun Feb 26 21:56:52 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_countCycles_Pipeline_count_fu_90  |countCycles_Pipeline_count  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      67|    102|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    121|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     203|    225|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_countCycles_Pipeline_count_fu_90  |countCycles_Pipeline_count  |        0|   0|  67|  102|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   0|  67|  102|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         10|    1|         10|
    |ap_done            |   9|          2|    1|          2|
    |counterCmd1_blk_n  |   9|          2|    1|          2|
    |counterCmd1_read   |  14|          3|    1|          3|
    |out_r_blk_n        |   9|          2|    1|          2|
    |results_blk_n_AW   |   9|          2|    1|          2|
    |results_blk_n_B    |   9|          2|    1|          2|
    |results_blk_n_W    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 121|         25|    8|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   9|   0|    9|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |grp_countCycles_Pipeline_count_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_128                                        |  64|   0|   64|          0|
    |trunc_ln_reg_133                                   |  61|   0|   61|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 136|   0|  136|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|   countCycles|  return value|
|counterCmd1_dout            |   in|   64|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_empty_n         |   in|    1|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_read            |  out|    1|     ap_fifo|   counterCmd1|       pointer|
|m_axi_results_AWVALID       |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWREADY       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_AWADDR        |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_AWID          |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWLEN         |  out|   32|       m_axi|       results|       pointer|
|m_axi_results_AWSIZE        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWBURST       |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWLOCK        |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWCACHE       |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWPROT        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWQOS         |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWREGION      |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWUSER        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WVALID        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WREADY        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_WDATA         |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_WSTRB         |  out|    8|       m_axi|       results|       pointer|
|m_axi_results_WLAST         |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WID           |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WUSER         |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARVALID       |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARREADY       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_ARADDR        |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_ARID          |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARLEN         |  out|   32|       m_axi|       results|       pointer|
|m_axi_results_ARSIZE        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARBURST       |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARLOCK        |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARCACHE       |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARPROT        |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARQOS         |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARREGION      |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARUSER        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RVALID        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RREADY        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RDATA         |   in|   64|       m_axi|       results|       pointer|
|m_axi_results_RLAST         |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RID           |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RFIFONUM      |   in|    9|       m_axi|       results|       pointer|
|m_axi_results_RUSER         |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RRESP         |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BVALID        |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BREADY        |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_BRESP         |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BID           |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BUSER         |   in|    1|       m_axi|       results|       pointer|
|out_r_dout                  |   in|   64|     ap_fifo|         out_r|       pointer|
|out_r_num_data_valid        |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_fifo_cap              |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_empty_n               |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_read                  |  out|    1|     ap_fifo|         out_r|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cnt_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'cnt_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_r"   --->   Operation 11 'read' 'out_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %counterCmd1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out_read, i32 3, i32 63" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.58ns)   --->   "%call_ln145 = call void @countCycles_Pipeline_count, i64 %tmp, i64 %counterCmd1, i64 %cnt_1_loc" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'call' 'call_ln145' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 16 [1/2] (3.63ns)   --->   "%call_ln145 = call void @countCycles_Pipeline_count, i64 %tmp, i64 %counterCmd1, i64 %cnt_1_loc" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'call' 'call_ln145' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i61 %trunc_ln" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 17 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i64 %results, i64 %sext_ln13" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 18 'getelementptr' 'results_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (7.30ns)   --->   "%results_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %results_addr, i32 1" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 19 'writereq' 'results_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%cnt_1_loc_load = load i64 %cnt_1_loc"   --->   Operation 20 'load' 'cnt_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (7.30ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %results_addr, i64 %cnt_1_loc_load, i8 255" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 21 'write' 'write_ln13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 22 [5/5] (7.30ns)   --->   "%results_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %results_addr" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 22 'writeresp' 'results_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 23 [4/5] (7.30ns)   --->   "%results_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %results_addr" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 23 'writeresp' 'results_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 24 [3/5] (7.30ns)   --->   "%results_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %results_addr" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 24 'writeresp' 'results_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 25 [2/5] (7.30ns)   --->   "%results_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %results_addr" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 25 'writeresp' 'results_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %results, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/5] (7.30ns)   --->   "%results_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %results_addr" [MemBench/src/ddrbenchmark.cpp:13]   --->   Operation 29 'writeresp' 'results_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [MemBench/src/ddrbenchmark.cpp:14]   --->   Operation 30 'ret' 'ret_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ counterCmd1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnt_1_loc         (alloca       ) [ 0011100000]
out_read          (read         ) [ 0000000000]
tmp               (read         ) [ 0011000000]
trunc_ln          (partselect   ) [ 0011000000]
empty             (wait         ) [ 0000000000]
call_ln145        (call         ) [ 0000000000]
sext_ln13         (sext         ) [ 0000000000]
results_addr      (getelementptr) [ 0000111111]
results_addr_req  (writereq     ) [ 0000000000]
cnt_1_loc_load    (load         ) [ 0000000000]
write_ln13        (write        ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
results_addr_resp (writeresp    ) [ 0000000000]
ret_ln14          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="counterCmd1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counterCmd1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="results">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="countCycles_Pipeline_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="cnt_1_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt_1_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="out_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="results_addr_req/3 results_addr_resp/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln13_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="1"/>
<pin id="84" dir="0" index="2" bw="64" slack="0"/>
<pin id="85" dir="0" index="3" bw="1" slack="0"/>
<pin id="86" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_countCycles_Pipeline_count_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="1"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="0" index="3" bw="64" slack="1"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="61" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="7" slack="0"/>
<pin id="103" dir="1" index="4" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln13_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="61" slack="2"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="results_addr_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cnt_1_loc_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="3"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1_loc_load/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="cnt_1_loc_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1_loc "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="133" class="1005" name="trunc_ln_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="61" slack="2"/>
<pin id="135" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="138" class="1005" name="results_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="results_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="62" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="125"><net_src comp="58" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="68" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="136"><net_src comp="98" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="141"><net_src comp="111" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: results | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: countCycles : counterCmd1 | {1 2 3 }
	Port: countCycles : results | {}
	Port: countCycles : out_r | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		results_addr : 1
		results_addr_req : 2
	State 4
		write_ln13 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   call   | grp_countCycles_Pipeline_count_fu_90 |    64   |    71   |
|----------|--------------------------------------|---------|---------|
|   read   |          out_read_read_fu_62         |    0    |    0    |
|          |            tmp_read_fu_68            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| writeresp|          grp_writeresp_fu_74         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln13_write_fu_81        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|            trunc_ln_fu_98            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |           sext_ln13_fu_108           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    64   |    71   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  cnt_1_loc_reg_122 |   64   |
|results_addr_reg_138|   64   |
|     tmp_reg_128    |   64   |
|  trunc_ln_reg_133  |   61   |
+--------------------+--------+
|        Total       |   253  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_74 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_74 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  3.176  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   64   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   317  |   80   |
+-----------+--------+--------+--------+
