[2025-09-15 17:29:31] START suite=spec trace=627.cam4_s-490B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/627.cam4_s-490B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2434622 heartbeat IPC: 4.107 cumulative IPC: 4.107 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4637600 cumulative IPC: 4.313 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4637600 cumulative IPC: 4.313 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4637601 heartbeat IPC: 4.539 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11455850 heartbeat IPC: 1.467 cumulative IPC: 1.467 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17292764 heartbeat IPC: 1.713 cumulative IPC: 1.58 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 23539411 heartbeat IPC: 1.601 cumulative IPC: 1.587 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29986369 heartbeat IPC: 1.551 cumulative IPC: 1.578 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 35836212 heartbeat IPC: 1.709 cumulative IPC: 1.603 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 42235755 heartbeat IPC: 1.563 cumulative IPC: 1.596 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 48221139 heartbeat IPC: 1.671 cumulative IPC: 1.606 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 54638847 heartbeat IPC: 1.558 cumulative IPC: 1.6 (Simulation time: 00 hr 08 min 29 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 60807987 heartbeat IPC: 1.621 cumulative IPC: 1.602 (Simulation time: 00 hr 09 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 62935148 cumulative IPC: 1.589 (Simulation time: 00 hr 10 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 62935148 cumulative IPC: 1.589 (Simulation time: 00 hr 10 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.589 instructions: 100000002 cycles: 62935148
CPU 0 Branch Prediction Accuracy: 89.5% MPKI: 10.12 Average ROB Occupancy at Mispredict: 29.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00594
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.11
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 10995308
LQ_STALL: 12710
SQ_STALL: 8910439


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 416.26266
REPLAY_LOAD: 102.91218
NON_REPLAY_LOAD: 13.61912

== Total ==
ADDR_TRANS: 353407
REPLAY_LOAD: 87887
NON_REPLAY_LOAD: 10554014

== Counts ==
ADDR_TRANS: 849
REPLAY_LOAD: 854
NON_REPLAY_LOAD: 774941

cpu0->cpu0_STLB TOTAL        ACCESS:      31631 HIT:      29856 MISS:       1775 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      31631 HIT:      29856 MISS:       1775 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 611.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2604829 HIT:    1368699 MISS:    1236130 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1270681 HIT:     562861 MISS:     707820 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     552795 HIT:      27998 MISS:     524797 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     779263 HIT:     777839 MISS:       1424 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2090 HIT:          1 MISS:       2089 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10244609 HIT:   10240010 MISS:       4599 MSHR_MERGE:       2214
cpu0->cpu0_L1I LOAD         ACCESS:   10244609 HIT:   10240010 MISS:       4599 MSHR_MERGE:       2214
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 183.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18483509 HIT:   12133650 MISS:    6349859 MSHR_MERGE:    4526678
cpu0->cpu0_L1D LOAD         ACCESS:   11953794 HIT:    8588628 MISS:    3365166 MSHR_MERGE:    2096870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6526164 HIT:    3543564 MISS:    2982600 MSHR_MERGE:    2429805
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3551 HIT:       1458 MISS:       2093 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 76.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8717100 HIT:    8717100 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    8717100 HIT:    8717100 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17754851 HIT:   17691829 MISS:      63022 MSHR_MERGE:      31391
cpu0->cpu0_DTLB LOAD         ACCESS:   17754851 HIT:   17691829 MISS:      63022 MSHR_MERGE:      31391
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 39.36 cycles
cpu0->LLC TOTAL        ACCESS:    1878010 HIT:    1388436 MISS:     489574 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     707817 HIT:     487192 MISS:     220625 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     524797 HIT:     257937 MISS:     266860 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     643307 HIT:     643302 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2089 HIT:          5 MISS:       2084 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 160 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28026
  ROW_BUFFER_MISS:     461105
  AVG DBUS CONGESTED CYCLE: 4.305
Channel 0 WQ ROW_BUFFER_HIT:      51686
  ROW_BUFFER_MISS:     316363
  FULL:          0
Channel 0 REFRESHES ISSUED:       5245
[2025-09-15 17:39:58] END   suite=spec trace=627.cam4_s-490B (rc=0)
