$date
	Mon Nov 14 16:56:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module labl5 $end
$var wire 1 ! z $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$var integer 32 ( k [31:0] $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ) outL $end
$var wire 1 * outR $end
$var wire 1 + tmp $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#20
1!
1%
b1 (
#40
0!
0%
b10 (
#60
1!
1%
b11 (
#80
1+
0%
1$
b1 '
b0 (
#100
1"
0!
1)
1%
b1 (
#120
0"
1!
0)
0%
b10 (
#140
1"
0!
1)
1%
b11 (
#160
0"
0)
0+
0%
0$
b10 '
b0 (
#180
1!
1%
b1 (
#200
0!
0%
b10 (
#220
1!
1%
b11 (
#240
1+
0%
1$
b11 '
b0 (
#260
1"
0!
1)
1%
b1 (
#280
0"
1!
0)
0%
b10 (
#300
1"
0!
1)
1%
b11 (
#320
0"
1!
0)
0%
0$
1#
b1 &
b0 '
b0 (
#340
1"
0!
1)
1%
b1 (
#360
0"
1!
0)
0%
b10 (
#380
1"
0!
1)
1%
b11 (
#400
0)
0+
1*
0%
1$
b1 '
b0 (
#420
1!
1%
b1 (
#440
0!
0%
b10 (
#460
1!
1%
b11 (
#480
0"
1+
0*
0%
0$
b10 '
b0 (
#500
1"
0!
1)
1%
b1 (
#520
0"
1!
0)
0%
b10 (
#540
1"
0!
1)
1%
b11 (
#560
0)
0+
1*
0%
1$
b11 '
b0 (
#580
1!
1%
b1 (
#600
0!
0%
b10 (
#620
1!
1%
b11 (
#640
0"
0!
0*
0%
0$
0#
b10 &
b0 '
b0 (
#660
1!
1%
b1 (
#680
0!
0%
b10 (
#700
1!
1%
b11 (
#720
1+
0%
1$
b1 '
b0 (
#740
1"
0!
1)
1%
b1 (
#760
0"
1!
0)
0%
b10 (
#780
1"
0!
1)
1%
b11 (
#800
0"
0)
0+
0%
0$
b10 '
b0 (
#820
1!
1%
b1 (
#840
0!
0%
b10 (
#860
1!
1%
b11 (
#880
1+
0%
1$
b11 '
b0 (
#900
1"
0!
1)
1%
b1 (
#920
0"
1!
0)
0%
b10 (
#940
1"
0!
1)
1%
b11 (
#960
0"
1!
0)
0%
0$
1#
b11 &
b0 '
b0 (
#980
1"
0!
1)
1%
b1 (
#1000
0"
1!
0)
0%
b10 (
#1020
1"
0!
1)
1%
b11 (
#1040
0)
0+
1*
0%
1$
b1 '
b0 (
#1060
1!
1%
b1 (
#1080
0!
0%
b10 (
#1100
1!
1%
b11 (
#1120
0"
1+
0*
0%
0$
b10 '
b0 (
#1140
1"
0!
1)
1%
b1 (
#1160
0"
1!
0)
0%
b10 (
#1180
1"
0!
1)
1%
b11 (
#1200
0)
0+
1*
0%
1$
b11 '
b0 (
#1220
1!
1%
b1 (
#1240
0!
0%
b10 (
#1260
1!
1%
b11 (
#1280
b100 &
b100 '
b100 (
