<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP2+ DMA driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 - 2008 Nokia Corporation</span>
<span class="cm"> * Author: Juha Yrjölä &lt;juha.yrjola@nokia.com&gt;</span>
<span class="cm"> * DMA channel linking for 1610 by Samuel Ortiz &lt;samuel.ortiz@nokia.com&gt;</span>
<span class="cm"> * Graphics DMA and LCD DMA graphics tranformations</span>
<span class="cm"> * by Imre Deak &lt;imre.deak@nokia.com&gt;</span>
<span class="cm"> * OMAP2/3 support Copyright (C) 2004-2007 Texas Instruments, Inc.</span>
<span class="cm"> * Some functions based on earlier dma-omap.c Copyright (C) 2001 RidgeRun, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments</span>
<span class="cm"> * Added OMAP4 support - Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/</span>
<span class="cm"> * Converted DMA library into platform driver</span>
<span class="cm"> *	- G, Manjunath Kondaiah &lt;manjugk@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>

<span class="cp">#include &lt;plat/omap_hwmod.h&gt;</span>
<span class="cp">#include &lt;plat/omap_device.h&gt;</span>
<span class="cp">#include &lt;plat/dma.h&gt;</span>

<span class="cp">#define OMAP2_DMA_STRIDE	0x60</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">errata</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">dma_stride</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_dma_dev_attr</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">omap_reg_offsets</span> <span class="n">dma_common_ch_start</span><span class="p">,</span> <span class="n">dma_common_ch_end</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">reg_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">REVISION</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="p">[</span><span class="n">GCR</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x78</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQSTATUS_L0</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQSTATUS_L1</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQSTATUS_L2</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQSTATUS_L3</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQENABLE_L0</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQENABLE_L1</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQENABLE_L2</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQENABLE_L3</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>
	<span class="p">[</span><span class="n">SYSSTATUS</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="p">[</span><span class="n">OCP_SYSCONFIG</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x2c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CAPS_0</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x64</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CAPS_2</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x6c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CAPS_3</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x70</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CAPS_4</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x74</span><span class="p">,</span>

	<span class="cm">/* Common register offsets */</span>
	<span class="p">[</span><span class="n">CCR</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CLNK_CTRL</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x84</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CICR</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x88</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CSR</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x8c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CSDP</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x90</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CEN</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x94</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CFN</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x98</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CSEI</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xa4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CSFI</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xa8</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CDEI</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xac</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CDFI</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xb0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CSAC</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xb4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CDAC</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xb8</span><span class="p">,</span>

	<span class="cm">/* Channel specific register offsets */</span>
	<span class="p">[</span><span class="n">CSSA</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0x9c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CDSA</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xa0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CCEN</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xbc</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CCFN</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">COLOR</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xc4</span><span class="p">,</span>

	<span class="cm">/* OMAP4 specific registers */</span>
	<span class="p">[</span><span class="n">CDP</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xd0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CNDP</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xd4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">CCDN</span><span class="p">]</span>			<span class="o">=</span> <span class="mh">0xd8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dma_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span>  <span class="n">stride</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">stride</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="n">dma_common_ch_start</span><span class="p">)</span> <span class="o">?</span> <span class="n">dma_stride</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">stride</span> <span class="o">*</span> <span class="n">lch</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">dma_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">stride</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">stride</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="n">dma_common_ch_start</span><span class="p">)</span> <span class="o">?</span> <span class="n">dma_stride</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">stride</span> <span class="o">*</span> <span class="n">lch</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">omap2_disable_irq_lch</span><span class="p">(</span><span class="kt">int</span> <span class="n">lch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">dma_read</span><span class="p">(</span><span class="n">IRQENABLE_L0</span><span class="p">,</span> <span class="n">lch</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">lch</span><span class="p">);</span>
	<span class="n">dma_write</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">IRQENABLE_L0</span><span class="p">,</span> <span class="n">lch</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_clear_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">lch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">dma_common_ch_start</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">dma_common_ch_end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">dma_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">lch</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_show_dma_caps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">revision</span> <span class="o">=</span> <span class="n">dma_read</span><span class="p">(</span><span class="n">REVISION</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;OMAP DMA hardware revision %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">revision</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">,</span> <span class="n">revision</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">configure_dma_errata</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

	<span class="cm">/*</span>
<span class="cm">	 * Errata applicable for OMAP2430ES1.0 and all omap2420</span>
<span class="cm">	 *</span>
<span class="cm">	 * I.</span>
<span class="cm">	 * Erratum ID: Not Available</span>
<span class="cm">	 * Inter Frame DMA buffering issue DMA will wrongly</span>
<span class="cm">	 * buffer elements if packing and bursting is enabled. This might</span>
<span class="cm">	 * result in data gets stalled in FIFO at the end of the block.</span>
<span class="cm">	 * Workaround: DMA channels must have BUFFERING_DISABLED bit set to</span>
<span class="cm">	 * guarantee no data will stay in the DMA FIFO in case inter frame</span>
<span class="cm">	 * buffering occurs</span>
<span class="cm">	 *</span>
<span class="cm">	 * II.</span>
<span class="cm">	 * Erratum ID: Not Available</span>
<span class="cm">	 * DMA may hang when several channels are used in parallel</span>
<span class="cm">	 * In the following configuration, DMA channel hanging can occur:</span>
<span class="cm">	 * a. Channel i, hardware synchronized, is enabled</span>
<span class="cm">	 * b. Another channel (Channel x), software synchronized, is enabled.</span>
<span class="cm">	 * c. Channel i is disabled before end of transfer</span>
<span class="cm">	 * d. Channel i is reenabled.</span>
<span class="cm">	 * e. Steps 1 to 4 are repeated a certain number of times.</span>
<span class="cm">	 * f. A third channel (Channel y), software synchronized, is enabled.</span>
<span class="cm">	 * Channel x and Channel y may hang immediately after step &#39;f&#39;.</span>
<span class="cm">	 * Workaround:</span>
<span class="cm">	 * For any channel used - make sure NextLCH_ID is set to the value j.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap2420</span><span class="p">()</span> <span class="o">||</span> <span class="p">(</span><span class="n">cpu_is_omap2430</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
				<span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP2430_REV_ES1_0</span><span class="p">)))</span> <span class="p">{</span>

		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_IFRAME_BUFFERING</span><span class="p">);</span>
		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_PARALLEL_CHANNELS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Erratum ID: i378: OMAP2+: sDMA Channel is not disabled</span>
<span class="cm">	 * after a transaction error.</span>
<span class="cm">	 * Workaround: SW should explicitely disable the channel.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_class_is_omap2</span><span class="p">())</span>
		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_i378</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Erratum ID: i541: sDMA FIFO draining does not finish</span>
<span class="cm">	 * If sDMA channel is disabled on the fly, sDMA enters standby even</span>
<span class="cm">	 * through FIFO Drain is still in progress</span>
<span class="cm">	 * Workaround: Put sDMA in NoStandby more before a logical channel is</span>
<span class="cm">	 * disabled, then put it back to SmartStandby right after the channel</span>
<span class="cm">	 * finishes FIFO draining.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span>
		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_i541</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Erratum ID: i88 : Special programming model needed to disable DMA</span>
<span class="cm">	 * before end of block.</span>
<span class="cm">	 * Workaround: software must ensure that the DMA is configured in No</span>
<span class="cm">	 * Standby mode(DMAx_OCP_SYSCONFIG.MIDLEMODE = &quot;01&quot;)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES1_0</span><span class="p">)</span>
		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_i88</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Erratum 3.2/3.3: sometimes 0 is returned if CSAC/CDAC is</span>
<span class="cm">	 * read before the DMA controller finished disabling the channel.</span>
<span class="cm">	 */</span>
	<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ERRATA_3_3</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Erratum ID: Not Available</span>
<span class="cm">	 * A bug in ROM code leaves IRQ status for channels 0 and 1 uncleared</span>
<span class="cm">	 * after secure sram context save and restore.</span>
<span class="cm">	 * Work around: Hence we need to manually clear those IRQs to avoid</span>
<span class="cm">	 * spurious interrupts. This affects only secure devices.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">!=</span> <span class="n">OMAP2_DEVICE_TYPE_GP</span><span class="p">))</span>
		<span class="n">SET_DMA_ERRATA</span><span class="p">(</span><span class="n">DMA_ROMCODE_BUG</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">errata</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* One time initializations */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap2_system_dma_init_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_hwmod</span> <span class="o">*</span><span class="n">oh</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span>			<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">omap_system_dma_plat_info</span>	<span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>				<span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="kt">char</span>					<span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;omap_dma_system&quot;</span><span class="p">;</span>

	<span class="n">dma_stride</span>		<span class="o">=</span> <span class="n">OMAP2_DMA_STRIDE</span><span class="p">;</span>
	<span class="n">dma_common_ch_start</span>	<span class="o">=</span> <span class="n">CSDP</span><span class="p">;</span>

	<span class="n">p</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_system_dma_plat_info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Unable to allocate pdata for %s:%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">oh</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">dma_attr</span>		<span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">omap_dma_dev_attr</span> <span class="o">*</span><span class="p">)</span><span class="n">oh</span><span class="o">-&gt;</span><span class="n">dev_attr</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">disable_irq_lch</span>	<span class="o">=</span> <span class="n">omap2_disable_irq_lch</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">show_dma_caps</span>	<span class="o">=</span> <span class="n">omap2_show_dma_caps</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">clear_dma</span>		<span class="o">=</span> <span class="n">omap2_clear_dma</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">dma_write</span>		<span class="o">=</span> <span class="n">dma_write</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">dma_read</span>		<span class="o">=</span> <span class="n">dma_read</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">clear_lch_regs</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">errata</span>		<span class="o">=</span> <span class="n">configure_dma_errata</span><span class="p">();</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">omap_device_build</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">oh</span><span class="p">,</span> <span class="n">p</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">),</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Can&#39;t build omap_device for %s:%s.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">oh</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: no mem resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: ioremap fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">oh</span><span class="o">-&gt;</span><span class="n">dev_attr</span><span class="p">;</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">chan</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_dma_lch</span><span class="p">)</span> <span class="o">*</span>
					<span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lch_count</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: kzalloc fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check the capabilities register for descriptor loading feature */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_read</span><span class="p">(</span><span class="n">CAPS_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_HAS_DESCRIPTOR_CAPS</span><span class="p">)</span>
		<span class="n">dma_common_ch_end</span> <span class="o">=</span> <span class="n">CCDN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dma_common_ch_end</span> <span class="o">=</span> <span class="n">CCFN</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap2_system_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap_hwmod_for_each_by_class</span><span class="p">(</span><span class="s">&quot;dma&quot;</span><span class="p">,</span>
			<span class="n">omap2_system_dma_init_dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">omap2_system_dma_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
