INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user '02.CtINEm' on host 'HLS02' (Linux_x86_64 version 5.8.0-41-generic) on Sun Mar 12 16:57:13 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2'
Sourcing Tcl script '/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project lab02 
INFO: [HLS 200-10] Opening project '/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02'.
INFO: [HLS 200-1510] Running: set_top matrixmul 
INFO: [HLS 200-1510] Running: add_files ../Design_Optimization/lab2/matrixmul.cpp 
INFO: [HLS 200-10] Adding design file '../Design_Optimization/lab2/matrixmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../Design_Optimization/lab2/matrixmul.h 
INFO: [HLS 200-10] Adding design file '../Design_Optimization/lab2/matrixmul.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../Design_Optimization/lab2/matrixmul_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../Design_Optimization/lab2/matrixmul_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling matrixmul_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul.cpp
   Compiling matrixmul.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passes.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrixmul_top glbl -Oenable_linking_all_libraries -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/AESL_autofifo_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/AESL_autofifo_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/AESL_autofifo_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul_b_copy_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_b_copy_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrixmul_b_copy_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matrixmul_mul_8s_8s_16_1_1(NUM_S...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16s_1...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16s_1...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_autofifo_a
Compiling module xil_defaultlib.AESL_autofifo_b
Compiling module xil_defaultlib.AESL_autofifo_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -view {{matrixmul_dataflow_ana.wcfg}} -tclbatch {matrixmul.tcl} -protoinst {matrixmul.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file matrixmul.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matrixmul_top/AESL_inst_matrixmul//AESL_inst_matrixmul_activity
Time resolution is 1 ps
open_wave_config matrixmul_dataflow_ana.wcfg
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_write -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_full_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_din -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/b_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_dout -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_dout -into $tb_return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "354000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 433550 ps : File "/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/labA_lab2/lab02/solution1/sim/verilog/matrixmul.autotb.v" Line 324
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 12 16:57:22 2023...
INFO: [COSIM 212-316] Starting C post checking ...
Test passes.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 7.98 seconds. CPU system time: 0.88 seconds. Elapsed time: 8.7 seconds; current allocated memory: -1030.730 MB.
INFO: [HLS 200-112] Total CPU user time: 9.8 seconds. Total CPU system time: 1.21 seconds. Total elapsed time: 10.05 seconds; peak allocated memory: 465.359 MB.
