Fub	Template	Unit	Cluster	Location	Power Section	Function	EC1	Formula1	Source1	Comment	ID
							0.93873	p0.c0.iq_stall_full	created from cdr0a			
mossbaryd	mossbaryd	meu	meu	core0	meu	idle	4.05				16691	
clk_fub	clk_fub	clk_unit	globals	core0		idle	161				851	
rep_fub	rep_fub	rep_unit	globals	core0		idle	0				852	
got_fub	got_fub	got_unit	globals	core0		idle	0				853	
dcl1bank71d	dcl1bankd	dcu	meu	core0		idle	0.08788				1134	
dcl1bank71d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.36816	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1135	
dcl1bank71d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.17641	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1136	
dcl1bank71d	dcl1bankd	dcu	meu	core0		line_replace	16.21438	p0.c0.dcu_fill	created from cdr0a		1138	
dcl1bank71d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.62894	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1137	
dcl1bank71d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.55018	p0.c0.snoop_confirm_dcu	created from cdr0a		1139	
dcl1bank70d	dcl1bankd	dcu	meu	core0		idle	0.08788				1128	
dcl1bank70d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.18408	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1130	
dcl1bank70d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.36816	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1129	
dcl1bank70d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.62894	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1131	
dcl1bank70d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.58086	p0.c0.snoop_confirm_dcu	created from cdr0a		1133	
dcl1bank70d	dcl1bankd	dcu	meu	core0		line_replace	16.29108	p0.c0.dcu_fill	created from cdr0a		1132	
dcl1bank61d	dcl1bankd	dcu	meu	core0		idle	0.08788				1122	
dcl1bank61d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.36816	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1123	
dcl1bank61d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.62894	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1125	
dcl1bank61d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.17641	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1124	
dcl1bank61d	dcl1bankd	dcu	meu	core0		line_replace	16.22972	p0.c0.dcu_fill	created from cdr0a		1126	
dcl1bank61d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.55018	p0.c0.snoop_confirm_dcu	created from cdr0a		1127	
dcl1bank60d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.36049	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1117	
dcl1bank60d	dcl1bankd	dcu	meu	core0		idle	0.08788				1116	
dcl1bank60d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.17641	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1118	
dcl1bank60d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.62127	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1119	
dcl1bank60d	dcl1bankd	dcu	meu	core0		line_replace	16.0303	p0.c0.dcu_fill	created from cdr0a		1120	
dcl1bank60d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.47348	p0.c0.snoop_confirm_dcu	created from cdr0a		1121	
dcl1bank51d	dcl1bankd	dcu	meu	core0		idle	0.08788				1110	
dcl1bank51d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1111	
dcl1bank51d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1112	
dcl1bank51d	dcl1bankd	dcu	meu	core0		line_replace	17.29585	p0.c0.dcu_fill	created from cdr0a		1114	
dcl1bank51d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1113	
dcl1bank51d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.98737	p0.c0.snoop_confirm_dcu	created from cdr0a		1115	
dcl1bank50d	dcl1bankd	dcu	meu	core0		idle	0.08788				1104	
dcl1bank50d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1106	
dcl1bank50d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1105	
dcl1bank50d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.65962	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1107	
dcl1bank50d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.92601	p0.c0.snoop_confirm_dcu	created from cdr0a		1109	
dcl1bank50d	dcl1bankd	dcu	meu	core0		line_replace	17.15779	p0.c0.dcu_fill	created from cdr0a		1108	
dcl1bank41d	dcl1bankd	dcu	meu	core0		idle	0.08788				1098	
dcl1bank41d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1099	
dcl1bank41d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.65962	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1101	
dcl1bank41d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1100	
dcl1bank41d	dcl1bankd	dcu	meu	core0		line_replace	17.15779	p0.c0.dcu_fill	created from cdr0a		1102	
dcl1bank41d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.92601	p0.c0.snoop_confirm_dcu	created from cdr0a		1103	
dcl1bank40d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1093	
dcl1bank40d	dcl1bankd	dcu	meu	core0		idle	0.08788				1092	
dcl1bank40d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1094	
dcl1bank40d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1095	
dcl1bank40d	dcl1bankd	dcu	meu	core0		line_replace	17.31119	p0.c0.dcu_fill	created from cdr0a		1096	
dcl1bank40d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.98737	p0.c0.snoop_confirm_dcu	created from cdr0a		1097	
dcl1bank31d	dcl1bankd	dcu	meu	core0		idle	0.08788				1086	
dcl1bank31d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1087	
dcl1bank31d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1088	
dcl1bank31d	dcl1bankd	dcu	meu	core0		line_replace	17.21148	p0.c0.dcu_fill	created from cdr0a		1090	
dcl1bank31d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1089	
dcl1bank31d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.94902	p0.c0.snoop_confirm_dcu	created from cdr0a		1091	
dcl1bank30d	dcl1bankd	dcu	meu	core0		idle	0.08788				1080	
dcl1bank30d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1082	
dcl1bank30d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1081	
dcl1bank30d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.65962	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1083	
dcl1bank30d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.93368	p0.c0.snoop_confirm_dcu	created from cdr0a		1085	
dcl1bank30d	dcl1bankd	dcu	meu	core0		line_replace	17.17313	p0.c0.dcu_fill	created from cdr0a		1084	
dcl1bank21d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.67496	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1077	
dcl1bank21d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1076	
dcl1bank21d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39884	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1075	
dcl1bank21d	dcl1bankd	dcu	meu	core0		idle	0.08788				1074	
dcl1bank21d	dcl1bankd	dcu	meu	core0		line_replace	17.46459	p0.c0.dcu_fill	created from cdr0a		1078	
dcl1bank21d	dcl1bankd	dcu	meu	core0		snoop_confirm	7.0564	p0.c0.snoop_confirm_dcu	created from cdr0a		1079	
dcl1bank20d	dcl1bankd	dcu	meu	core0		snoop_confirm	7.00271	p0.c0.snoop_confirm_dcu	created from cdr0a		1073	
dcl1bank20d	dcl1bankd	dcu	meu	core0		line_replace	17.34954	p0.c0.dcu_fill	created from cdr0a		1072	
dcl1bank20d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1071	
dcl1bank20d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1070	
dcl1bank20d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1069	
dcl1bank20d	dcl1bankd	dcu	meu	core0		idle	0.08788				1068	
dcl1bank11d	dcl1bankd	dcu	meu	core0		snoop_confirm	7.01805	p0.c0.snoop_confirm_dcu	created from cdr0a		1067	
dcl1bank11d	dcl1bankd	dcu	meu	core0		line_replace	17.37255	p0.c0.dcu_fill	created from cdr0a		1066	
dcl1bank11d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1065	
dcl1bank11d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1063	
dcl1bank11d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1064	
dcl1bank11d	dcl1bankd	dcu	meu	core0		idle	0.08788				1062	
dcl1bank10d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.93368	p0.c0.snoop_confirm_dcu	created from cdr0a		1061	
dcl1bank10d	dcl1bankd	dcu	meu	core0		line_replace	17.17313	p0.c0.dcu_fill	created from cdr0a		1060	
dcl1bank10d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.65962	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1059	
dcl1bank10d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1058	
dcl1bank10d	dcl1bankd	dcu	meu	core0		idle	0.08788				1056	
dcl1bank10d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1057	
dcl1bank01d	dcl1bankd	dcu	meu	core0		line_replace	17.07342	p0.c0.dcu_fill	created from cdr0a		1054	
dcl1bank01d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.89533	p0.c0.snoop_confirm_dcu	created from cdr0a		1055	
dcl1bank01d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.65962	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1053	
dcl1bank01d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1052	
dcl1bank01d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1051	
dcl1bank01d	dcl1bankd	dcu	meu	core0		idle	0.08788				1050	
dcl1bank00d	dcl1bankd	dcu	meu	core0		snoop_confirm	6.97203	p0.c0.snoop_confirm_dcu	created from cdr0a		1049	
dcl1bank00d	dcl1bankd	dcu	meu	core0		line_replace	17.26517	p0.c0.dcu_fill	created from cdr0a		1048	
dcl1bank00d	dcl1bankd	dcu	meu	core0		store_hit_half_bank_accessed	0.66729	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1047	
dcl1bank00d	dcl1bankd	dcu	meu	core0		ld_miss_accessed_half_bank	0.19175	p0.c0.banks_accessed_by_ld_array_misses	created from cdr0a		1046	
dcl1bank00d	dcl1bankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.39117	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1045	
dcl1bank00d	dcl1bankd	dcu	meu	core0		idle	0.08788				1044	
dcipctls	dcipctls	dcu	meu	core0		idle	1.04				1043	
dcipctls	dcipctls	dcu	meu	core0		ip_array_lookups	4.5825	p0.c0.prf_ip_hit_stride + p0.c0.prf_ip_miss_stride	created from cdr0a		1042	
dciparray1d	dciparrayd	dcu	meu	core0		idle	0.4095				1037	
dciparray1d	dciparrayd	dcu	meu	core0		ip_array_lookups	1.9565	p0.c0.prf_ip_hit_stride + p0.c0.prf_ip_miss_stride	created from cdr0a		1036	
dciparray0d	dciparrayd	dcu	meu	core0		idle	0.4095				1035	
dciparray0d	dciparrayd	dcu	meu	core0		ip_array_lookups	2.2555	p0.c0.prf_ip_hit_stride + p0.c0.prf_ip_miss_stride	created from cdr0a		1034	
dcibtagd	dcibtagd	dcu	meu	core0		snoop_probe	5.79956	p0.c0.snoop_probe_dcu	created from cdr0a		1033	
dcibtagd	dcibtagd	dcu	meu	core0		prefetch_dispatch	19.7106	p0.c0.dcu_fb_prefetch_lookup	created from cdr0a		1032	
dcibtagd	dcibtagd	dcu	meu	core0		line_replace	12.67604	p0.c0.dcu_fill	created from cdr0a		1031	
dcibtagd	dcibtagd	dcu	meu	core0		dcu_fb_store_lookup	5.681	p0.c0.dcu_fb_store_lookup	created from cdr0a		1030	
dcibtagd	dcibtagd	dcu	meu	core0		dcu_fb_load_lookup	11.35212	p0.c0.dcu_fb_load_lookup	created from cdr0a		1029	
dcibtagd	dcibtagd	dcu	meu	core0		idle	1.91022				1028	
dcibbank31d	dcibbankd	dcu	meu	core0		wbb_eviction	2.59246	p0.c0.mrq_dcu_evict	created from cdr0a		1027	
dcibbank31d	dcibbankd	dcu	meu	core0		snoop_confirm	2.42372	p0.c0.snoop_confirm_dcu	created from cdr0a		1026	
dcibbank31d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.81779	p0.c0.snoop_buffer_evictions	created from cdr0a		1025	
dcibbank31d	dcibbankd	dcu	meu	core0		line_split_wb	0.19942	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		1024	
dcibbank31d	dcibbankd	dcu	meu	core0		line_split_load	2.13226	p0.c0.line_split_loads	created from cdr0a		1023	
dcibbank31d	dcibbankd	dcu	meu	core0		line_replace	19.22102	p0.c0.dcu_fill	created from cdr0a		1022	
dcibbank31d	dcibbankd	dcu	meu	core0		fb_store_hit	3.25975	p0.c0.fb_hit_stores	created from cdr0a		1021	
dcibbank31d	dcibbankd	dcu	meu	core0		fb_load_hit	16.31409	p0.c0.fb_hit_lds	created from cdr0a		1020	
dcibbank31d	dcibbankd	dcu	meu	core0		fb_allocation	4.67103	p0.c0.fbs_allocated	created from cdr0a		1019	
dcibbank31d	dcibbankd	dcu	meu	core0		bypass	2.07857	p0.c0.mrq_fb_bypass	created from cdr0a		1018	
dcibbank31d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	2.21663	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1017	
dcibbank31d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	1.1505	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1016	
dcibbank31d	dcibbankd	dcu	meu	core0		idle	0.25116				1015	
dcibbank31d	dcibbankd	dcu	meu	core0		fb_wb	7.75437	p0.c0.load_fb_wb	created from cdr0a		1014	
dcibbank30d	dcibbankd	dcu	meu	core0		wbb_eviction	2.59246	p0.c0.mrq_dcu_evict	created from cdr0a		1013	
dcibbank30d	dcibbankd	dcu	meu	core0		snoop_confirm	2.42372	p0.c0.snoop_confirm_dcu	created from cdr0a		1012	
dcibbank30d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.81779	p0.c0.snoop_buffer_evictions	created from cdr0a		1011	
dcibbank30d	dcibbankd	dcu	meu	core0		line_split_wb	0.19942	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		1010	
dcibbank30d	dcibbankd	dcu	meu	core0		line_split_load	2.13226	p0.c0.line_split_loads	created from cdr0a		1009	
dcibbank30d	dcibbankd	dcu	meu	core0		line_replace	19.22869	p0.c0.dcu_fill	created from cdr0a		1008	
dcibbank30d	dcibbankd	dcu	meu	core0		fb_store_hit	3.25975	p0.c0.fb_hit_stores	created from cdr0a		1007	
dcibbank30d	dcibbankd	dcu	meu	core0		fb_load_hit	16.31409	p0.c0.fb_hit_lds	created from cdr0a		1006	
dcibbank30d	dcibbankd	dcu	meu	core0		fb_allocation	4.67103	p0.c0.fbs_allocated	created from cdr0a		1005	
dcibbank30d	dcibbankd	dcu	meu	core0		bypass	2.07857	p0.c0.mrq_fb_bypass	created from cdr0a		1004	
dcibbank30d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	2.21663	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		1003	
dcibbank30d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	1.1505	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1002	
dcibbank30d	dcibbankd	dcu	meu	core0		idle	0.25116				1001	
dcibbank30d	dcibbankd	dcu	meu	core0		fb_wb	7.75437	p0.c0.load_fb_wb	created from cdr0a		1000	
dcibbank21d	dcibbankd	dcu	meu	core0		wbb_eviction	2.64615	p0.c0.mrq_dcu_evict	created from cdr0a		999	
dcibbank21d	dcibbankd	dcu	meu	core0		snoop_confirm	2.46974	p0.c0.snoop_confirm_dcu	created from cdr0a		998	
dcibbank21d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.85614	p0.c0.snoop_buffer_evictions	created from cdr0a		997	
dcibbank21d	dcibbankd	dcu	meu	core0		line_split_wb	0.20709	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		996	
dcibbank21d	dcibbankd	dcu	meu	core0		line_split_load	2.17828	p0.c0.line_split_loads	created from cdr0a		995	
dcibbank21d	dcibbankd	dcu	meu	core0		line_replace	19.62753	p0.c0.dcu_fill	created from cdr0a		994	
dcibbank21d	dcibbankd	dcu	meu	core0		fb_store_hit	3.32111	p0.c0.fb_hit_stores	created from cdr0a		993	
dcibbank21d	dcibbankd	dcu	meu	core0		fb_load_hit	16.65157	p0.c0.fb_hit_lds	created from cdr0a		992	
dcibbank21d	dcibbankd	dcu	meu	core0		fb_allocation	4.76307	p0.c0.fbs_allocated	created from cdr0a		991	
dcibbank21d	dcibbankd	dcu	meu	core0		bypass	2.11692	p0.c0.mrq_fb_bypass	created from cdr0a		990	
dcibbank21d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	2.26265	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		989	
dcibbank21d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	1.17351	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		988	
dcibbank21d	dcibbankd	dcu	meu	core0		idle	0.25116				987	
dcibbank21d	dcibbankd	dcu	meu	core0		fb_wb	7.91544	p0.c0.load_fb_wb	created from cdr0a		986	
dcibbank20d	dcibbankd	dcu	meu	core0		wbb_eviction	2.58479	p0.c0.mrq_dcu_evict	created from cdr0a		985	
dcibbank20d	dcibbankd	dcu	meu	core0		snoop_confirm	2.41605	p0.c0.snoop_confirm_dcu	created from cdr0a		984	
dcibbank20d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.81012	p0.c0.snoop_buffer_evictions	created from cdr0a		983	
dcibbank20d	dcibbankd	dcu	meu	core0		line_split_load	2.12459	p0.c0.line_split_loads	created from cdr0a		981	
dcibbank20d	dcibbankd	dcu	meu	core0		line_split_wb	0.19942	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		982	
dcibbank20d	dcibbankd	dcu	meu	core0		line_replace	19.16733	p0.c0.dcu_fill	created from cdr0a		980	
dcibbank20d	dcibbankd	dcu	meu	core0		fb_store_hit	3.24441	p0.c0.fb_hit_stores	created from cdr0a		979	
dcibbank20d	dcibbankd	dcu	meu	core0		fb_load_hit	16.2604	p0.c0.fb_hit_lds	created from cdr0a		978	
dcibbank20d	dcibbankd	dcu	meu	core0		fb_allocation	4.65569	p0.c0.fbs_allocated	created from cdr0a		977	
dcibbank20d	dcibbankd	dcu	meu	core0		bypass	2.0709	p0.c0.mrq_fb_bypass	created from cdr0a		976	
dcibbank20d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	2.20896	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		975	
dcibbank20d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	1.1505	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		974	
dcibbank20d	dcibbankd	dcu	meu	core0		idle	0.25116				973	
dcibbank20d	dcibbankd	dcu	meu	core0		fb_wb	7.73136	p0.c0.load_fb_wb	created from cdr0a		972	
dcibbank11d	dcibbankd	dcu	meu	core0		snoop_confirm	2.07857	p0.c0.snoop_confirm_dcu	created from cdr0a		970	
dcibbank11d	dcibbankd	dcu	meu	core0		wbb_eviction	2.2243	p0.c0.mrq_dcu_evict	created from cdr0a		971	
dcibbank11d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.55701	p0.c0.snoop_buffer_evictions	created from cdr0a		969	
dcibbank11d	dcibbankd	dcu	meu	core0		line_split_wb	0.17641	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		968	
dcibbank11d	dcibbankd	dcu	meu	core0		line_replace	16.48283	p0.c0.dcu_fill	created from cdr0a		966	
dcibbank11d	dcibbankd	dcu	meu	core0		line_split_load	1.82546	p0.c0.line_split_loads	created from cdr0a		967	
dcibbank11d	dcibbankd	dcu	meu	core0		fb_store_hit	2.79188	p0.c0.fb_hit_stores	created from cdr0a		965	
dcibbank11d	dcibbankd	dcu	meu	core0		fb_allocation	4.00374	p0.c0.fbs_allocated	created from cdr0a		963	
dcibbank11d	dcibbankd	dcu	meu	core0		fb_load_hit	13.99008	p0.c0.fb_hit_lds	created from cdr0a		964	
dcibbank11d	dcibbankd	dcu	meu	core0		bypass	1.77944	p0.c0.mrq_fb_bypass	created from cdr0a		962	
dcibbank11d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	1.90216	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		961	
dcibbank11d	dcibbankd	dcu	meu	core0		idle	0.25116				959	
dcibbank11d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.98943	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		960	
dcibbank11d	dcibbankd	dcu	meu	core0		fb_wb	6.64989	p0.c0.load_fb_wb	created from cdr0a		958	
dcibbank10d	dcibbankd	dcu	meu	core0		wbb_eviction	2.19362	p0.c0.mrq_dcu_evict	created from cdr0a		957	
dcibbank10d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.54167	p0.c0.snoop_buffer_evictions	created from cdr0a		955	
dcibbank10d	dcibbankd	dcu	meu	core0		snoop_confirm	2.04789	p0.c0.snoop_confirm_dcu	created from cdr0a		956	
dcibbank10d	dcibbankd	dcu	meu	core0		line_split_wb	0.16874	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		954	
dcibbank10d	dcibbankd	dcu	meu	core0		line_split_load	1.81012	p0.c0.line_split_loads	created from cdr0a		953	
dcibbank10d	dcibbankd	dcu	meu	core0		line_replace	16.28341	p0.c0.dcu_fill	created from cdr0a		952	
dcibbank10d	dcibbankd	dcu	meu	core0		fb_store_hit	2.7612	p0.c0.fb_hit_stores	created from cdr0a		951	
dcibbank10d	dcibbankd	dcu	meu	core0		fb_load_hit	13.81367	p0.c0.fb_hit_lds	created from cdr0a		950	
dcibbank10d	dcibbankd	dcu	meu	core0		fb_allocation	3.95772	p0.c0.fbs_allocated	created from cdr0a		949	
dcibbank10d	dcibbankd	dcu	meu	core0		bypass	1.75643	p0.c0.mrq_fb_bypass	created from cdr0a		948	
dcibbank10d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	1.87915	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		947	
dcibbank10d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.97409	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		946	
dcibbank10d	dcibbankd	dcu	meu	core0		idle	0.25116				945	
dcibbank10d	dcibbankd	dcu	meu	core0		fb_wb	6.56552	p0.c0.load_fb_wb	created from cdr0a		944	
dcibbank01d	dcibbankd	dcu	meu	core0		wbb_eviction	2.18595	p0.c0.mrq_dcu_evict	created from cdr0a		943	
dcibbank01d	dcibbankd	dcu	meu	core0		snoop_confirm	2.04022	p0.c0.snoop_confirm_dcu	created from cdr0a		942	
dcibbank01d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.52633	p0.c0.snoop_buffer_evictions	created from cdr0a		941	
dcibbank01d	dcibbankd	dcu	meu	core0		line_split_wb	0.16874	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		940	
dcibbank01d	dcibbankd	dcu	meu	core0		line_split_load	1.79478	p0.c0.line_split_loads	created from cdr0a		939	
dcibbank01d	dcibbankd	dcu	meu	core0		line_replace	16.19137	p0.c0.dcu_fill	created from cdr0a		938	
dcibbank01d	dcibbankd	dcu	meu	core0		fb_store_hit	2.74586	p0.c0.fb_hit_stores	created from cdr0a		937	
dcibbank01d	dcibbankd	dcu	meu	core0		fb_load_hit	13.74464	p0.c0.fb_hit_lds	created from cdr0a		936	
dcibbank01d	dcibbankd	dcu	meu	core0		fb_allocation	3.93471	p0.c0.fbs_allocated	created from cdr0a		935	
dcibbank01d	dcibbankd	dcu	meu	core0		bypass	1.74876	p0.c0.mrq_fb_bypass	created from cdr0a		934	
dcibbank01d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	1.87148	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		933	
dcibbank01d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.97409	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		932	
dcibbank01d	dcibbankd	dcu	meu	core0		fb_wb	6.52717	p0.c0.load_fb_wb	created from cdr0a		930	
dcibbank01d	dcibbankd	dcu	meu	core0		idle	0.25116				931	
dcibbank00d	dcibbankd	dcu	meu	core0		wbb_eviction	2.21663	p0.c0.mrq_dcu_evict	created from cdr0a		929	
dcibbank00d	dcibbankd	dcu	meu	core0		snoop_confirm	2.0709	p0.c0.snoop_confirm_dcu	created from cdr0a		928	
dcibbank00d	dcibbankd	dcu	meu	core0		snoop_buffer_eviction	1.54934	p0.c0.snoop_buffer_evictions	created from cdr0a		927	
dcibbank00d	dcibbankd	dcu	meu	core0		line_split_wb	0.16874	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		926	
dcibbank00d	dcibbankd	dcu	meu	core0		line_split_load	1.81779	p0.c0.line_split_loads	created from cdr0a		925	
dcibbank00d	dcibbankd	dcu	meu	core0		line_replace	16.4138	p0.c0.dcu_fill	created from cdr0a		924	
dcibbank00d	dcibbankd	dcu	meu	core0		fb_load_hit	13.92872	p0.c0.fb_hit_lds	created from cdr0a		922	
dcibbank00d	dcibbankd	dcu	meu	core0		fb_store_hit	2.78421	p0.c0.fb_hit_stores	created from cdr0a		923	
dcibbank00d	dcibbankd	dcu	meu	core0		bypass	1.77177	p0.c0.mrq_fb_bypass	created from cdr0a		920	
dcibbank00d	dcibbankd	dcu	meu	core0		fb_allocation	3.9884	p0.c0.fbs_allocated	created from cdr0a		921	
dcibbank00d	dcibbankd	dcu	meu	core0		store_hit_half_bank_accessed	1.89449	p0.c0.banks_accessed_by_st_array_hits	created from cdr0a		919	
dcibbank00d	dcibbankd	dcu	meu	core0		ld_hit_accessed_half_bank	0.98176	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		918	
dcibbank00d	dcibbankd	dcu	meu	core0		idle	0.25116				917	
rsvec2prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8795	p0.c0.vector.port0.src1.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit320_351.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10270	
rsvec2prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.81	(p0.c0.vector.port0.bit320_351.execution_wb_bit_toggle+p0.c0.vector.port0.bit352_383.execution_wb_bit_toggle+p0.c0.vector.port2.bit320_351.execution_wb_bit_toggle+p0.c0.vector.port2.bit352_383.execution_wb_bit_toggle+p0.c0.vector.port5.bit320_351.execution_wb_bit_toggle+p0.c0.vector.port5.bit352_383.execution_wb_bit_toggle+p0.c0.vector.port3.bit320_351.execution_wb_bit_toggle+p0.c0.vector.port3.bit352_383.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10271	
rsvec2dec	rsvecdec	rs	ooo	core0	midas	idle	2				16597	
rsvec2prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit320_351.execution_count_wb+p0.c0.vector.port2.bit320_351.execution_count_wb+p0.c0.vector.port5.bit320_351.execution_count_wb+p0.c0.vector.port3.bit320_351.execution_count_wb	created from cdr0a	from excel for cdr0b	10272	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle	4.641	(p0.c0.gsse.port0.bit128_159.execution_wb_bit_toggle+p0.c0.gsse.port0.bit160_191.execution_wb_bit_toggle+p0.c0.gsse.port1.bit128_159.execution_wb_bit_toggle+p0.c0.gsse.port1.bit160_191.execution_wb_bit_toggle+p0.c0.gsse.port2.bit128_159.execution_wb_bit_toggle+p0.c0.gsse.port2.bit160_191.execution_wb_bit_toggle+p0.c0.gsse.port5.bit128_159.execution_wb_bit_toggle+p0.c0.gsse.port5.bit160_191.execution_wb_bit_toggle+p0.c0.gsse.port3.bit128_159.execution_wb_bit_toggle+p0.c0.gsse.port3.bit160_191.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10449	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit128_159.execution_count_wb+p0.c0.vector.port2.bit128_159.execution_count_wb+p0.c0.vector.port5.bit128_159.execution_count_wb+p0.c0.vector.port3.bit128_159.execution_count_wb	created from cdr0a	from excel for cdr0b	10453	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.641	(p0.c0.vector.port0.bit128_159.execution_wb_bit_toggle+p0.c0.vector.port0.bit160_191.execution_wb_bit_toggle+p0.c0.vector.port2.bit128_159.execution_wb_bit_toggle+p0.c0.vector.port2.bit160_191.execution_wb_bit_toggle+p0.c0.vector.port5.bit128_159.execution_wb_bit_toggle+p0.c0.vector.port5.bit160_191.execution_wb_bit_toggle+p0.c0.vector.port3.bit128_159.execution_wb_bit_toggle+p0.c0.vector.port3.bit160_191.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10454	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8795	p0.c0.vector.port0.src1.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10455	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.gsse.port0.bit128_159.execution_count_wb+p0.c0.gsse.port1.bit128_159.execution_count_wb+p0.c0.gsse.port2.bit128_159.execution_count_wb+p0.c0.gsse.port5.bit128_159.execution_count_wb+p0.c0.gsse.port3.bit128_159.execution_count_wb	created from cdr0a	from excel for cdr0b	10450	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle	9.1	(p0.c0.gsse.port0.src1.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src1.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit160_191.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10447	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization	2.834	p0.c0.gsse.port0.src1.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src3.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src1.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src3.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src1.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src3.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port4.src2.bit128_159.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10448	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10446	
rsvec1prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	13.3705	(p0.c0.vector.port0.src1.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit160_191.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit128_159.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit160_191.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10456	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	8.4305	(p0.c0.vector.port0.src1.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit224_255.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10467	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10457	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.508	p0.c0.vector.port0.bit192_223.execution_count_wb+p0.c0.vector.port2.bit192_223.execution_count_wb+p0.c0.vector.port5.bit192_223.execution_count_wb+p0.c0.vector.port3.bit192_223.execution_count_wb	created from cdr0a	from excel for cdr0b	10464	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.511	(p0.c0.vector.port0.bit192_223.execution_wb_bit_toggle+p0.c0.vector.port0.bit224_255.execution_wb_bit_toggle+p0.c0.vector.port2.bit192_223.execution_wb_bit_toggle+p0.c0.vector.port2.bit224_255.execution_wb_bit_toggle+p0.c0.vector.port5.bit192_223.execution_wb_bit_toggle+p0.c0.vector.port5.bit224_255.execution_wb_bit_toggle+p0.c0.vector.port3.bit192_223.execution_wb_bit_toggle+p0.c0.vector.port3.bit224_255.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10465	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8665	p0.c0.vector.port0.src1.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10466	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization	2.834	p0.c0.gsse.port0.src1.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src3.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src1.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src3.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src1.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src3.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port4.src2.bit192_223.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10459	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle	9.1	(p0.c0.gsse.port0.src1.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src1.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit224_255.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit192_223.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit224_255.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10458	
rsvec1dec	rsvecdec	rs	ooo	core0	midas	idle	2				16596	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.gsse.port0.bit192_223.execution_count_wb+p0.c0.gsse.port1.bit192_223.execution_count_wb+p0.c0.gsse.port2.bit192_223.execution_count_wb+p0.c0.gsse.port5.bit192_223.execution_count_wb+p0.c0.gsse.port3.bit192_223.execution_count_wb	created from cdr0a	from excel for cdr0b	10461	
rsvec1prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle	4.641	(p0.c0.gsse.port0.bit192_223.execution_wb_bit_toggle+p0.c0.gsse.port0.bit224_255.execution_wb_bit_toggle+p0.c0.gsse.port1.bit192_223.execution_wb_bit_toggle+p0.c0.gsse.port1.bit224_255.execution_wb_bit_toggle+p0.c0.gsse.port2.bit192_223.execution_wb_bit_toggle+p0.c0.gsse.port2.bit224_255.execution_wb_bit_toggle+p0.c0.gsse.port5.bit192_223.execution_wb_bit_toggle+p0.c0.gsse.port5.bit224_255.execution_wb_bit_toggle+p0.c0.gsse.port3.bit192_223.execution_wb_bit_toggle+p0.c0.gsse.port3.bit224_255.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10460	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit000_031.execution_count_wb+p0.c0.vector.port2.bit000_031.execution_count_wb+p0.c0.vector.port5.bit000_031.execution_count_wb+p0.c0.vector.port3.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	10430	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.834	p0.c0.vector.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10428	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.641	(p0.c0.vector.port0.bit000_031.execution_wb_bit_toggle+p0.c0.vector.port0.bit032_063.execution_wb_bit_toggle+p0.c0.vector.port2.bit000_031.execution_wb_bit_toggle+p0.c0.vector.port2.bit032_063.execution_wb_bit_toggle+p0.c0.vector.port5.bit000_031.execution_wb_bit_toggle+p0.c0.vector.port5.bit032_063.execution_wb_bit_toggle+p0.c0.vector.port3.bit000_031.execution_wb_bit_toggle+p0.c0.vector.port3.bit032_063.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10429	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	9.1	(p0.c0.vector.port0.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10427	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_gsse	1.573	p0.c0.gsse.port0.bit000_031.execution_count_wb+p0.c0.gsse.port1.bit000_031.execution_count_wb+p0.c0.gsse.port2.bit000_031.execution_count_wb+p0.c0.gsse.port5.bit000_031.execution_count_wb+p0.c0.gsse.port3.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	10426	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_gsse	2.834	p0.c0.gsse.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10424	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_gsse	4.641	(p0.c0.gsse.port0.bit000_031.execution_wb_bit_toggle+p0.c0.gsse.port0.bit032_063.execution_wb_bit_toggle+p0.c0.gsse.port1.bit000_031.execution_wb_bit_toggle+p0.c0.gsse.port1.bit032_063.execution_wb_bit_toggle+p0.c0.gsse.port2.bit000_031.execution_wb_bit_toggle+p0.c0.gsse.port2.bit032_063.execution_wb_bit_toggle+p0.c0.gsse.port5.bit000_031.execution_wb_bit_toggle+p0.c0.gsse.port5.bit032_063.execution_wb_bit_toggle+p0.c0.gsse.port3.bit000_031.execution_wb_bit_toggle+p0.c0.gsse.port3.bit032_063.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10425	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10416	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_gsse	9.1	(p0.c0.gsse.port0.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10423	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization	2.834	p0.c0.simd.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port0.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src3.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10418	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle	9.1	(p0.c0.simd.port0.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port4.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port4.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src3.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src3.bit032_063.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10417	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle	4.641	(p0.c0.simd.port0.bit000_031.execution_wb_bit_toggle+p0.c0.simd.port0.bit032_063.execution_wb_bit_toggle+p0.c0.simd.port1.bit000_031.execution_wb_bit_toggle+p0.c0.simd.port1.bit032_063.execution_wb_bit_toggle+p0.c0.simd.port2.bit000_031.execution_wb_bit_toggle+p0.c0.simd.port2.bit032_063.execution_wb_bit_toggle+p0.c0.simd.port5.bit000_031.execution_wb_bit_toggle+p0.c0.simd.port5.bit032_063.execution_wb_bit_toggle+p0.c0.simd.port3.bit000_031.execution_wb_bit_toggle+p0.c0.simd.port3.bit032_063.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10419	
rsvec0prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.simd.port0.bit000_031.execution_count_wb+p0.c0.simd.port1.bit000_031.execution_count_wb+p0.c0.simd.port2.bit000_031.execution_count_wb+p0.c0.simd.port5.bit000_031.execution_count_wb+p0.c0.simd.port3.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	10420	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_gsse	1.573	p0.c0.gsse.port0.bit064_095.execution_count_wb+p0.c0.gsse.port1.bit064_095.execution_count_wb+p0.c0.gsse.port2.bit064_095.execution_count_wb+p0.c0.gsse.port5.bit064_095.execution_count_wb+p0.c0.gsse.port3.bit064_095.execution_count_wb	created from cdr0a	from excel for cdr0b	10441	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.847	p0.c0.vector.port0.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10443	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_gsse	4.641	(p0.c0.gsse.port0.bit064_095.execution_wb_bit_toggle+p0.c0.gsse.port0.bit096_127.execution_wb_bit_toggle+p0.c0.gsse.port1.bit064_095.execution_wb_bit_toggle+p0.c0.gsse.port1.bit096_127.execution_wb_bit_toggle+p0.c0.gsse.port2.bit064_095.execution_wb_bit_toggle+p0.c0.gsse.port2.bit096_127.execution_wb_bit_toggle+p0.c0.gsse.port5.bit064_095.execution_wb_bit_toggle+p0.c0.gsse.port5.bit096_127.execution_wb_bit_toggle+p0.c0.gsse.port3.bit064_095.execution_wb_bit_toggle+p0.c0.gsse.port3.bit096_127.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10440	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_gsse	2.834	p0.c0.gsse.port0.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port0.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port1.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port5.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.gsse.port4.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10439	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_gsse	9.1	(p0.c0.gsse.port0.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port0.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port1.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port5.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.gsse.port4.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10438	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.5275	p0.c0.vector.port0.bit064_095.execution_count_wb+p0.c0.vector.port2.bit064_095.execution_count_wb+p0.c0.vector.port5.bit064_095.execution_count_wb+p0.c0.vector.port3.bit064_095.execution_count_wb	created from cdr0a	from excel for cdr0b	10445	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10431	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.641	(p0.c0.vector.port0.bit064_095.execution_wb_bit_toggle+p0.c0.vector.port0.bit096_127.execution_wb_bit_toggle+p0.c0.vector.port2.bit064_095.execution_wb_bit_toggle+p0.c0.vector.port2.bit096_127.execution_wb_bit_toggle+p0.c0.vector.port5.bit064_095.execution_wb_bit_toggle+p0.c0.vector.port5.bit096_127.execution_wb_bit_toggle+p0.c0.vector.port3.bit064_095.execution_wb_bit_toggle+p0.c0.vector.port3.bit096_127.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10444	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization	2.834	p0.c0.simd.port0.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port0.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port0.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port1.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src1.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port5.src3.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.simd.port4.src2.bit064_095.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10433	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle	4.641	(p0.c0.simd.port0.bit064_095.execution_wb_bit_toggle+p0.c0.simd.port0.bit096_127.execution_wb_bit_toggle+p0.c0.simd.port1.bit064_095.execution_wb_bit_toggle+p0.c0.simd.port1.bit096_127.execution_wb_bit_toggle+p0.c0.simd.port2.bit064_095.execution_wb_bit_toggle+p0.c0.simd.port2.bit096_127.execution_wb_bit_toggle+p0.c0.simd.port5.bit064_095.execution_wb_bit_toggle+p0.c0.simd.port5.bit096_127.execution_wb_bit_toggle+p0.c0.simd.port3.bit064_095.execution_wb_bit_toggle+p0.c0.simd.port3.bit096_127.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10434	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.simd.port0.bit064_095.execution_count_wb+p0.c0.simd.port1.bit064_095.execution_count_wb+p0.c0.simd.port2.bit064_095.execution_count_wb+p0.c0.simd.port5.bit064_095.execution_count_wb+p0.c0.simd.port3.bit064_095.execution_count_wb	created from cdr0a	from excel for cdr0b	10435	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	9.1	(p0.c0.vector.port0.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10442	
rsvec0dec	rsvecdec	rs	ooo	core0	midas	idle	2				16595	
rsvec0prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle	9.1	(p0.c0.simd.port0.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src1.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port0.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port1.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src3.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port5.src3.bit096_127.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port4.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.simd.port4.src2.bit096_127.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10432	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_8	2.89	p0.c0.t0.port0.sched_port_utilization+p0.c0.t1.port0.sched_port_utilization	created from cdr0a	from excel for cdr0b	15000	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_7	2.89	p0.c0.t0.port7.sched_port_utilization+p0.c0.t1.port7.sched_port_utilization	created from cdr0a	from excel for cdr0b	2498	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_6	2.89	p0.c0.t0.port6.sched_port_utilization+p0.c0.t1.port6.sched_port_utilization	created from cdr0a	from excel for cdr0b	2497	
rsuopc	rsuopc	rs	ooo	core0	midas	cancellation	0.6	p0.c0.uops_cancelled	created from cdr0a	from excel for cdr0b	16724	
rsmxmprflc	rsmxmprflc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.fp.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb+p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port5.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	10376	
rsparityprfc	rsparityprfc	rs	ooo	core0	midas	idle	2.275				12217	
rsuopc	rsuopc	rs	ooo	core0	midas	fpcw_writeloop	0	p0.c0.fcw_alloc_to_ready	created from cdr0a	from excel for cdr0b	1909	
rsuopc	rsuopc	rs	ooo	core0	midas	rs_entries_allocated	4.05	p0.c0.allocate+p0.c0.rs_allocate_2nd_entry	created from cdr0a	from excel for cdr0b	1908	
rsuopc	rsuopc	rs	ooo	core0	midas	idle	32				1907	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_5	3.08	p0.c0.t0.port5.sched_port_utilization+p0.c0.t1.port5.sched_port_utilization	created from cdr0a	from excel for cdr0b	1906	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_4	2.6	p0.c0.t0.port4.sched_port_utilization+p0.c0.t1.port4.sched_port_utilization	created from cdr0a	from excel for cdr0b	1905	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_3	1.88	p0.c0.t0.port3.sched_port_utilization+p0.c0.t1.port3.sched_port_utilization	created from cdr0a	from excel for cdr0b	1904	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_1	1.2	p0.c0.t0.port1.sched_port_utilization+p0.c0.t1.port1.sched_port_utilization	created from cdr0a	from excel for cdr0b	1902	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_2	2.1	p0.c0.t0.port2.sched_port_utilization+p0.c0.t1.port2.sched_port_utilization	created from cdr0a	from excel for cdr0b	1903	
rsuopc	rsuopc	rs	ooo	core0	midas	dispatch_port_0	1.58	p0.c0.t0.port0.sched_port_utilization+p0.c0.t1.port0.sched_port_utilization	created from cdr0a	from excel for cdr0b	1901	
rsmxmprflc	rsmxmprflc	rs	ooo	core0	midas	prf_writeback_toggle	4.81	(p0.c0.fp.port0.bit000_031.execution_wb_bit_toggle+p0.c0.fp.port0.bit032_063.execution_wb_bit_toggle+p0.c0.fp.port1.bit000_031.execution_wb_bit_toggle+p0.c0.fp.port1.bit032_063.execution_wb_bit_toggle+p0.c0.fp.port2.bit000_031.execution_wb_bit_toggle+p0.c0.fp.port2.bit032_063.execution_wb_bit_toggle+p0.c0.fp.port5.bit000_031.execution_wb_bit_toggle+p0.c0.fp.port5.bit032_063.execution_wb_bit_toggle+p0.c0.fp.port3.bit000_031.execution_wb_bit_toggle+p0.c0.fp.port3.bit032_063.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10377	
rsmxmprfhc	rsmxmprfhc	rs	ooo	core0	midas	idle	1.95				10385	
rsmxmprflc	rsmxmprflc	rs	ooo	core0	midas	idle	1.95				10380	
rsmxmprflc	rsmxmprflc	rs	ooo	core0	midas	prf_source_read_toggle	13.3705	(p0.c0.fp.port0.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port0.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port0.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port0.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src1.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src1.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port4.src2.bit000_031.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port4.src2.bit032_063.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10379	
rsmxmprflc	rsmxmprflc	rs	ooo	core0	midas	prf_source_read_utilization	2.8795	p0.c0.fp.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port1.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port1.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10378	
rsmxmprfhc	rsmxmprfhc	rs	ooo	core0	midas	prf_source_read_toggle	13.3705	(p0.c0.fp.port0.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port0.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port1.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src1.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port5.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.fp.port4.src2.bit064_095.rs_count_per_port_src_ones_gsr_prf_read)/32	created from cdr0a	from excel for cdr0b	10384	
rsmxmprfhc	rsmxmprfhc	rs	ooo	core0	midas	prf_source_read_utilization	2.8795	p0.c0.fp.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port1.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port1.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10383	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	rs_entries_alloc_dealloc	1	p0.c0.allocate+p0.c0.rs_allocate_2nd_entry	created from cdr0a	from excel for cdr0b	7930	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	idle	3.3				7926	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	dispatch	0.089662059	p0.c0.port0_utilization+p0.c0.port1_utilization+p0.c0.port5_utilization+p0.c0.port6_utilization+p0.c0.port7_utilization+p0.c0.port0_utilization	created from cdr0a	from excel for cdr0b	7929	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	alloc_data_toggling	0.124266166	p0.c0.un_load_matrix_n_src_vector	created from cdr0a	from excel for cdr0b	7928	
rsmxmprfhc	rsmxmprfhc	rs	ooo	core0	midas	prf_writeback_utilization	1.573	p0.c0.fp.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb+p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port5.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	10381	
rsmxmprfhc	rsmxmprfhc	rs	ooo	core0	midas	prf_writeback_toggle	4.81	(p0.c0.fp.port0.bit064_095.execution_wb_bit_toggle+p0.c0.fp.port0.bit096_127.execution_wb_bit_toggle+p0.c0.fp.port1.bit064_095.execution_wb_bit_toggle+p0.c0.fp.port1.bit096_127.execution_wb_bit_toggle+p0.c0.fp.port2.bit064_095.execution_wb_bit_toggle+p0.c0.fp.port2.bit096_127.execution_wb_bit_toggle+p0.c0.fp.port5.bit064_095.execution_wb_bit_toggle+p0.c0.fp.port5.bit096_127.execution_wb_bit_toggle+p0.c0.fp.port3.bit064_095.execution_wb_bit_toggle+p0.c0.fp.port3.bit096_127.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10382	
rsldsetupc	rsldsetupc	rs	ooo	core0	midas	idle	3.6				1892	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	uop_ready	0.8	p0.c0.rs_entry_Ready_toggleing	created from cdr0a	from excel for cdr0b	7933	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	ready	1.3	p0.c0.port0.bit000_031.rs_count_wb+p0.c0.port1.bit000_031.rs_count_wb+p0.c0.port5.bit000_031.rs_count_wb	created from cdr0a	from excel for cdr0b	7932	
rsmtxsched	rsmtxsched	rs	ooo	core0	midas	rs_entries_allocated	0.9	p0.c0.allocate+p0.c0.rs_allocate_2nd_entry	created from cdr0a	from excel for cdr0b	7931	
rsldsetupc	rsldsetupc	rs	ooo	core0	midas	writeback_events	0	p0.c0.port2_utilization+p0.c0.port3_utilization	created from cdr0a	from excel for cdr0b	1896	
rsldsetupc	rsldsetupc	rs	ooo	core0	midas	psrc_cammatch	4.12	p0.c0.rat_rs_address_bit_toggle/24	created from cdr0a	from excel for cdr0b	1894	
rsldsetupc	rsldsetupc	rs	ooo	core0	midas	pdst_ld_toggling	0.219935096	p0.c0.rat_rs_address_bit_toggle	created from cdr0a	from excel for cdr0b	1893	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	ready_camor	0	p0.c0.execution_lbid_wb_bit_toggle	cdr0b	from excel for cdr0b	1891	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	ready	1.66	p0.c0.port2.bit000_031.rs_count_wb+p0.c0.port3.bit000_031.rs_count_wb	cdr0b	from excel for cdr0b	1890	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	allocate_data_s1	0.019493679	p0.c0.src1.load_matrix_n_direct_dep_src_vector	created from cdr0a	from excel for cdr0b	1881	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	allocate_lbid	0.286815534	p0.c0.lbid_toggeling	created from cdr0a	from excel for cdr0b	1883	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	allocate_data_s2	0.057899371	p0.c0.src2.load_matrix_n_direct_dep_src_vector	created from cdr0a	from excel for cdr0b	1882	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	dispatch	0.119550648	p0.c0.port2_utilization+p0.c0.port3_utilization	created from cdr0a	from excel for cdr0b	1884	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	idle	1.2				1885	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	rs_entries_alloc_dealloc	1.23	p0.c0.allocate+p0.c0.rs_allocate_2nd_entry	cdr0b	from excel for cdr0b	1886	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	read_data	0.06	p0.c0.load_matrix_indirect_dep_src_ones	cdr0b	from excel for cdr0b	1887	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	read_en	2.5	p0.c0.src2.un_load_matrix_n_src_ones*(1+p0.c0.inline_dependecy_stats/p0.c0.allocate)	cdr0b	from excel for cdr0b	1888	
rsldmtxc	rsldmtxc	rs	ooo	core0	midas	read_rainline	0	p0.c0.load_matrix_indirect_dep_src_ones*p0.c0.inline_dependecy_stats/p0.c0.allocate	cdr0b	from excel for cdr0b	1889	
rsldcamc	rsldcamc	rs	ooo	core0	midas	cam_pdst	0.47	p0.c0.int.port2.execution_wb_bit_toggle+p0.c0.simd.port2.execution_wb_bit_toggle+p0.c0.fp.port2.execution_wb_bit_toggle+p0.c0.int.port3.execution_wb_bit_toggle+p0.c0.simd.port3.execution_wb_bit_toggle+p0.c0.fp.port3.execution_wb_bit_toggle	created from cdr0a	from excel for cdr0b	16723	
rsldcamc	rsldcamc	rs	ooo	core0	midas	write_psrc	0.16	p0.c0.slot0.src1.rat_rs_address_bit_toggle+p0.c0.slot0.src2.rat_rs_address_bit_toggle+p0.c0.slot0.src3.rat_rs_address_bit_toggle+p0.c0.slot1.src1.rat_rs_address_bit_toggle+p0.c0.slot1.src2.rat_rs_address_bit_toggle+p0.c0.slot1.src3.rat_rs_address_bit_toggle+p0.c0.slot2.src1.rat_rs_address_bit_toggle+p0.c0.slot2.src2.rat_rs_address_bit_toggle+p0.c0.slot2.src3.rat_rs_address_bit_toggle+p0.c0.slot3.src1.rat_rs_address_bit_toggle+p0.c0.slot3.src2.rat_rs_address_bit_toggle+p0.c0.slot3.src3.rat_rs_address_bit_toggle	created from cdr0a	from excel for cdr0b	16722	
rsldcamc	rsldcamc	rs	ooo	core0	midas	idle	21				10474	
rsldcamc	rsldcamc	rs	ooo	core0	midas	write_binding_bits	0.18	p0.c0.rat_pb_bit_toggle	created from cdr0a	from excel for cdr0b	16721	
rsintprfc	rsintprfc	rs	ooo	core0	midas	prf_writeback_utilization	1.744149543	p0.c0.int.port0.bit000_031.execution_count_wb+p0.c0.int.port1.bit000_031.execution_count_wb+p0.c0.int.port2.bit000_031.execution_count_wb+p0.c0.int.port5.bit000_031.execution_count_wb+p0.c0.int.port3.bit000_031.execution_count_wb+p0.c0.int.port6.bit000_031.execution_count_wb	created from cdr0a	from excel for cdr0b	1879	
rsintprfc	rsintprfc	rs	ooo	core0	midas	prf_writeback_toggle	6.397657778	(p0.c0.int.port0.execution_wb_bit_toggle+p0.c0.int.port1.execution_wb_bit_toggle+p0.c0.int.port2.execution_wb_bit_toggle+p0.c0.int.port5.execution_wb_bit_toggle+p0.c0.int.port3.execution_wb_bit_toggle+p0.c0.int.port6.execution_wb_bit_toggle)/(64*2)+(p0.c0.int.port0.execution_flags_wb_bit_toggle+p0.c0.int.port1.execution_flags_wb_bit_toggle+p0.c0.int.port5.execution_flags_wb_bit_toggle)/(6*2)	created from cdr0a	from excel for cdr0b	1878	
rsintprfc	rsintprfc	rs	ooo	core0	midas	prf_source_read_utilization	3.554254321	p0.c0.int.port0.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port0.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port1.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port1.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port2.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port2.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port3.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port3.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port5.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port5.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port6.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port7.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.int.port6.src1.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	1877	
rsintprfc	rsintprfc	rs	ooo	core0	midas	prf_source_read_toggle	9.394956781	(p0.c0.int.port0.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port0.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port1.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port1.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port2.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port2.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port3.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port3.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port5.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port5.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port4.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port6.src1.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port6.src2.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.int.port7.src1.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	1876	
rsimmc	rsimmc	rs	ooo	core0	midas	allocate_immediate_toggle	19.31526673	(p0.c0.bit000_031.rs_count_allocated_imm_bit_toggle+p0.c0.bit032_063.rs_count_allocated_imm_bit_toggle)/(2*64)	created from cdr0a	from excel for cdr0b	1870	
rsimmc	rsimmc	rs	ooo	core0	midas	dispatch_immediate_utilization	2.307964867	p0.c0.rs_count_dispatched_imm	created from cdr0a	from excel for cdr0b	1873	
rsimmc	rsimmc	rs	ooo	core0	midas	dispatch_immediate_toggle	8.202567964	(p0.c0.bit000_031.rs_count_dispatched_imm_ones+p0.c0.bit032_063.rs_count_dispatched_imm_ones)/64	created from cdr0a	from excel for cdr0b	1872	
rsimmc	rsimmc	rs	ooo	core0	midas	idle	3.86450064				1874	
rsintprfc	rsintprfc	rs	ooo	core0	midas	idle	2.832882				1875	
rsbpd	rsbpd	rs	ooo	core0	midas	idle	2.5				1830	
rseusetupc	rseusetupc	rs	ooo	core0	midas	rs_entries_allocated	0.1197543	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1849	
rseusetupc	rseusetupc	rs	ooo	core0	midas	psrc_cammatch	4.12	p0.c0.rat_rs_address_bit_toggle/24	created from cdr0a	from excel for cdr0b	1848	
rseusetupc	rseusetupc	rs	ooo	core0	midas	pdst_toggling	0.15	p0.c0.rat_rs_address_bit_toggle/24	created from cdr0a	from excel for cdr0b	1847	
rseusetupc	rseusetupc	rs	ooo	core0	midas	idle	1.73				1846	
rsimmc	rsimmc	rs	ooo	core0	midas	allocate_immediate_utilization	0.779233819	p0.c0.rs_count_allocated_imm	created from cdr0a	from excel for cdr0b	1871	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_7	5.28	p0.c0.t0.port7.sched_port_utilization+p0.c0.t1.port7.sched_port_utilization	created from cdr0a	from excel for cdr0b	2492	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_8	5.28	p0.c0.t0.port0.sched_port_utilization+p0.c0.t1.port0.sched_port_utilization	created from cdr0a	from excel for cdr0b	14734	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_0	5.28	p0.c0.t0.port0.sched_port_utilization+p0.c0.t1.port0.sched_port_utilization	created from cdr0a	from excel for cdr0b	1817	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_6	5.28	p0.c0.t0.port6.sched_port_utilization+p0.c0.t1.port6.sched_port_utilization	created from cdr0a	from excel for cdr0b	2491	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_4	5.28	p0.c0.t0.port4.sched_port_utilization+p0.c0.t1.port4.sched_port_utilization	created from cdr0a	from excel for cdr0b	1821	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_3	5.28	p0.c0.t0.port3.sched_port_utilization+p0.c0.t1.port3.sched_port_utilization	created from cdr0a	from excel for cdr0b	1820	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_2	5.28	p0.c0.t0.port2.sched_port_utilization+p0.c0.t1.port2.sched_port_utilization	created from cdr0a	from excel for cdr0b	1819	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_1	5.28	p0.c0.t0.port1.sched_port_utilization+p0.c0.t1.port1.sched_port_utilization	created from cdr0a	from excel for cdr0b	1818	
rowbac	rowbac	rob	ooo	core0		retire_rob_read_event	2.7	p0.c0.packets_skipping_earlyG	created from cdr0a	from excel for cdr0b	1814	
rowbac	rowbac	rob	ooo	core0		retire_rob_read	0.65	4*p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1813	
rowbac	rowbac	rob	ooo	core0		ronuke	0	p0.c0.ronuke	created from cdr0a	from excel for cdr0b	1812	
rowbac	rowbac	rob	ooo	core0		idle	3.6				1811	
rowbac	rowbac	rob	ooo	core0		alloc_rob_write	0.36	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1810	
rowbac	rowbac	rob	ooo	core0		writeback_rob_event	0	p0.c0.packets_skipping_earlyG	created from cdr0a	from excel for cdr0b	1816	
rowbac	rowbac	rob	ooo	core0		writeback_rob	0.8	p0.c0.int.port0.bit000_031.execution_count_wb+p0.c0.int.port1.bit000_031.execution_count_wb+p0.c0.int.port5.bit000_031.execution_count_wb+p0.c0.fp.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb+p0.c0.simd.port0.bit000_031.execution_count_wb+p0.c0.simd.port1.bit000_031.execution_count_wb+p0.c0.int.port2.bit000_031.execution_count_wb+p0.c0.int.port3.bit000_031.execution_count_wb+p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb+p0.c0.simd.port2.bit000_031.execution_count_wb+p0.c0.simd.port3.bit000_031.execution_count_wb+p0.c0.port3_utilization+p0.c0.port4_utilization	created from cdr0a	from excel for cdr0b	1815	
rsbpc	rsbpc	rs	ooo	core0	midas	rs_entries_allocated	6.6	p0.c0.allocate+p0.c0.rs_allocate_2nd_entry	created from cdr0a	from excel for cdr0b	1831	
rsbpc	rsbpc	rs	ooo	core0	midas	idle	2.4				1823	
rsbpc	rsbpc	rs	ooo	core0	midas	dispatch_port_5	5.28	p0.c0.t0.port5.sched_port_utilization+p0.c0.t1.port5.sched_port_utilization	created from cdr0a	from excel for cdr0b	1822	
rostalld	rostalld	rob	ooo	core0		idle	1				1807	
rostalld	rostalld	rob	ooo	core0		idq_read_control	2.635587716	p0.c0.alloc_count_imm_per_slot	created from cdr0a	from excel for cdr0b	1806	
rortbufd	rortbufd	rob	ooo	core0		retire_rob_loop_control	0.216053793	4*p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1804	
rortbufd	rortbufd	rob	ooo	core0		idle	1.5				1803	
rortbufd	rortbufd	rob	ooo	core0		alloc_rob_bypass_control	0.209244359	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1802	
rortbufd	rortbufd	rob	ooo	core0		writeback_rob_bypass_control	0.634949626	p0.c0.int.port0.bit000_031.execution_count_wb+p0.c0.int.port1.bit000_031.execution_count_wb+p0.c0.int.port5.bit000_031.execution_count_wb+p0.c0.fp.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb+p0.c0.simd.port0.bit000_031.execution_count_wb+p0.c0.simd.port1.bit000_031.execution_count_wb+p0.c0.int.port2.bit000_031.execution_count_wb+p0.c0.int.port3.bit000_031.execution_count_wb+p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb+p0.c0.simd.port2.bit000_031.execution_count_wb+p0.c0.simd.port3.bit000_031.execution_count_wb+p0.c0.port3_utilization+p0.c0.port4_utilization	created from cdr0a	from excel for cdr0b	1805	
rolbrm	rolbrm	rob	ooo	core0		idle	0.097045				1795	
roperfs	roperfs	rob	ooo	core0		idle	0.48891518				1799	
roptrd	roptrd	rob	ooo	core0		retire_rob_read_control	4.256791846	p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1801	
roptrd	roptrd	rob	ooo	core0		idle	3.3				1800	
rorepd	rorepd	rob	ooo	core0		idle	2				16548	
roevents	roevents	rob	ooo	core0		idle	3				1792	
roevents	roevents	rob	ooo	core0		event_logic_blocked	2.514669168	p0.c0.packets_skipping_earlyG	created from cdr0a	from excel for cdr0b	1791	
roevents	roevents	rob	ooo	core0		event_logic	1.090214023	p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1790	
roipaddd	roipaddd	rob	ooo	core0		idle	0.68				1794	
roipaddd	roipaddd	rob	ooo	core0		eip_uip_calc	4	p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1793	
rolbrm	rolbrm	rob	ooo	core0		retire_taken_branch	0.012114341	p0.c0.retire_count_branches	created from cdr0a	from excel for cdr0b	1796	
roctlregc	roctlregc	rob	ooo	core0		alloc_rob_ip_calculation	0.213146769	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1788	
roctlc	roctlc	rob	ooo	core0		alloc_fp	1.688932435	p0.c0.cycles_x87uop_allocated	created from cdr0a	from excel for cdr0b	1784	
roctlregc	roctlregc	rob	ooo	core0		idle	2.6				1789	
roctlc	roctlc	rob	ooo	core0		idle	4				1786	
roctlc	roctlc	rob	ooo	core0		event_logic	6.001387576	p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1785	
roctlc	roctlc	rob	ooo	core0		retire_fp	4.727385925	p0.c0.cycles_x87uop_retired	created from cdr0a	from excel for cdr0b	1787	
rareclc	rareclc	rat	ooo	core0	tabor	read_pdst	0.598632876	p0.c0.phys_reg_allocated/4	created from cdr0a	from excel for cdr0b	10135	
rareclc	rareclc	rat	ooo	core0	tabor	write_pdst	0.384835421	p0.c0.rat_prrt_write/4	created from cdr0a	from excel for cdr0b	10134	
rareclc	rareclc	rat	ooo	core0	tabor	reclamation_pdst	4.27594912	p0.c0.phys_reg_released	created from cdr0a	from excel for cdr0b	10133	
rareclc	rareclc	rat	ooo	core0	tabor	idle	4.611026875				1772	
rasrpt0s	rasrpt0s	rat	ooo	core0	tabor	idle	2.6				12216	
ratosadjn	ratosadjn	rat	ooo	core0	tabor	idle	5.863				12215	
roalc	roalc	rob	ooo	core0		alloc_rob_write	0.755813398	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1775	
roalc	roalc	rob	ooo	core0		retire_rob_read	0.869252423	4*p0.c0.cycles_uop_retired	created from cdr0a	from excel for cdr0b	1777	
roalc	roalc	rob	ooo	core0		idle	1.7				1776	
roalc	roalc	rob	ooo	core0		retire_rob_read_event	3.179119816	p0.c0.packets_skipping_earlyG	created from cdr0a	from excel for cdr0b	1778	
robttd	robttd	rob	ooo	core0		writeback_branch	1.078964635	p0.c0.macro_branch.execution_count_bob_wb+p0.c0.micro_branch.execution_count_bob_wb	created from cdr0a	from excel for cdr0b	1781	
robttd	robttd	rob	ooo	core0		retire_read_branch	2.366577623	p0.c0.retire_count_branches	created from cdr0a	from excel for cdr0b	1780	
robttd	robttd	rob	ooo	core0		idle	0.46141875				1779	
ralatdpc	ralatdpc	rat	ooo	core0	tabor	idle	0.6				1756	
ralatdpc	ralatdpc	rat	ooo	core0	tabor	lsrc_ldst_bit_toggle	0.05	p0.c0.rat_lreg_bit_toggle/8	created from cdr0a	from excel for cdr0b	1757	
ramitc	ramitc	rat	ooo	core0	tabor	idle	8.385				1758	
raramc	raramc	rat	ooo	core0	tabor	read_pdst	0.875	p0.c0.phys_reg_allocated	created from cdr0a	from excel for cdr0b	10140	
raramc	raramc	rat	ooo	core0	tabor	lsrc_ldst_bit_toggle	0.31	p0.c0.rat_lreg_bit_toggle	created from cdr0a	from excel for cdr0b	1766	
raramc	raramc	rat	ooo	core0	tabor	rename_pdst	12.12	p0.c0.slot0.dst.non_x87.rat_count+p0.c0.slot1.dst.non_x87.rat_count+p0.c0.slot2.dst.non_x87.rat_count+p0.c0.slot3.dst.non_x87.rat_count	created from cdr0a	from excel for cdr0b	10139	
raramc	raramc	rat	ooo	core0	tabor	idle	4.1				1765	
raramc	raramc	rat	ooo	core0	tabor	pdst_bit_toggling	0	p0.c0.rat_lreg_bit_toggle	created from cdr0a	from excel for cdr0b	10141	
raramc	raramc	rat	ooo	core0	tabor	read_psrc	0.875	p0.c0.rat_read_psrc	created from cdr0a	from excel for cdr0b	10138	
rahtc	rahtc	rat	ooo	core0	tabor	recover_uop	8.159641992	p0.c0.ronuke	created from cdr0a	from excel for cdr0b	1754	
rahtc	rahtc	rat	ooo	core0	tabor	retire_uop	0.37	p0.c0.retire	created from cdr0a	from excel for cdr0b	16650	
ralatdpc	ralatdpc	rat	ooo	core0	tabor	allocate_uop	2.83	4*p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1755	
raflc	raflc	rat	ooo	core0	tabor	idle	2.576171				1748	
raflc	raflc	rat	ooo	core0	tabor	allocate_uop_w_renamble_ldst	0.935438247	p0.c0.alloc_uop_with_renamble_ldst	created from cdr0a	from excel for cdr0b	1749	
raflc	raflc	rat	ooo	core0	tabor	recover_uop_w_renamble_ldst	0.515052053	p0.c0.ronuke	created from cdr0a	from excel for cdr0b	1750	
raflc	raflc	rat	ooo	core0	tabor	retire_uop_w_renamble_ldst	0.512608956	p0.c0.retire	created from cdr0a	from excel for cdr0b	1751	
rahtc	rahtc	rat	ooo	core0	tabor	idle	6.85				1752	
rahtc	rahtc	rat	ooo	core0	tabor	allocate_uop	2.65	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1753	
ractlregs	ractlregs	rat	ooo	core0	tabor	idle	2				1747	
ractlc	ractlc	rat	ooo	core0	tabor	rastalln_lsrc_ldst_bit_toggle_to_be_replaced	0.139656969	p0.c0.rat_lreg_bit_toggle/8	created from cdr0a	from excel for cdr0b	1746	
ractlc	ractlc	rat	ooo	core0	tabor	tos_update	0.045621276	p0.c0.rat_update_fptos	created from cdr0a	from excel for cdr0b	1744	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_4	3.406	p0.c0.dsb_uop_index_delivered_[4]	created from cdr0a		1588	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_3	3.406	p0.c0.dsb_uop_index_delivered_[3]	created from cdr0a		1587	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_5	4.63216	p0.c0.dsb_uop_index_delivered_[5]	created from cdr0a		1589	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		idle	1.77901945				1591	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_write	3.379974207	p0.c0.dsb_fill	created from cdr0a		1590	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		mite_in_use	3.714157303	p0.c0.inst_steer_0	created from cdr0a		1592	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_array_2_uop_decompression	4.843861796	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[2]	created from cdr0a		1594	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_array_1_uop_decompression	2.097397129	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[1]	created from cdr0a		1593	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_array_4_uop_decompression	5.82817335	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[4]	created from cdr0a		1596	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_array_3_uop_decompression	6.062097501	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[3]	created from cdr0a		1595	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		idle	0.63490869				1597	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_branch	5.605422044	p0.c0.num_idq_alloc_ufu_macro_br_uops	created from cdr0a		1598	
dsbnatrgd	dsbnatrgd	dsbfe	fit	core0		idle	0.5269264				468	
dsbnatrgd	dsbnatrgd	dsbfe	fit	core0		dsb_tag_lookup	1.318516927	p0.c0.dsb_tag_lookups	created from cdr0a		467	
dsbnatrgd	dsbnatrgd	dsbfe	fit	core0		dsb_arrays_write	0.139765594	p0.c0.dsb_fill	created from cdr0a		466	
dsbnatrgd	dsbnatrgd	dsbfe	fit	core0		tac_even_updaterd	0.020005631	p0.c0.even.pred_tac_update_read	created from cdr0a		469	
dsbnatrgd	dsbnatrgd	dsbfe	fit	core0		tac_odd_updaterd	0.019928265	p0.c0.odd.pred_tac_update_read	created from cdr0a		470	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		dsb_arrays_write	2.956097078	p0.c0.dsb_fill	created from cdr0a		471	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		dsb_tag_hit_in_1ways	4.365124076	p0.c0.dsb_matches_per_lookup_[1]	created from cdr0a		472	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		dsb_tag_hit_in_2ways	4.896637342	p0.c0.dsb_matches_per_lookup_[2]	created from cdr0a		473	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		dsb_tag_hit_in_3ways	5.728001566	p0.c0.dsb_matches_per_lookup_[3]	created from cdr0a		474	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		dsb_tag_inefficient_lookup	5.665539517	p0.c0.dsb_tag_lookups - (p0.c0.dsb_matches_per_lookup_[1] + p0.c0.dsb_matches_per_lookup_[2] + p0.c0.dsb_matches_per_lookup_[3])	created from cdr0a		475	
dsbofsetm	dsbofsetm	dsbfe	fit	core0		idle	1.0662132				476	
dsbpfrqd	dsbpfrqd	dsbfe	fit	core0		dsb_array_read	1.4561625	p0.c0.dsb_fill	created from cdr0a		477	
dsbpfrqd	dsbpfrqd	dsbfe	fit	core0		dsb_arrays_write	0.684229	p0.c0.dsb_pfrq_write	created from cdr0a		478	
dsbpfrqd	dsbpfrqd	dsbfe	fit	core0		dsb_miss	1.07032965	p0.c0.dsb_tag_miss + p0.c0.dsb_miss	created from cdr0a		479	
dsbpfrqd	dsbpfrqd	dsbfe	fit	core0		idle	1.336478				480	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		mite_in_use	3.107	p0.c0.inst_steer_0	created from cdr0a		1599	
dsbqfast	dsbqfast	dsb	fit	core0		dsbq_rd	19.5	(p0.c0.dsbq_entries_read_[1]+p0.c0.dsbq_entries_read_[2])*0.9	created from cdr0a		1600	
dsbqfast	dsbqfast	dsb	fit	core0		dsbq_wr_in_one_port	6.5	p0.c0.dsb_matches_per_lookup_[1]	created from cdr0a		1601	
dsbqfast	dsbqfast	dsb	fit	core0		dsbq_wr_in_three_ports	9.75	p0.c0.dsb_matches_per_lookup_[3]	created from cdr0a		1602	
dsbqfast	dsbqfast	dsb	fit	core0		dsbq_wr_in_two_ports	8.45	p0.c0.dsb_matches_per_lookup_[2]	created from cdr0a		1603	
dsbqfast	dsbqfast	dsb	fit	core0		idle	2.6597285				1605	
dsbqslow	dsbqslow	dsb	fit	core0		dsbq_rd	3.28720901	(p0.c0.dsbq_entries_read_[1]+p0.c0.dsbq_entries_read_[2])*0.9	created from cdr0a		1606	
dsbqslow	dsbqslow	dsb	fit	core0		dsbq_wr_in_one_port	1.174284626	p0.c0.dsb_matches_per_lookup_[1]	created from cdr0a		1607	
dsbqslow	dsbqslow	dsb	fit	core0		dsbq_wr_in_three_ports	2.107737579	p0.c0.dsb_matches_per_lookup_[3]	created from cdr0a		1608	
dsbqslow	dsbqslow	dsb	fit	core0		dsbq_wr_in_two_ports	0.267072096	p0.c0.dsb_matches_per_lookup_[2]	created from cdr0a		1609	
dsbsortd	dsbsortd	dsbfe	fit	core0		idle	0.71136				485	
dsbtagm	dsbtagm	dsbfe	fit	core0		dsb_accurate_invalidation	2.704417208	p0.c0.ACCURATE.dsb_icache_evictions	created from cdr0a		486	
dsbtagm	dsbtagm	dsbfe	fit	core0		dsb_arrays_write	2.518566571	p0.c0.dsb_fill	created from cdr0a		487	
dsbtagm	dsbtagm	dsbfe	fit	core0		dsb_fast_invalidation	2.70465	p0.c0.FAST.dsb_icache_evictions	created from cdr0a		488	
dsbtagm	dsbtagm	dsbfe	fit	core0		idle	1.1934				490	
dsbtests	dsbtests	dsbfe	fit	core0		idle	0.779545				492	
dsmsalias	dsmsalias	id	fit	core0	midi	idle	0.769405				1613	
dsmsalias	dsmsalias	id	fit	core0	midi	ms_read	2.9029	p0.c0.ms_read	created from cdr0a		1612	
ferpt	ferpt	ifu	fit	core0	fetch	idle	6.5				8250	
idespctrls	idespctrls	id	fit	core0	midi	esp_calc	3.185	p0.c0.idq_allocation_cycles	created from cdr0a		1619	
idespctrls	idespctrls	id	fit	core0	midi	esp_offset_calculation	2.6845	p0.c0.num_call_uops_decoded+p0.c0.num_ret_uops_decoded+p0.c0.num_push_uops_decoded+p0.c0.num_pop_uops_decoded	created from cdr0a		1616	
idespctrls	idespctrls	id	fit	core0	midi	esp_sync	2.6845	p0.c0.esp_is_src_or_dst	created from cdr0a		1617	
idespctrls	idespctrls	id	fit	core0	midi	idle	1.329965				1618	
idespdatam	idespdatam	id	fit	core0	midi	espr_read	2.371873009	p0.c0.jeclear + p0.c0.ronuke	created from cdr0a		1620	
idespdatam	idespdatam	id	fit	core0	midi	espr_write	0.334810734	p0.c0.idq_deallocation_cycles	created from cdr0a		1621	
idespdatam	idespdatam	id	fit	core0	midi	idle	0.120055				1622	
idflimmd0s	idflimmd0s	id	fit	core0	midi	dec0_decods_non_decbyall	3.328148847	p0.c0.num_non_dec_by_all_insts_decoded	created from cdr0a		1624	
idflimmd0s	idflimmd0s	id	fit	core0	midi	dec0_inuse	4.846037057	p0.c0.inst_steer_0	created from cdr0a		1623	
idflimmd0s	idflimmd0s	id	fit	core0	midi	idle	1.94519				1626	
idflimmd0s	idflimmd0s	id	fit	core0	midi	iq_active	3.641406003	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1625	
idflimmd0s	idflimmd0s	id	fit	core0	midi	ms_read	0.781350265	p0.c0.ms_read	created from cdr0a		1627	
idqctln	idqctln	id	fit	core0	midi	idle	4.008771				1630	
idqctln	idqctln	id	fit	core0	midi	idq_rd	5.439772	p0.c0.idq_deallocation_cycles	created from cdr0a		1628	
idqctln	idqctln	id	fit	core0	midi	idq_wr	2.7352728	p0.c0.idq_allocation_cycles	created from cdr0a		1629	
idqimmd	idqimmd	id	fit	core0	midi	idle	0.7103954				1633	
idqimmd	idqimmd	id	fit	core0	midi	idq_rd	7.3359	p0.c0.idq_deallocation_cycles	created from cdr0a		1631	
idqimmd	idqimmd	id	fit	core0	midi	idq_wr	4.04625	p0.c0.idq_allocation_cycles	created from cdr0a		1632	
idqued	idqued	id	fit	core0	midi	idle	0.63492				1636	
idqued	idqued	id	fit	core0	midi	idq_rd	23.77375	p0.c0.idq_deallocation_cycles	created from cdr0a		1634	
idqued	idqued	id	fit	core0	midi	idq_wr	8.0925	p0.c0.idq_allocation_cycles	created from cdr0a		1635	
iduop0s	iduop0s	id	fit	core0	midi	dec0_decods_non_decbyall	4.108	p0.c0.num_non_dec_by_all_insts_decoded	created from cdr0a		1638	
iduop0s	iduop0s	id	fit	core0	midi	dec0_inuse	5.2	p0.c0.inst_steer_0	created from cdr0a		1637	
iduop0s	iduop0s	id	fit	core0	midi	idle	0.18512				1639	
idxlat0d	idxlat0d	id	fit	core0	midi	dec0_decods_non_decbyall	8.232575	p0.c0.num_non_dec_by_all_insts_decoded	created from cdr0a		1641	
idxlat0d	idxlat0d	id	fit	core0	midi	dec0_inuse	2.73	p0.c0.inst_steer_0	created from cdr0a		1640	
idxlat0d	idxlat0d	id	fit	core0	midi	idle	0.101595				1643	
idxlat0d	idxlat0d	id	fit	core0	midi	iq_active	0.41756	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1642	
ifcrbrtsts	ifcrbrtsts	ifu	fit	core0	fetch	idle	0.909285				11594	
ifcrbrtsts	ifcrbrtsts	ifu	fit	core0	fetch	snoops	1.3	p0.c0.ifu_snp_serviced	created from cdr0a		11596	
ifctlc	ifctlc	ifu	fit	core0	fetch	idle	4.39894				750	
ifdatabankc0b0d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9030	
ifdatabankc0b0d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		616	
ifdatabankc0b0d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				622	
ifdatabankc0b1d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9031	
ifdatabankc0b1d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		496	
ifdatabankc0b1d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				502	
ifdatabankc0b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9048	
ifdatabankc0b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9032	
ifdatabankc0b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		511	
ifdatabankc0b2d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				517	
ifdatabankc0b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9049	
ifdatabankc0b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9033	
ifdatabankc0b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		631	
ifdatabankc0b3d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				637	
ifdatabankc1b0d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9034	
ifdatabankc1b0d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		646	
ractlc	ractlc	rat	ooo	core0	tabor	uop_is_x87	0.214140687	p0.c0.cycles_x87uop_allocated	created from cdr0a	from excel for cdr0b	1745	
ifdatabankc1b0d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				652	
ifdatabankc1b1d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9035	
ifdatabankc1b1d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		526	
ifdatabankc1b1d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				532	
ifdatabankc1b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9050	
ifdatabankc1b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9036	
ifdatabankc1b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		541	
ifdatabankc1b2d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				547	
ifdatabankc1b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9051	
ifdatabankc1b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9037	
ifdatabankc1b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		661	
ifdatabankc1b3d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				667	
ifdatabankc2b0d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9038	
ifdatabankc2b0d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		676	
ifdatabankc2b0d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				682	
ifdatabankc2b1d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9039	
ifdatabankc2b1d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		556	
ifdatabankc2b1d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				562	
ifdatabankc2b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9052	
ifdatabankc2b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9040	
ifdatabankc2b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		571	
ifdatabankc2b2d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				577	
ifdatabankc2b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9053	
ifdatabankc2b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9041	
ifdatabankc2b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		691	
ifdatabankc2b3d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				697	
ifdatabankc3b0d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9042	
ifdatabankc3b0d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		706	
ifdatabankc3b0d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				712	
ifdatabankc3b1d	ifdatabankld	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9043	
ifdatabankc3b1d	ifdatabankld	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		586	
ifdatabankc3b1d	ifdatabankld	ifu	fit	core0	fetch	idle	0.257244				592	
ifdatabankc3b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9054	
ifdatabankc3b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9044	
ifdatabankc3b2d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		601	
ifdatabankc3b2d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				607	
ifdatabankc3b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_2banks	1.970436	(p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9055	
ifdatabankc3b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_read_4banks	1.970436	(p0.c0.icache_lookup-p0.c0.ifu_data_upper_half_chunk_read)/4	created from cdr0a		9045	
ifdatabankc3b3d	ifdatabankhd	ifu	fit	core0	fetch	icache_update	1.14036	p0.c0.icache_write	created from cdr0a		721	
ifdatabankc3b3d	ifdatabankhd	ifu	fit	core0	fetch	idle	0.257244				727	
ifdatachunkd	ifdatachunkd	ifu	fit	core0	fetch	idle	0.5291				739	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	icache_lookup_8lowerbytes	5.2325	p0.c0.taken_branch_in_first_n_bytes_[7]	created from cdr0a		754	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	icache_lookup_all16bytes	12.233	p0.c0.icache_lookup - p0.c0.taken_branch_in_first_n_bytes_[7]	created from cdr0a		759	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	ifu_stall_ildstall	0.13	3*(p0.c0.lcps_per_16B_fetch_COUNT - p0.c0.lcps_per_16B_fetch_[0])	created from cdr0a		755	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	ifu_stall_iq5empty	0.13	p0.c0.iq_stall_full	created from cdr0a		756	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	ifu_stall_regen	0.13	p0.c0.iq_write_this_cycle-p0.c0.gen	created from cdr0a		757	
ifdatalatpard	ifdatalatpard	ifu	fit	core0	fetch	idle	1.15544				760	
ifdataparityd	ifdataparityd	ifu	fit	core0	fetch	idle	0.48802				762	
ifdataparityd	ifdataparityd	ifu	fit	core0	fetch	sb_update	4.745	2 * p0.c0.isb_got_chunk	created from cdr0a		763	
ifiqaddrc	ifiqaddrc	ifu	fit	core0	fetch	idle	0.08866				767	
ifiqaddrc	ifiqaddrc	ifu	fit	core0	fetch	miteisawake	1.326	((p0.c0.CORE.cycle_cnt)-p0.c0.dsbq_entries_when_bpq_is_empty_COUNT)	created from cdr0a		7530	
ifiqc	ifiqc	ifu	fit	core0	fetch	generate	24.115	p0.c0.gen	created from cdr0a		770	
ifiqc	ifiqc	ifu	fit	core0	fetch	idle	0.35568				774	
ifiqc	ifiqc	ifu	fit	core0	fetch	ifu_stall_ildstall	3.56213	(p0.c0.lcps_per_16B_fetch_[1]*3)+(p0.c0.lcps_per_16B_fetch_[2]*6)+(p0.c0.lcps_per_16B_fetch_[3]*9)	created from cdr0a		771	
ifiqc	ifiqc	ifu	fit	core0	fetch	ifu_stall_iq5empty	5.8565	p0.c0.iq_stall_full	created from cdr0a		772	
ifiqc	ifiqc	ifu	fit	core0	fetch	ifu_stall_stg1stall	5.8565	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT - p0.c0.icache_lookup	created from cdr0a		773	
ifldchainc	ifldchainc	ifu	fit	core0	fetch	idle	0.16484				785	
ifldchainc	ifldchainc	ifu	fit	core0	fetch	fastild_run	4.75059	p0.c0.lcps_per_16B_fetch_[0]+(p0.c0.lcps_per_16B_fetch_[1]*3)+(p0.c0.lcps_per_16B_fetch_[2]*6)+(p0.c0.lcps_per_16B_fetch_[3]*9)	created from cdr0a		781	
ifiqc	ifiqc	ifu	fit	core0	fetch	regenerate	7.86149	p0.c0.iq_write_this_cycle-p0.c0.gen	created from cdr0a		776	
ifldchainc	ifldchainc	ifu	fit	core0	fetch	ifu_stall_iq5empty	0.93873	p0.c0.iq_stall_full	created from cdr0a		782	
ifldchainc	ifldchainc	ifu	fit	core0	fetch	ifu_stall_regen	0.93873	p0.c0.iq_write_this_cycle-p0.c0.gen	created from cdr0a		783	
ifldplac	ifldplac	ifu	fit	core0	fetch	idle	0.13858				795	
ifldplac	ifldplac	ifu	fit	core0	fetch	fastild_run	15.925	p0.c0.lcps_per_16B_fetch_[0]+(p0.c0.lcps_per_16B_fetch_[1]*3)+(p0.c0.lcps_per_16B_fetch_[2]*6)+(p0.c0.lcps_per_16B_fetch_[3]*9)	created from cdr0a		791	
ifldchainc	ifldchainc	ifu	fit	core0	fetch	ifu_stall_stg1stall	5.56023	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT - p0.c0.icache_lookup	created from cdr0a		784	
ifldplac	ifldplac	ifu	fit	core0	fetch	ifu_stall_iq5empty	10.218	p0.c0.iq_stall_full	created from cdr0a		792	
ifldplac	ifldplac	ifu	fit	core0	fetch	ifu_stall_regen	2.55775	p0.c0.iq_write_this_cycle-p0.c0.gen	created from cdr0a		793	
ifmemd	ifmemd	ifu	fit	core0	fetch	icache_tag_snp_rd	1.1635	p0.c0.ifu_snp_serviced	created from cdr0a		798	
ifmemd	ifmemd	ifu	fit	core0	fetch	icache_tag_rd	2.275	p0.c0.dsb_tag_lookups	created from cdr0a		797	
ifldplac	ifldplac	ifu	fit	core0	fetch	ifu_stall_stg1stall	10.088	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT - p0.c0.icache_lookup	created from cdr0a		794	
ifmemd	ifmemd	ifu	fit	core0	fetch	icache_update	3.25	p0.c0.icache_write	created from cdr0a		800	
ifmemd	ifmemd	ifu	fit	core0	fetch	idle	0.75673				805	
ifnipqd	ifnipqd	ifu	fit	core0	fetch	bpq_read	6.76	p0.c0.pred_bpq_read	created from cdr0a		7532	
ifnipqd	ifnipqd	ifu	fit	core0	fetch	bpq_write	6.76	p0.c0.pred_bpq_write	created from cdr0a		7533	
ifnipqd	ifnipqd	ifu	fit	core0	fetch	idle	3.727165				7534	
ifsbd	ifsbd	ifu	fit	core0	fetch	idle	1.2565475				7536	
ifsbd	ifsbd	ifu	fit	core0	fetch	inuseusage	1.457625	p0.c0.dsb_tag_lookups	created from cdr0a		10188	
ifsbd	ifsbd	ifu	fit	core0	fetch	sb_alloc	1.891175	p0.c0.isb_alloc	created from cdr0a		7538	
ifsbd	ifsbd	ifu	fit	core0	fetch	sb_lookup	2.354625	p0.c0.dsb_tag_lookups	created from cdr0a		7539	
ifsbd	ifsbd	ifu	fit	core0	fetch	sb_snoop	0.9867	p0.c0.ifu_snp_serviced	created from cdr0a		7540	
iftlbd	iftlbd	ifu	fit	core0	fetch	idle	2.737605				834	
iftlbd	iftlbd	ifu	fit	core0	fetch	itlb_lookup	19.5	p0.c0.itlb_bpu_lookup_change_page	created from cdr0a		830	
iftlbd	iftlbd	ifu	fit	core0	fetch	itlb_update	3.25	p0.c0.itlb_update	created from cdr0a		832	
iqarrest	iqarrest	iq	fit	core0	iq	idle	0.072332				1668	
iqarrest	iqarrest	iq	fit	core0	iq	iq_active	3.289	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1665	
iqarrest	iqarrest	iq	fit	core0	iq	iq_read	36.8368	p0.c0.iq_read_this_cycle	created from cdr0a		1666	
iqarrest	iqarrest	iq	fit	core0	iq	iq_write	18.4184	p0.c0.iq_write_this_cycle	created from cdr0a		1667	
iqctls	iqctls	iq	fit	core0	iq	idle	3.50194				1673	
iqctls	iqctls	iq	fit	core0	iq	iq_active	1.15229139	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1671	
iqctls	iqctls	iq	fit	core0	iq	iq_read	0.061503603	p0.c0.iq_read_this_cycle	created from cdr0a		1672	
iqlipm	iqlipm	iq	fit	core0	iq	idle	0.06006				1679	
iqlipm	iqlipm	iq	fit	core0	iq	iq_active	0.960918723	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1676	
iqlipm	iqlipm	iq	fit	core0	iq	iq_read	2.013178972	p0.c0.iq_read_this_cycle	created from cdr0a		1677	
iqlipm	iqlipm	iq	fit	core0	iq	iq_write	0.501761442	p0.c0.iq_write_this_cycle	created from cdr0a		1678	
iqnuked	iqnuked	iq	fit	core0	iq	idle	0.1183				1683	
iqnuked	iqnuked	iq	fit	core0	iq	iq_active	2.6312	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1680	
iqnuked	iqnuked	iq	fit	core0	iq	iq_read	8.151956456	p0.c0.iq_read_this_cycle	created from cdr0a		1681	
iqnuked	iqnuked	iq	fit	core0	iq	iq_write	2.6312	p0.c0.iq_write_this_cycle	created from cdr0a		1682	
iqsteerd	iqsteerd	iq	fit	core0	iq	idle	0.119405				1688	
iqsteerd	iqsteerd	iq	fit	core0	iq	iq_active	3.273568877	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		1686	
iqsteerd	iqsteerd	iq	fit	core0	iq	iq_write	9.421878629	p0.c0.iq_write_this_cycle	created from cdr0a		1687	
msctrls	msctrls	ms	fit	core0		1stvec_inuse	0.17745	p0.c0.num_cisc_inst_decoded+p0.c0.dsbq_cisc+p0.c0.ronuke	created from cdr0a		1690	
msctrls	msctrls	ms	fit	core0		idle	3.21776				1691	
msctrls	msctrls	ms	fit	core0		jeo2i	0.17745	p0.c0.ujeclear	created from cdr0a		1692	
msdecn	msdecn	ms	fit	core0		idle	2.112955				1695	
msctrls	msctrls	ms	fit	core0		ms_read	1.7537	p0.c0.ms_read-p0.c0.ms.string	created from cdr0a		1693	
msdecn	msdecn	ms	fit	core0		ms_read	4.966	p0.c0.ms_read	created from cdr0a		1696	
dsbqslow	dsbqslow	dsb	fit	core0		idle	0.436865				1611	
mspatchm	mspatchm	ms	fit	core0		idle	0.453245				1697	
mspatchm	mspatchm	ms	fit	core0		ms_read	0.9165	p0.c0.ms_read	created from cdr0a		1698	
mspatchm	mspatchm	ms	fit	core0		string_ops	0.479245	p0.c0.ms.string	created from cdr0a		7477	
msram	msram	ms	fit	core0		idle	0.57486				1699	
msuipmuxn	msuipmuxn	ms	fit	core0		idle	1.504685				1701	
msuipmuxn	msuipmuxn	ms	fit	core0		ms_read	5.43205	p0.c0.ms_read	created from cdr0a		1702	
msuromuniq0	msuromuniq0	ms	fit	core0		idle	0.071045				1711	
msuromuniq1	msuromuniq1	ms	fit	core0		idle	0.071045				1713	
msuromuniq0	msuromuniq0	ms	fit	core0		ms_read	8.30375	p0.c0.msbusy_this_cycle	created from cdr0a		1712	
msuromuniq1	msuromuniq1	ms	fit	core0		ms_read	8.30375	p0.c0.msbusy_this_cycle	created from cdr0a		1714	
msuromuniq2	msuromuniq2	ms	fit	core0		idle	0.071045				1715	
msuromuniq2	msuromuniq2	ms	fit	core0		ms_read	8.30375	p0.c0.msbusy_this_cycle	created from cdr0a		1716	
ifdatachunkd	ifdatachunkd	ifu	fit	core0	fetch	mite_awake_103_105	3.042	(p0.c0.CORE.cycle_cnt)-p0.c0.dsbq_entries_when_bpq_is_empty_COUNT	created from cdr0a		10100	
ifldctls	ifldctls	id	fit	core0	midi	idle	0.996255				11598	
msuromuniq3	msuromuniq3	ms	fit	core0		ms_read	8.30375	p0.c0.msbusy_this_cycle	created from cdr0a		1718	
msuromuniq3	msuromuniq3	ms	fit	core0		idle	0.071045				1717	
bptbiqm	bptbiqm	bpu	fit	core0	taken	tbiq_write	1.3	p0.c0.tbiq_bpu_writes	created from cdr0a		10189	
bptbiqm	bptbiqm	bpu	fit	core0	taken	tbiq_jeu_read_uniq	4.875	p0.c0.tbiq_jeu_reads_unique	created from cdr0a		10191	
bptbiqm	bptbiqm	bpu	fit	core0	taken	tbiq_bac_read_uniq	4.875	p0.c0.tbiq_bac_reads_unique	created from cdr0a		10190	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_5_uop_decompression	0.9165	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[5]	created from cdr0a		10122	
bptbiqm	bptbiqm	bpu	fit	core0	taken	idle	1.17				10192	
msidrpt	msidrpt	dsb	fit	core0		idle	5.59				8252	
dsbimmexpd	dsbimmexpd	dsb	fit	core0		dsb_array_5_uop_decompression	0.9165	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[5]	created from cdr0a		10121	
dsbtagm	dsbtagm	dsbfe	fit	core0		dsb_tag_lookup_even	5.6615	p0.c0.t0.EVEN.dsb_tag_lookups+p0.c0.t1.EVEN.dsb_tag_lookups	created from cdr0a		10193	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_5_uop_decompression	2.30134359	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[5]	created from cdr0a		11592	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_0ways_even	5.8825	(p0.c0.t0.EVEN.dsb_tag_lookups*p0.c0.t0.EVEN.dsb_matches_per_lookup_[0])/p0.c0.CORE.cycle_cnt+(p0.c0.t1.EVEN.dsb_tag_lookups*p0.c0.t1.EVEN.dsb_matches_per_lookup_[0])/p0.c0.CORE.cycle_cnt	created from cdr0a		10195	
dsbtagm	dsbtagm	dsbfe	fit	core0		dsb_tag_lookup_odd	5.6615	p0.c0.t0.ODD.dsb_tag_lookups+p0.c0.t1.ODD.dsb_tag_lookups	created from cdr0a		10194	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_1ways_even	7.93	p0.c0.t0.EVEN.dsb_matches_per_lookup_[1]+p0.c0.t1.EVEN.dsb_matches_per_lookup_[1]	created from cdr0a		10197	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_0ways_odd	5.8825	(p0.c0.t0.ODD.dsb_tag_lookups*p0.c0.t0.ODD.dsb_matches_per_lookup_[0])/p0.c0.CORE.cycle_cnt+(p0.c0.t1.ODD.dsb_tag_lookups*p0.c0.t1.ODD.dsb_matches_per_lookup_[0])/p0.c0.CORE.cycle_cnt	created from cdr0a		10196	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_2ways_odd	8.5475	p0.c0.t0.ODD.dsb_matches_per_lookup_[2]+p0.c0.t1.ODD.dsb_matches_per_lookup_[2]	created from cdr0a		10200	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_2ways_even	8.5475	p0.c0.t0.EVEN.dsb_matches_per_lookup_[2]+p0.c0.t1.EVEN.dsb_matches_per_lookup_[2]	created from cdr0a		10199	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_1ways_odd	7.93	p0.c0.t0.ODD.dsb_matches_per_lookup_[1]+p0.c0.t1.ODD.dsb_matches_per_lookup_[1]	created from cdr0a		10198	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_3ways_even	8.5995	p0.c0.t0.EVEN.dsb_matches_per_lookup_[3]+p0.c0.t1.EVEN.dsb_matches_per_lookup_[3]	created from cdr0a		10201	
dsbsortd	dsbsortd	dsbfe	fit	core0		dsb_tag_hit_in_3ways_odd	8.5995	p0.c0.t0.ODD.dsb_matches_per_lookup_[3]+p0.c0.t1.ODD.dsb_matches_per_lookup_[3]	created from cdr0a		10202	
test4	test4	test	test	core0	test	temp	0.65				16990	
test	test	test	test	core0	test	idle222	21.45				16991	
test	test	test	test	core0	test	idle2	21.45				16992	
ractlc	ractlc	rat	ooo	core0	tabor	seg_rename	0.337038819	p0.c0.seg_rename	created from cdr0a	from excel for cdr0b	1743	
ractlc	ractlc	rat	ooo	core0	tabor	idle	2.2				1741	
ractlc	ractlc	rat	ooo	core0	tabor	seg_read	0.399418932	p0.c0.seg_read	created from cdr0a	from excel for cdr0b	1742	
rachkptd	rachkptd	rat	ooo	core0	tabor	retire_uop	0.270173146	p0.c0.retire	created from cdr0a	from excel for cdr0b	1740	
rachkptd	rachkptd	rat	ooo	core0	tabor	allocate_uop	0.270173146	4*p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1739	
rachkptd	rachkptd	rat	ooo	core0	tabor	idle	2				1737	
rachkptd	rachkptd	rat	ooo	core0	tabor	uop_is_jump	0.270173146	p0.c0.alloc_branch	created from cdr0a	from excel for cdr0b	1738	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_2	2.17984	p0.c0.dsb_uop_index_delivered_[2]	created from cdr0a		1586	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_1	2.3842	p0.c0.dsb_uop_index_delivered_[1]	created from cdr0a		1585	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_read_from_port_0	1.43052	p0.c0.dsb_uop_index_delivered_[0]	created from cdr0a		1584	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_4_uop_decompression	0.599946054	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[4]	created from cdr0a		1583	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_3_uop_decompression	3.406	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[3]	created from cdr0a		1582	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_2_uop_decompression	3.255382252	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[2]	created from cdr0a		1581	
dsbimmdatad	dsbimmdatad	dsb	fit	core0		dsb_array_1_uop_decompression	3.389617445	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[1]	created from cdr0a		1580	
dsbfilld	dsbfilld	dsb	fit	core0		mux7to4ms	0	p0.c0.msbusy_this_cycle	created from cdr0a		1579	
dsbfilld	dsbfilld	dsb	fit	core0		mux7to4id	0	p0.c0.inst_steer_0	created from cdr0a		1578	
dsbfilld	dsbfilld	dsb	fit	core0		idle	2.6119665				1577	
dsbfilld	dsbfilld	dsb	fit	core0		fb_wr	0	p0.c0.num_idq_alloc_ifu_uops_per_cycle_[1]+p0.c0.num_idq_alloc_ifu_uops_per_cycle_[2]+p0.c0.num_idq_alloc_ifu_uops_per_cycle_[3]+p0.c0.num_idq_alloc_ifu_uops_per_cycle_[4]	created from cdr0a		1576	
dsbfilld	dsbfilld	dsb	fit	core0		fb_rd	0	p0.c0.dsb_uop_fill	created from cdr0a		1575	
dsbdata45d	dsbdata45d	dsb	fit	core0		idle	0.59527				1574	
dsbdata45d	dsbdata45d	dsb	fit	core0		dsb_array_write	5.227318785	p0.c0.dsb_fill	created from cdr0a		1573	
dsbdata45d	dsbdata45d	dsb	fit	core0		dsb_array_read_from_port_5	1.079486908	p0.c0.dsb_uop_index_delivered_[5]	created from cdr0a		1572	
dsbdata45d	dsbdata45d	dsb	fit	core0		dsb_array_read_from_port_4	3.87600238	p0.c0.dsb_uop_index_delivered_[4]	created from cdr0a		1571	
dsbdata23d	dsbdata23d	dsb	fit	core0		idle	0.33306				1570	
dsbdata23d	dsbdata23d	dsb	fit	core0		dsb_array_write	1.80544	p0.c0.dsb_fill	created from cdr0a		1569	
dsbdata23d	dsbdata23d	dsb	fit	core0		dsb_array_read_from_port_3	4.73928	p0.c0.dsb_uop_index_delivered_[3]	created from cdr0a		1568	
dsbdata23d	dsbdata23d	dsb	fit	core0		dsb_array_read_from_port_2	0.930384	p0.c0.dsb_uop_index_delivered_[2]	created from cdr0a		1567	
dsbdata01d	dsbdata01d	dsb	fit	core0		merge_mux	13.832	p0.c0.idq_allocation_cycles	created from cdr0a		1566	
dsbdata01d	dsbdata01d	dsb	fit	core0		idle	1.3				1565	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_write	2.626801026	p0.c0.dsb_fill	created from cdr0a		1564	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_read_from_port_1	2.912	p0.c0.dsb_uop_index_delivered_[1]	created from cdr0a		1563	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_read_from_port_0	2.912	p0.c0.dsb_uop_index_delivered_[0]	created from cdr0a		1562	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_4_uop_decompression	4.732	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[4]	created from cdr0a		1561	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_3_uop_decompression	6.552	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[3]	created from cdr0a		1560	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_2_uop_decompression	7.522055028	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[2]	created from cdr0a		1559	
dsbdata01d	dsbdata01d	dsb	fit	core0		dsb_array_1_uop_decompression	3.120216837	p0.c0.num_idq_alloc_ufu_uops_per_cycle_[1]	created from cdr0a		1558	
dsbctls	dsbctls	dsbfe	fit	core0		idle	3.559465				465	
dsbctls	dsbctls	dsbfe	fit	core0		dsb_ctls	8.5605	p0.c0.dsb_fill + p0.c0.dsb_tag_lookups	created from cdr0a		464	
bptargettrgom	bptargettrgm	bpu	fit	core0	taken	target_write	3.88531	p0.c0.odd.pred_tac_update_write	created from cdr0a		460	
bptargettrgom	bptargettrgm	bpu	fit	core0	taken	target_read_hit_short	5.449275	p0.c0.odd.pred_tac_predict_read_hit_short	created from cdr0a		459	
bptargettrgom	bptargettrgm	bpu	fit	core0	taken	target_read_hit_long	5.7564	p0.c0.odd.pred_tac_predict_read_hit - p0.c0.odd.pred_tac_predict_read_hit_short	created from cdr0a		458	
bptargettrgom	bptargettrgm	bpu	fit	core0	taken	target_ineffective_lookup	4.485	p0.c0.odd.pred_tac_predict_read_miss	created from cdr0a		461	
bptargettrgom	bptargettrgm	bpu	fit	core0	taken	idle	1.050335				457	
bptargettrgem	bptargettrgm	bpu	fit	core0	taken	target_write	3.88531	p0.c0.even.pred_tac_update_write	created from cdr0a		455	
bptargettrgem	bptargettrgm	bpu	fit	core0	taken	target_read_hit_short	5.449275	p0.c0.even.pred_tac_predict_read_hit_short	created from cdr0a		454	
bptargettrgem	bptargettrgm	bpu	fit	core0	taken	target_read_hit_long	5.7564	p0.c0.even.pred_tac_predict_read_hit - p0.c0.even.pred_tac_predict_read_hit_short	created from cdr0a		453	
bptargettrgem	bptargettrgm	bpu	fit	core0	taken	target_ineffective_lookup	4.485	p0.c0.even.pred_tac_predict_read_miss	created from cdr0a		456	
bptargettrgem	bptargettrgm	bpu	fit	core0	taken	idle	1.099085				452	
bptargettagom	bptargettagm	bpu	fit	core0	taken	tag_write	3.77	p0.c0.odd.pred_tac_update_write	created from cdr0a		7512	
bptargettagom	bptargettagm	bpu	fit	core0	taken	tag_up_read	3.7895	p0.c0.odd.pred_tac_update_read	created from cdr0a		7511	
bptargettagom	bptargettagm	bpu	fit	core0	taken	tag_read	7.475	p0.c0.odd.pred_tac_predict_read	created from cdr0a		445	
bptargettagom	bptargettagm	bpu	fit	core0	taken	idle	2.197195				444	
bptargettagem	bptargettagm	bpu	fit	core0	taken	tag_write	3.77	p0.c0.even.pred_tac_update_write	created from cdr0a		7510	
bptargettagem	bptargettagm	bpu	fit	core0	taken	tag_up_read	3.7895	p0.c0.even.pred_tac_update_read	created from cdr0a		7509	
bptargettagem	bptargettagm	bpu	fit	core0	taken	tag_read	7.475	p0.c0.even.pred_tac_predict_read	created from cdr0a		437	
bptargettagem	bptargettagm	bpu	fit	core0	taken	idle	2.197195				436	
bpstewd	bpstewd	bpu	fit	core0	taken	stew_update	2.24445	p0.c0.pred_global_update_read	created from cdr0a		435	
bpstewd	bpstewd	bpu	fit	core0	taken	stew_bpclear	0.2431	p0.c0.bpu_lpclear122 + p0.c0.bpu_bpclear123 +p0.c0.bpu_bpclear124 + p0.c0.bpu_ifclear125	created from cdr0a		10187	
bpstewd	bpstewd	bpu	fit	core0	taken	idle	3.841175				431	
bpnlplocalm	bpnlplocalm	bpu	fit	core0	taken	nlp_local_write	2.4843	p0.c0.jws_lp_update_write	created from cdr0a		11589	
bpnlplocalm	bpnlplocalm	bpu	fit	core0	taken	nlp_local_read	2.925	(p0.c0.even.jws_lp_predict_read + p0.c0.odd.jws_lp_predict_read) /2	created from cdr0a		11588	
bpnlplocalm	bpnlplocalm	bpu	fit	core0	taken	idle	0.72553				11587	
bpnipd	bpnipd	bpu	fit	core0	taken	idle	2.124265				430	
bpnipd	bpnipd	bpu	fit	core0	taken	bpnip_nexttrg	10.4	p0.c0.bpu_lpclear122 + p0.c0.bpu_bpclear123 +p0.c0.bpu_bpclear124 + p0.c0.bpu_ifclear125	created from cdr0a		10186	
bpnipd	bpnipd	bpu	fit	core0	taken	bpnip_nextip	9.75	p0.c0.bpnipd_121	created from cdr0a		10185	
bpindirecttrg2m	bpindirecttrgm	bpu	fit	core0	taken	indirect_update_write	0.715	p0.c0.table3.pred_indirect_update_write	created from cdr0a		7508	
bpindirecttrg2m	bpindirecttrgm	bpu	fit	core0	taken	indirect_prediction	1.3	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7507	
bpindirecttrg2m	bpindirecttrgm	bpu	fit	core0	taken	indirect_alloc	0.715	p0.c0.table3.jws_predictor_indirect_allocate	created from cdr0a		7506	
bpindirecttrg2m	bpindirecttrgm	bpu	fit	core0	taken	idle	0.32188				7505	
bpindirecttrg1m	bpindirecttrgm	bpu	fit	core0	taken	indirect_update_write	0.715	p0.c0.table2.pred_indirect_update_write	created from cdr0a		7504	
bpindirecttrg1m	bpindirecttrgm	bpu	fit	core0	taken	indirect_prediction	1.3	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7503	
bpindirecttrg1m	bpindirecttrgm	bpu	fit	core0	taken	indirect_alloc	0.715	p0.c0.table2.jws_predictor_indirect_allocate	created from cdr0a		7502	
bpindirecttrg1m	bpindirecttrgm	bpu	fit	core0	taken	idle	0.32188				7501	
bpindirecttrg0m	bpindirecttrgm	bpu	fit	core0	taken	indirect_update_write	0.715	p0.c0.table1.pred_indirect_update_write	created from cdr0a		7500	
bpindirecttrg0m	bpindirecttrgm	bpu	fit	core0	taken	indirect_prediction	1.3	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7499	
bpindirecttrg0m	bpindirecttrgm	bpu	fit	core0	taken	indirect_alloc	0.715	p0.c0.table1.jws_predictor_indirect_allocate	created from cdr0a		7498	
bpindirecttrg0m	bpindirecttrgm	bpu	fit	core0	taken	idle	0.32188				7497	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_write	0.26	p0.c0.table3.pred_indirect_update_write	created from cdr0a		7496	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_read	0.26	p0.c0.pred_indirect_update_read	created from cdr0a		7495	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	indirect_prediction	0.26	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7494	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	indirect_alloc	0.26	p0.c0.table3.jws_predictor_indirect_allocate	created from cdr0a		7493	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	indirect_age	0.52	p0.c0.table3.jws_predictor_indirect_age + p0.c0.table2.jws_predictor_indirect_age+ p0.c0.table1.jws_predictor_indirect_age	created from cdr0a		7492	
bpindirecttag2m	bpindirecttagm	bpu	fit	core0	taken	idle	0.527865				7491	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_write	0.26	p0.c0.table2.pred_indirect_update_write	created from cdr0a		7490	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_read	0.26	p0.c0.pred_indirect_update_read	created from cdr0a		7489	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	indirect_prediction	0.26	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7488	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	indirect_alloc	0.26	p0.c0.table2.jws_predictor_indirect_allocate	created from cdr0a		7487	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	indirect_age	0.52	p0.c0.table2.jws_predictor_indirect_age + p0.c0.table1.jws_predictor_indirect_age	created from cdr0a		7486	
bpindirecttag1m	bpindirecttagm	bpu	fit	core0	taken	idle	0.527865				7485	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_write	0.26	p0.c0.table1.pred_indirect_update_write	created from cdr0a		7484	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	indirect_update_read	0.26	p0.c0.pred_indirect_update_read	created from cdr0a		7483	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	indirect_prediction	0.26	p0.c0.pred_indirect_predict_read_unique	created from cdr0a		7482	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	indirect_alloc	0.26	p0.c0.table1.jws_predictor_indirect_allocate	created from cdr0a		7481	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	indirect_age	0.52	p0.c0.table1.jws_predictor_indirect_age	created from cdr0a		7480	
bpindirecttag0m	bpindirecttagm	bpu	fit	core0	taken	idle	0.63258				7479	
bpindirectmuxd	bpindirectmuxd	bpu	fit	core0	taken	idle	0.37466				7907	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				417	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	global_update_rd	2.106	p0.c0.odd.pred_global_update_read	created from cdr0a		416	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.odd.table4.jws_predictor_global_age + p0.c0.odd.table3.jws_predictor_global_age + p0.c0.odd.table2.jws_predictor_global_age + p0.c0.odd.table1.jws_predictor_global_age	created from cdr0a		415	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	global_update	1.24605	p0.c0.odd.table4.pred_global_update_write	created from cdr0a		414	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	global_rd	5.6745	p0.c0.odd.pred_global_predict_read_unique	created from cdr0a		413	
bpglbo3m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.odd.table4.jws_predictor_global_allocate	created from cdr0a		412	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				411	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	global_update_rd	2.106	p0.c0.odd.pred_global_update_read	created from cdr0a		410	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.odd.table3.jws_predictor_global_age + p0.c0.odd.table2.jws_predictor_global_age + p0.c0.odd.table1.jws_predictor_global_age	created from cdr0a		409	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	global_update	1.24605	p0.c0.odd.table3.pred_global_update_write	created from cdr0a		408	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	global_rd	5.6745	p0.c0.odd.pred_global_predict_read_unique	created from cdr0a		407	
bpglbo2m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.odd.table3.jws_predictor_global_allocate	created from cdr0a		406	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				405	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	global_update_rd	2.106	p0.c0.odd.pred_global_update_read	created from cdr0a		404	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.odd.table2.jws_predictor_global_age + p0.c0.odd.table1.jws_predictor_global_age	created from cdr0a		403	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	global_update	1.24605	p0.c0.odd.table2.pred_global_update_write	created from cdr0a		402	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	global_rd	5.6745	p0.c0.odd.pred_global_predict_read_unique	created from cdr0a		401	
bpglbo1m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.odd.table2.jws_predictor_global_allocate	created from cdr0a		400	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				399	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	global_update_rd	2.106	p0.c0.even.pred_global_update_read	created from cdr0a		7904	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.odd.table1.jws_predictor_global_age	created from cdr0a		398	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	global_update	1.24605	p0.c0.odd.table1.pred_global_update_write	created from cdr0a		397	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	global_rd	5.6745	p0.c0.odd.pred_global_predict_read_unique	created from cdr0a		396	
bpglbo0m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.odd.table1.jws_predictor_global_allocate	created from cdr0a		395	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				394	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	global_update_rd	3.2409	p0.c0.even.pred_global_update_read	created from cdr0a		393	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.even.table4.jws_predictor_global_age + p0.c0.even.table3.jws_predictor_global_age + p0.c0.even.table2.jws_predictor_global_age + p0.c0.even.table1.jws_predictor_global_age	created from cdr0a		392	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	global_update	1.37475	p0.c0.even.table4.pred_global_update_write	created from cdr0a		391	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	global_rd	7.15455	p0.c0.even.pred_global_predict_read_unique	created from cdr0a		390	
bpglbe3m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.even.table4.jws_predictor_global_allocate	created from cdr0a		389	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				388	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	global_update_rd	3.2409	p0.c0.even.pred_global_update_read	created from cdr0a		387	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.even.table3.jws_predictor_global_age + p0.c0.even.table2.jws_predictor_global_age + p0.c0.even.table1.jws_predictor_global_age	created from cdr0a		386	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	global_update	1.37475	p0.c0.even.table3.pred_global_update_write	created from cdr0a		385	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	global_rd	7.15455	p0.c0.even.pred_global_predict_read_unique	created from cdr0a		384	
bpglbe2m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.even.table3.jws_predictor_global_allocate	created from cdr0a		383	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				382	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	global_update_rd	3.2409	p0.c0.even.pred_global_update_read	created from cdr0a		381	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.even.table2.jws_predictor_global_age + p0.c0.even.table1.jws_predictor_global_age	created from cdr0a		380	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	global_update	1.37475	p0.c0.even.table2.pred_global_update_write	created from cdr0a		379	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	global_rd	7.15455	p0.c0.even.pred_global_predict_read_unique	created from cdr0a		378	
bpglbe1m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.even.table2.jws_predictor_global_allocate	created from cdr0a		377	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	idle	0.627705				376	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	global_update_rd	3.2409	p0.c0.even.pred_global_update_read	created from cdr0a		375	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	global_update_age	1.1732734	p0.c0.even.table1.jws_predictor_global_age	created from cdr0a		374	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	global_update	1.37475	p0.c0.even.table1.pred_global_update_write	created from cdr0a		373	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	global_rd	7.15455	p0.c0.even.pred_global_predict_read_unique	created from cdr0a		372	
bpglbe0m	bpglobalm	bpu	fit	core0	taken	global_allocate	1.01205	p0.c0.even.table1.jws_predictor_global_allocate	created from cdr0a		371	
bpcontrols	bpcontrols	bpu	fit	core0	taken	idle	1.962285				367	
bpbitarym	bpbitarym	bpu	fit	core0	taken	idle	6.64911				363	
bpbitarym	bpbitarym	bpu	fit	core0	taken	bit_write	1.02375	p0.c0.alloc_bob	created from cdr0a		362	
bpbitarym	bpbitarym	bpu	fit	core0	taken	bit_read	2.8704	p0.c0.read_bob	created from cdr0a		361	
bpbitarym	bpbitarym	bpu	fit	core0	taken	bac_shdwq_wr	2.43685	p0.c0.bac_event	created from cdr0a		359	
bpbitarym	bpbitarym	bpu	fit	core0	taken	bac_shdwq_rd	1.58925	p0.c0.branches_read_from_the_idq_[1]	created from cdr0a		358	
bpbitarym	bpbitarym	bpu	fit	core0	taken	bac_shdwq_2_rd	1.59575	p0.c0.branches_read_from_the_idq_[2]	created from cdr0a		357	
bpbimodalom	bpbimodalm	bpu	fit	core0	taken	idle	1.48005				356	
bpbimodalom	bpbimodalm	bpu	fit	core0	taken	bimodal_update_rd	2.21	p0.c0.odd.pred_bimodal_update_read	created from cdr0a		355	
bpbimodalom	bpbimodalm	bpu	fit	core0	taken	bimodal_update	2.6	p0.c0.odd.pred_bimodal_update_write	created from cdr0a		354	
bpbimodalom	bpbimodalm	bpu	fit	core0	taken	bimodal_rd	8.645	p0.c0.odd.pred_bimodal_predict_read	created from cdr0a		353	
bpbimodalem	bpbimodalm	bpu	fit	core0	taken	idle	1.48005				352	
bpbimodalem	bpbimodalm	bpu	fit	core0	taken	bimodal_update_rd	4.914	p0.c0.even.pred_bimodal_update_read	created from cdr0a		351	
bpbimodalem	bpbimodalm	bpu	fit	core0	taken	bimodal_update	3.328	p0.c0.even.pred_bimodal_update_write	created from cdr0a		350	
bpbimodalem	bpbimodalm	bpu	fit	core0	taken	bimodal_rd_even	8.57402	p0.c0.even.pred_bimodal_predict_read	created from cdr0a		349	
barsbd	barsbd	bac	fit	core0		rsb_wr	3.296363961	p0.c0.bpu_rsb_call + p0.c0.retire_rsb_call	created from cdr0a		348	
barsbd	barsbd	bac	fit	core0		rsb_rd	3.297295747	p0.c0.bpu_rsb_return + p0.c0.bpu_rsb_call + p0.c0.bac_rsb_call + p0.c0.bac_rsb_return + p0.c0.retire_rsb_call	created from cdr0a		347	
barsbd	barsbd	bac	fit	core0		rsb_ctl	3.342269886	p0.c0.bpu_rsb_call + p0.c0.bpu_rsb_return + p0.c0.bac_rsb_call + p0.c0.bac_rsb_return + p0.c0.retire_rsb_call + p0.c0.retire_rsb_return	created from cdr0a		346	
barsbd	barsbd	bac	fit	core0		mite_awake	0.214315426	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT	created from cdr0a		345	
barsbd	barsbd	bac	fit	core0		idle	2.44478				344	
bacons	bacons	bac	fit	core0		mite_awake	0.018053121	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT	created from cdr0a		343	
bacons	bacons	bac	fit	core0		idle	2.29463				342	
bacons	bacons	bac	fit	core0		bac_control	3.358249543	p0.c0.bac_macro_branch - p0.c0.bac_macro_branch_ufu	created from cdr0a		341	
baaddpvd	baaddpvd	bac	fit	core0		mite_awake	2.275	(p0.c0.CORE.cycle_cnt) - p0.c0.dsbq_entries_when_bpq_is_empty_COUNT	created from cdr0a		340	
baaddpvd	baaddpvd	bac	fit	core0		idle	1.861665				339	
baaddpvd	baaddpvd	bac	fit	core0		bac_baclear	7.883943932	p0.c0.bac_baclear	created from cdr0a		338	
baaddpvd	baaddpvd	bac	fit	core0		bac_adr_logic	4.380275125	p0.c0.bac_macro_branch - p0.c0.bac_macro_branch_ufu	created from cdr0a		337	
bpindirectmuxd	bpindirectmuxd	bpu	fit	core0	taken	indirect_target_pred	0.975	p0.c0.pred_indirect_predict_read_target_change	created from cdr0a		10183	
bpindirectmuxd	bpindirectmuxd	bpu	fit	core0	taken	indirect_update	3.9	p0.c0.pred_indirect_update_read	created from cdr0a		10184	
bpcrpmontsts	bpcrpmontsts	bpu	fit	core0	taken	idle	0.88738				10182	
iqcmon1stvecs	iqcmon1stvecs	id	fit	core0	midi	dec0_inuse	3.0225	p0.c0.inst_steer_0	created from cdr0a		13352	
iqcmon1stvecs	iqcmon1stvecs	id	fit	core0	midi	idle	0.64623				13353	
iddec123	iddec123	id	fit	core0	midi	dec1_resteer	6.4155	p0.c0.inst_steer_0-p0.c0.inst_steer_1	created from cdr0a		13345	
iddec123	iddec123	id	fit	core0	midi	dec2_inuse	7.8	p0.c0.inst_steer_2	created from cdr0a		13346	
iddec123	iddec123	id	fit	core0	midi	dec2_resteer	6.2465	p0.c0.inst_steer_0-p0.c0.inst_steer_2	created from cdr0a		13347	
iddec123	iddec123	id	fit	core0	midi	dec3_inuse	9.1	p0.c0.inst_steer_3	created from cdr0a		13348	
iddec123	iddec123	id	fit	core0	midi	dec3_resteer	5.733	p0.c0.inst_steer_0-p0.c0.inst_steer_3	created from cdr0a		13349	
iddec123	iddec123	id	fit	core0	midi	idle	0.5395				13350	
iddec123	iddec123	id	fit	core0	midi	iq_active	2.405	p0.c0.iq_entries_per_cycle_[1]+p0.c0.iq_entries_per_cycle_[2]+p0.c0.iq_entries_per_cycle_[3]+p0.c0.iq_entries_per_cycle_[4]+p0.c0.iq_entries_per_cycle_[5]+p0.c0.iq_entries_per_cycle_[6]+p0.c0.iq_entries_per_cycle_[7]+p0.c0.iq_entries_per_cycle_[8]+p0.c0.iq_entries_per_cycle_[9]+p0.c0.iq_entries_per_cycle_[10]+p0.c0.iq_entries_per_cycle_[11]+p0.c0.iq_entries_per_cycle_[12]+p0.c0.iq_entries_per_cycle_[13]+p0.c0.iq_entries_per_cycle_[14]+p0.c0.iq_entries_per_cycle_[15]+p0.c0.iq_entries_per_cycle_[16]+p0.c0.iq_entries_per_cycle_[17]+p0.c0.iq_entries_per_cycle_[18]+p0.c0.iq_entries_per_cycle_[19]+p0.c0.iq_entries_per_cycle_[20]+p0.c0.iq_entries_per_cycle_[21]+p0.c0.iq_entries_per_cycle_[22]+p0.c0.iq_entries_per_cycle_[23]+p0.c0.iq_entries_per_cycle_[24]+p0.c0.iq_entries_per_cycle_[25]	created from cdr0a		13351	
iddec123	iddec123	id	fit	core0	midi	dec1_inuse	6.5	p0.c0.inst_steer_1	created from cdr0a		13344	
iqdecpatchs	iqdecpatchs	iq	fit	core0	iq	idle	0.533				13354	
iqdecpatchs	iqdecpatchs	iq	fit	core0	iq	iq_write	5.81015163	p0.c0.iq_write_this_cycle	created from cdr0a		13355	
iqdecpatchs	iqdecpatchs	iq	fit	core0	iq	iq_read	0.194545	p0.c0.iq_read_this_cycle	created from cdr0a		13356	
msuromptrhi0	msuromptrhi0	ms	fit	core0		idle	0.026				13357	
msuromptrhi0	msuromptrhi0	ms	fit	core0		ms_read	16.6075	p0.c0.msbusy_this_cycle/4	created from cdr0a		13358	
msuromptrhi1	msuromptrhi1	ms	fit	core0		idle	0.026				13359	
msuromptrhi1	msuromptrhi1	ms	fit	core0		ms_read	16.6075	p0.c0.msbusy_this_cycle/4	created from cdr0a		13360	
msuromptrhi2	msuromptrhi2	ms	fit	core0		idle	0.026				13361	
msuromptrhi2	msuromptrhi2	ms	fit	core0		ms_read	16.6075				13362	
msuromptrhi3	msuromptrhi3	ms	fit	core0		idle	0.026				13363	
msuromptrhi3	msuromptrhi3	ms	fit	core0		ms_read	16.6075				13364	
msuromptrlo0	msuromptrlo0	ms	fit	core0		idle	0.026				13365	
msuromptrlo0	msuromptrlo0	ms	fit	core0		ms_read	16.6075	p0.c0.msbusy_this_cycle/4	created from cdr0a		13366	
msuromptrlo1	msuromptrlo1	ms	fit	core0		idle	0.026				13367	
msuromptrlo1	msuromptrlo1	ms	fit	core0		ms_read	16.6075	p0.c0.msbusy_this_cycle/4	created from cdr0a		13368	
msuromptrlo2	msuromptrlo2	ms	fit	core0		idle	0.026				13369	
msuromptrlo2	msuromptrlo2	ms	fit	core0		ms_read	16.6075				13370	
msuromptrlo3	msuromptrlo3	ms	fit	core0		idle	0.026				13371	
msuromptrlo3	msuromptrlo3	ms	fit	core0		ms_read	16.6075				13372	
test	test	test	test	core0	test	idle22	144.3				15708	
mltagctls1	mltagctls	mlc	mlc	core0		tag_read_fill	0.93	p0.c0.l2_fill			16883	
mltagctls1	mltagctls	mlc	mlc	core0		tag_write	0.72	p0.c0.l2_fill			16882	
mltagctls1	mltagctls	mlc	mlc	core0		tag_lookup	2.68	p0.c0.l2_hit + p0.c0.l2_miss			16881	
mltagctls1	mltagctls	mlc	mlc	core0		idle	1.25				16880	
mltagctls1	mltagctls	mlc	mlc	core0		mlc_evictions	22.08	p0.c0.l2_evict			16878	
mltagctls1	mltagctls	mlc	mlc	core0		snoop_event	1.95	p0.c0.snoop_probe_l2			16879	
mltagctls1	mltagctls	mlc	mlc	core0		data_write	30	p0.c0.l2_fill			16877	
mltagctls1	mltagctls	mlc	mlc	core0		data_read	21.2	p0.c0.l2_hit			16876	
mltagctls0	mltagctls	mlc	mlc	core0		tag_read_fill	0.93	p0.c0.l2_fill			16875	
mltagctls0	mltagctls	mlc	mlc	core0		tag_write	0.72	p0.c0.l2_fill			16874	
dcibbank00d	dcibbankd	dcu	meu	core0		fb_wb	6.61921	p0.c0.load_fb_wb	created from cdr0a		916	
dccstated	dccstated	dcu	meu	core0		snoop_probe	3.6	p0.c0.snoop_probe_dcu	created from cdr0a		875	
dccstated	dccstated	dcu	meu	core0		prefetch_dispatch	7	p0.c0.snoop_confirm_dcu	created from cdr0a		873	
dccstated	dccstated	dcu	meu	core0		snoop_confirm	4.9	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		874	
dccstated	dccstated	dcu	meu	core0		line_replace	9.4	p0.c0.dcu_fill	created from cdr0a		872	
dccstated	dccstated	dcu	meu	core0		all_loads	5.8	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		868	
dccstated	dccstated	dcu	meu	core0		all_stores	5.7	p0.c0.store_dcu_lookups	created from cdr0a		871	
dccstated	dccstated	dcu	meu	core0		idle	1.9	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		867	
dcbdatan	dcbdatan	dcu	meu	core0		snoop_confirm	7.62866	p0.c0.snoop_confirm_dcu	created from cdr0a		860	
dcbdatan	dcbdatan	dcu	meu	core0		prefetch_dispatch	15.74898	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		859	
dcbdatan	dcbdatan	dcu	meu	core0		line_replace	33.73422	p0.c0.dcu_fill	created from cdr0a		858	
dcbdatan	dcbdatan	dcu	meu	core0		idle	3.391388				854	
dcbdatan	dcbdatan	dcu	meu	core0		fb_store_hit	10.80066	p0.c0.fb_hit_stores	created from cdr0a		857	
dcbdatan	dcbdatan	dcu	meu	core0		all_stores	5.36068	p0.c0.store_dcu_lookups	created from cdr0a		856	
dcbdatan	dcbdatan	dcu	meu	core0		all_loads	14.44846	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		855	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		all_loads	6.032	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		16472	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		all_stores	3.7245	p0.c0.store_dcu_lookups	created from cdr0a		16473	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		idle	2.86				16474	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		line_replace	20.267	p0.c0.dcu_fill	created from cdr0a		16475	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		prefetch_dispatch	13.767	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		16476	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		snoop_confirm	7.696	p0.c0.snoop_confirm_dcu	created from cdr0a		16477	
dcl1tagsd	dcl1tagsd	dcu	meu	core0		snoop_probe	8.1055	p0.c0.snoop_probe_dcu	created from cdr0a		16478	
dclrud	dclrud	dcu	meu	core0		line_replace	2.162485	p0.c0.dcu_fill	created from cdr0a		1147	
dclrud	dclrud	dcu	meu	core0		all_stores	0.006695	p0.c0.store_dcu_lookups	created from cdr0a		1146	
dclrud	dclrud	dcu	meu	core0		idle	0.590525				1144	
dclrud	dclrud	dcu	meu	core0		all_loads	0.676195	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		1145	
mossbaryd	mossbaryd	meu	meu	core0	meu	all_stores	0.77	p0.c0.store_dcu_lookups	created from cdr0a		16705	
mossbaryd	mossbaryd	meu	meu	core0	meu	wrsb_1st	0.77	p0.c0.sta_write_sb	created from cdr0a		16703	
mossbaryd	mossbaryd	meu	meu	core0	meu	all_loads	2.4	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		16704	
mossbaryd	mossbaryd	meu	meu	core0	meu	store_retire	0.77	p0.c0.num_stores	created from cdr0a		16702	
mossbaryd	mossbaryd	meu	meu	core0	meu	store_at_retirement	1.65	p0.c0.sb_senior_ptr_update	created from cdr0a		16701	
mossbaryd	mossbaryd	meu	meu	core0	meu	st_dispatch_senior	0.75	p0.c0.st_dispatch	created from cdr0a		16700	
mossbaryd	mossbaryd	meu	meu	core0	meu	sb_smccams	3.21	p0.c0.snoop_probe_sb	created from cdr0a		16698	
mossbaryd	mossbaryd	meu	meu	core0	meu	sta_st_dispatch	0.75	p0.c0.sta_dispatch	created from cdr0a		16699	
mossbaryd	mossbaryd	meu	meu	core0	meu	sb_dealloc	0.77	p0.c0.sb_dealloc	created from cdr0a		16697	
dcregs	dcregs	dcu	meu	core0		idle	2.184				1162	
dcregs	dcregs	dcu	meu	core0		creg_access	3.1785	p0.c0.creg.execution_count	created from cdr0a		1161	
dcrotated	dcrotated	dcu	meu	core0		line_split_wb	20.37677525	p0.c0.sr_write_hi + p0.c0.sr_write_lo	created from cdr0a		1170	
dcrotated	dcrotated	dcu	meu	core0		bypass	21.0034045	p0.c0.mrq_fb_bypass	created from cdr0a		1168	
dcrotated	dcrotated	dcu	meu	core0		fb_load_hit	24.823578	p0.c0.fb_hit_lds	created from cdr0a		1169	
dcrotated	dcrotated	dcu	meu	core0		all_stores	8.50856825	p0.c0.store_dcu_lookups	created from cdr0a		1167	
dcrotated	dcrotated	dcu	meu	core0		ld_hit_accessed_half_bank	5.0885315	p0.c0.banks_accessed_by_ld_array_hits	created from cdr0a		1165	
dcrotated	dcrotated	dcu	meu	core0		all_loads	1.4948505	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		1166	
dcrotated	dcrotated	dcu	meu	core0		idle	3.29238				1164	
dcrotated	dcrotated	dcu	meu	core0		fb_wb	21.31294425	p0.c0.load_fb_wb	created from cdr0a		1163	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		snoop_confirm	0.312	p0.c0.snoop_confirm_dcu	created from cdr0a		1177	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		snoop_probe	0.3315	p0.c0.snoop_probe_dcu	created from cdr0a		1178	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		prefetch_dispatch	2.041	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		1176	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		all_stores	1.547	p0.c0.store_dcu_lookups	created from cdr0a		1174	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		line_replace	3.5945	p0.c0.dcu_fill	created from cdr0a		1175	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		all_loads	1.807	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		1173	
dcsetmuxd	dcsetmuxd	dcu	meu	core0		idle	0.7085				1172	
dcsyn2s	dcsyn2s	dcu	meu	core0		wbb_eviction	1.274	p0.c0.mrq_dcu_evict	created from cdr0a		1191	
dcsyn2s	dcsyn2s	dcu	meu	core0		snoop_probe	1.4	p0.c0.snoop_probe_dcu	created from cdr0a		1190	
dcsyn2s	dcsyn2s	dcu	meu	core0		prefetch_dispatch	10.8	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		1188	
dcsyn2s	dcsyn2s	dcu	meu	core0		snoop_confirm	1.6	p0.c0.snoop_confirm_dcu	created from cdr0a		1189	
dcsyn2s	dcsyn2s	dcu	meu	core0		line_replace	6.3	p0.c0.dcu_fill	created from cdr0a		1187	
dcsyn2s	dcsyn2s	dcu	meu	core0		dcu_fb_store_lookup	5.2	p0.c0.dcu_fb_store_lookup	created from cdr0a		1185	
dcsyn2s	dcsyn2s	dcu	meu	core0		fb_allocation	4.342	p0.c0.fbs_allocated	created from cdr0a		1186	
dcsyn2s	dcsyn2s	dcu	meu	core0		dcu_fb_load_lookup	0	p0.c0.dcu_fb_load_lookup	created from cdr0a		1184	
dcsyn2s	dcsyn2s	dcu	meu	core0		all_stores	6.9	p0.c0.store_dcu_lookups	created from cdr0a		1182	
dcsyn2s	dcsyn2s	dcu	meu	core0		bypass	0.676	p0.c0.mrq_fb_bypass	created from cdr0a		1183	
dcsyn2s	dcsyn2s	dcu	meu	core0		all_loads	12.8	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		1181	
dcsyn2s	dcsyn2s	dcu	meu	core0		idle	5.3				1180	
dcsyn2s	dcsyn2s	dcu	meu	core0		fb_wb	0.611	p0.c0.load_fb_wb	created from cdr0a		1179	
dcsyn3s	dcsyn3s	dcu	meu	core0		all_loads	7.126089984	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		16479	
dcsyn3s	dcsyn3s	dcu	meu	core0		all_stores	3.177491616	p0.c0.store_dcu_lookups	created from cdr0a		16480	
dcsyn3s	dcsyn3s	dcu	meu	core0		bypass	0.38638431	p0.c0.mrq_fb_bypass	created from cdr0a		16481	
dcsyn3s	dcsyn3s	dcu	meu	core0		dcu_fb_load_lookup	0	p0.c0.dcu_fb_load_lookup	created from cdr0a		16482	
dcsyn3s	dcsyn3s	dcu	meu	core0		dcu_fb_store_lookup	2.345726682	p0.c0.dcu_fb_store_lookup	created from cdr0a		16483	
dcsyn3s	dcsyn3s	dcu	meu	core0		fb_allocation	3.58132554	p0.c0.fbs_allocated	created from cdr0a		16484	
dcsyn3s	dcsyn3s	dcu	meu	core0		fb_wb	0.882867375	p0.c0.load_fb_wb	created from cdr0a		16485	
dcsyn3s	dcsyn3s	dcu	meu	core0		idle	4.957956				16486	
dcsyn3s	dcsyn3s	dcu	meu	core0		line_replace	0	p0.c0.dcu_fill	created from cdr0a		16487	
dcsyn3s	dcsyn3s	dcu	meu	core0		prefetch_dispatch	7.062939	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		16488	
dcsyn3s	dcsyn3s	dcu	meu	core0		snoop_confirm	0	p0.c0.snoop_confirm_dcu	created from cdr0a		16489	
dcsyn3s	dcsyn3s	dcu	meu	core0		snoop_probe	0.02908269	p0.c0.snoop_probe_dcu	created from cdr0a		16490	
dcsyn3s	dcsyn3s	dcu	meu	core0		wbb_eviction	2.17704708	p0.c0.mrq_dcu_evict	created from cdr0a		16491	
dcsyns	dcsyns	dcu	meu	core0		all_loads	10.68913498	p0.c0.ld_dcu_lookups+p0.c0.dtlb_miss	created from cdr0a		1194	
dcsyns	dcsyns	dcu	meu	core0		all_stores	4.766237424	p0.c0.store_dcu_lookups	created from cdr0a		1195	
dcsyns	dcsyns	dcu	meu	core0		bypass	0.90156339	p0.c0.mrq_fb_bypass	created from cdr0a		1196	
dcsyns	dcsyns	dcu	meu	core0		dcu_fb_load_lookup	0	p0.c0.dcu_fb_load_lookup	created from cdr0a		1197	
dcsyns	dcsyns	dcu	meu	core0		dcu_fb_store_lookup	5.473362258	p0.c0.dcu_fb_store_lookup	created from cdr0a		1198	
dcsyns	dcsyns	dcu	meu	core0		fb_allocation	3.58132554	p0.c0.fbs_allocated	created from cdr0a		1199	
dcsyns	dcsyns	dcu	meu	core0		fb_wb	0.155800125	p0.c0.load_fb_wb	created from cdr0a		1192	
dcsyns	dcsyns	dcu	meu	core0		idle	7.436934				1193	
dcsyns	dcsyns	dcu	meu	core0		line_replace	5.14348146	p0.c0.dcu_fill	created from cdr0a		1200	
dcsyns	dcsyns	dcu	meu	core0		prefetch_dispatch	7.062939	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		1201	
dcsyns	dcsyns	dcu	meu	core0		snoop_confirm	0	p0.c0.snoop_confirm_dcu	created from cdr0a		1202	
dcsyns	dcsyns	dcu	meu	core0		snoop_probe	0.26174421	p0.c0.snoop_probe_dcu	created from cdr0a		1203	
dcsyns	dcsyns	dcu	meu	core0		wbb_eviction	0	p0.c0.mrq_dcu_evict	created from cdr0a		1204	
dtctls	dtctls	dtlb	meu	core0	dstar	idle	3.1785				1207	
dtctls	dtctls	dtlb	meu	core0	dstar	dtlb_wr	3.1785	p0.c0.dtlb_fill	created from cdr0a		1206	
dtctls	dtctls	dtlb	meu	core0	dstar	dtlb_rd	7.605	p0.c0.dtlb_hit+p0.c0.dtlb_miss-p0.c0.dtlb_fill	created from cdr0a		1205	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	dtlb_wr	3.588	p0.c0.dtlb_fill	created from cdr0a		1209	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	idle	2.4635				1210	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	dtlb_rd	3.4645	p0.c0.dtlb_hit+p0.c0.dtlb_miss-p0.c0.dtlb_fill	created from cdr0a		1208	
dtiobrkc	dtiobrkc	dtlb	meu	core0	dstar	idle	1.4495				1212	
dtiobrkc	dtiobrkc	dtlb	meu	core0	dstar	dtlb_rd	1.8395	p0.c0.dtlb_hit+p0.c0.dtlb_miss-p0.c0.dtlb_fill	created from cdr0a		1211	
dtmuxd	dtmuxd	dtlb	meu	core0	dstar	idle	0.91				1215	
dtmuxd	dtmuxd	dtlb	meu	core0	dstar	dtlb_wr	5.018	p0.c0.dtlb_fill	created from cdr0a		1214	
dtmuxd	dtmuxd	dtlb	meu	core0	dstar	dtlb_rd	4.212	p0.c0.dtlb_hit+p0.c0.dtlb_miss-p0.c0.dtlb_fill	created from cdr0a		1213	
dttagaryd	dttagaryd	dtlb	meu	core0	dstar	idle	1.105				1218	
dttagaryd	dttagaryd	dtlb	meu	core0	dstar	dtlb_wr	10.9005	p0.c0.dtlb_fill	created from cdr0a		1217	
dttagaryd	dttagaryd	dtlb	meu	core0	dstar	dtlb_rd	4.42	p0.c0.dtlb_hit+p0.c0.dtlb_miss-p0.c0.dtlb_fill	created from cdr0a		1216	
molbid	molbid	mob	meu	core0	mob	wrlb_rsdisp_suc	3.0576	p0.c0.ld_write_lb_successive	created from cdr0a		2037	
molbid	molbid	mob	meu	core0	mob	wrlb_rsdisp_1st	1.8018	p0.c0.ld_write_lb	created from cdr0a		2036	
molbid	molbid	mob	meu	core0	mob	ld_wkup_sched_disp	1.1648	p0.c0.ld_dispatch_mob	created from cdr0a		2035	
molbid	molbid	mob	meu	core0	mob	idle	2.4115				2034	
molhistd	molhistd	mob	meu	core0	mob	wrlb_rsdisp_1st	0.572	p0.c0.ld_write_lb	created from cdr0a		1221	
molhistd	molhistd	mob	meu	core0	mob	idle	0.4615				1219	
molhistd	molhistd	mob	meu	core0	mob	mdupdate	0.7345	p0.c0.disambig_update_array	created from cdr0a		1220	
mollaryd	mollaryd	mob	meu	core0	mob	wrlb_rsdisp_suc	1.08459	p0.c0.ld_write_lb_successive	created from cdr0a		1227	
mollaryd	mollaryd	mob	meu	core0	mob	wrlb_rsdisp_1st	1.988415	p0.c0.ld_write_lb	created from cdr0a		1226	
mollaryd	mollaryd	mob	meu	core0	mob	ld_wkup_sched_disp	4.077255	p0.c0.ld_dispatch_mob	created from cdr0a		1225	
mollaryd	mollaryd	mob	meu	core0	mob	ld_wakeup_only	2.510625	p0.c0.ld_wakeup_cam	created from cdr0a		1224	
mollaryd	mollaryd	mob	meu	core0	mob	idle	0.502125				1223	
mollaryd	mollaryd	mob	meu	core0	mob	fp_ld_dipatch	0.58916	p0.c0.fp_load.gsr_execution_count_per_core	created from cdr0a		1222	
molraryd	molraryd	mob	meu	core0	mob	wrlb_rsdisp_suc	1.037725	p0.c0.ld_write_lb_successive	created from cdr0a		1234	
molraryd	molraryd	mob	meu	core0	mob	wrlb_rsdisp_1st	1.70053	p0.c0.ld_write_lb	created from cdr0a		1233	
molraryd	molraryd	mob	meu	core0	mob	sta_st_dispatch	3.93666	p0.c0.sta_dispatch	created from cdr0a		1232	
molraryd	molraryd	mob	meu	core0	mob	ld_wkup_sched_disp	3.929965	p0.c0.ld_dispatch_mob	created from cdr0a		1231	
molraryd	molraryd	mob	meu	core0	mob	ld_dealloc	1.75409	p0.c0.lb_dealloc	created from cdr0a		1230	
molraryd	molraryd	mob	meu	core0	mob	lb_extsnoopcams	4.75345	p0.c0.snoop_probe_lb	created from cdr0a		1229	
molraryd	molraryd	mob	meu	core0	mob	idle	2.336555				1228	
mols	mols	mob	meu	core0	mob	wrlb_rsdisp_suc	9.915295	p0.c0.ld_write_lb_successive	created from cdr0a		1240	
mols	mols	mob	meu	core0	mob	wrlb_rsdisp_1st	14.012635	p0.c0.ld_write_lb	created from cdr0a		1239	
mols	mols	mob	meu	core0	mob	ld_wkup_sched_disp	9.11859	p0.c0.ld_dispatch_mob	created from cdr0a		1237	
mols	mols	mob	meu	core0	mob	sta_st_dispatch	2.678	p0.c0.sta_dispatch	created from cdr0a		1238	
mols	mols	mob	meu	core0	mob	idle	15.06375				1235	
mols	mols	mob	meu	core0	mob	lb_extsnoopcams	1.586715	p0.c0.snoop_probe_lb	created from cdr0a		1236	
molscdecd	molscdecd	mob	meu	core0	mob	wrlb_rsdisp_suc	0.33696	p0.c0.ld_write_lb_successive	created from cdr0a		1248	
molscdecd	molscdecd	mob	meu	core0	mob	wrlb_rsdisp_1st	0.96174	p0.c0.ld_write_lb	created from cdr0a		1247	
molscdecd	molscdecd	mob	meu	core0	mob	ld_wkup_sched_disp	2.05686	p0.c0.ld_dispatch_mob	created from cdr0a		1245	
molscdecd	molscdecd	mob	meu	core0	mob	ld_dealloc	2.1	p0.c0.lb_dealloc	created from cdr0a		1243	
molscdecd	molscdecd	mob	meu	core0	mob	ld_wakeup_only	2.85714	p0.c0.ld_wakeup_cam	created from cdr0a		1244	
molscdecd	molscdecd	mob	meu	core0	mob	lb_nuke_or_jc	2.7729	p0.c0.lb_clear	created from cdr0a		1242	
molscdecd	molscdecd	mob	meu	core0	mob	idle	2.5				1241	
mosfnaryd	mosfnaryd	mob	meu	core0	mob	wrsb_1st	2.98935	p0.c0.sta_write_sb	created from cdr0a		16492	
mosfnaryd	mosfnaryd	mob	meu	core0	mob	sta_st_dispatch_mob	3.70305	p0.c0.sta_dispatch_mob	created from cdr0a		16493	
mosfnaryd	mosfnaryd	mob	meu	core0	mob	idle	0.2508675				16494	
moslaryd	moslaryd	mob	meu	core0	mob	loosenet_hit	1.8135	p0.c0.ld_loosenet_hit	created from cdr0a		1254	
moslaryd	moslaryd	mob	meu	core0	mob	wrsb_1st	1.9929	p0.c0.sta_write_sb	created from cdr0a		1252	
moslaryd	moslaryd	mob	meu	core0	mob	wrsb_suc	1.45275	p0.c0.sta_dispatch	created from cdr0a		1253	
moslaryd	moslaryd	mob	meu	core0	mob	sta_st_dispatch_mob	2.4687	p0.c0.sta_dispatch_mob	created from cdr0a		1251	
moslaryd	moslaryd	mob	meu	core0	mob	ldord_stfwd	4.08525	p0.c0.num_mob_ld_cam_sta	created from cdr0a		1250	
moslaryd	moslaryd	mob	meu	core0	mob	idle	0.7526025				1249	
mosld	mosld	mob	meu	core0	mob	wrsb_1st	2.041	p0.c0.sta_write_sb	created from cdr0a		1262	
mosld	mosld	mob	meu	core0	mob	wrlb_rsdisp_1st	8.3395	p0.c0.ld_write_lb	created from cdr0a		1261	
mosld	mosld	mob	meu	core0	mob	sta_sl_dispatch	0	p0.c0.sta_dispatch_bypass	created from cdr0a		1258	
mosld	mosld	mob	meu	core0	mob	ld_wkup_sched_disp	1.625	p0.c0.ld_dispatch_mob	created from cdr0a		1257	
mosld	mosld	mob	meu	core0	mob	ldord_stfwd	2.3985	p0.c0.num_mob_ld_cam_sta	created from cdr0a		1256	
mosld	mosld	mob	meu	core0	mob	idle	9.1585				1255	
moslnaryd	moslnaryd	mob	meu	core0	mob	wrsb_1st	4.134	p0.c0.sta_write_sb	created from cdr0a		1267	
moslnaryd	moslnaryd	mob	meu	core0	mob	sta_st_dispatch	6.474	p0.c0.sta_dispatch	created from cdr0a		1266	
moslnaryd	moslnaryd	mob	meu	core0	mob	ldord_stfwd	0.47775	p0.c0.num_mob_ld_cam_sta	created from cdr0a		1265	
moslnaryd	moslnaryd	mob	meu	core0	mob	idle	0.26325				1264	
moslnccd	moslnccd	mob	meu	core0	mob	loosenet_hit	2.733835	p0.c0.ld_loosenet_hit	created from cdr0a		1270	
moslnccd	moslnccd	mob	meu	core0	mob	ldord_stfwd	4.924465	p0.c0.num_mob_ld_cam_sta	created from cdr0a		1269	
moslnccd	moslnccd	mob	meu	core0	mob	idle	0.819				1268	
mosraryd	mosraryd	mob	meu	core0	mob	wrsb_suc	1.12606	p0.c0.sta_dispatch	created from cdr0a		1275	
mosraryd	mosraryd	mob	meu	core0	mob	wrsb_1st	1.07068	p0.c0.sta_write_sb	created from cdr0a		1274	
mosraryd	mosraryd	mob	meu	core0	mob	sta_st_dispatch_mob	2.55671	p0.c0.sta_dispatch_mob	created from cdr0a		1273	
mosraryd	mosraryd	mob	meu	core0	mob	sb_dealloc	1.06145	p0.c0.sb_dealloc	created from cdr0a		1272	
mosraryd	mosraryd	mob	meu	core0	mob	idle	0.1755				1271	
moss	moss	mob	meu	core0	mob	wrsb_suc	4.0701375	p0.c0.sta_dispatch	created from cdr0a		1282	
moss	moss	mob	meu	core0	mob	wrsb_1st	4.0835925	p0.c0.sta_write_sb	created from cdr0a		1281	
moss	moss	mob	meu	core0	mob	wrlb_rsdisp_1st	2.0787975	p0.c0.ld_write_lb	created from cdr0a		1280	
moss	moss	mob	meu	core0	mob	srstore_dispatch	4.0701375	p0.c0.senior_store	created from cdr0a		1279	
moss	moss	mob	meu	core0	mob	sta_st_dispatch	4.2315975	p0.c0.sta_dispatch	created from cdr0a		1278	
moss	moss	mob	meu	core0	mob	idle	7.709715				1276	
moss	moss	mob	meu	core0	mob	ldord_stfwd	0.3834675	p0.c0.num_mob_ld_cam_sta	created from cdr0a		1277	
mosscdecd	mosscdecd	mob	meu	core0	mob	wrsb_suc	0.096668	p0.c0.sta_dispatch	created from cdr0a		1289	
mosscdecd	mosscdecd	mob	meu	core0	mob	wrsb_1st	0.808496	p0.c0.sta_write_sb	created from cdr0a		1288	
mosscdecd	mosscdecd	mob	meu	core0	mob	sta_st_dispatch_mob	5.290376	p0.c0.sta_dispatch_mob	created from cdr0a		1286	
mosscdecd	mosscdecd	mob	meu	core0	mob	store_at_retirement	7.60162	p0.c0.sb_senior_ptr_update	created from cdr0a		1287	
mosscdecd	mosscdecd	mob	meu	core0	mob	sb_dealloc	0.509704	p0.c0.sb_dealloc	created from cdr0a		1284	
mosscdecd	mosscdecd	mob	meu	core0	mob	sb_nuke_or_jc	1.915784	p0.c0.sb_clear	created from cdr0a		1285	
mosscdecd	mosscdecd	mob	meu	core0	mob	idle	1.84548				1283	
pmdpregd	pmdpregd	pmh	meu	core0	pmh	stuffed_ld	13.09035	p0.c0.pmh_redispatch_arb+p0.c0.stlb_redispatch_arb	created from cdr0a		1291	
pmdpregd	pmdpregd	pmh	meu	core0	pmh	idle	1.17				1290	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	stuffed_ld	0	p0.c0.pmh_redispatch_arb+p0.c0.stlb_redispatch_arb	created from cdr0a		1297	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	stlb_wr	10.135125	p0.c0.stlb_fill	created from cdr0a		1296	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	stlb_rd	16.25715	p0.c0.stlb_hit+p0.c0.stlb_miss	created from cdr0a		1295	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	pdecache_wr	2.873325	p0.c0.pdecache_fill	created from cdr0a		1294	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	idle	4.953				1292	
pmhsyns	pmhsyns	pmh	meu	core0	pmh	pdecache_rd	3.514875	p0.c0.pdecache_hit+p0.c0.pdecache_miss	created from cdr0a		1293	
pmpdearyd	pmpdearyd	pmh	meu	core0	pmh	pdecache_wr	0.741	p0.c0.pdecache_fill	created from cdr0a		1300	
pmpdearyd	pmpdearyd	pmh	meu	core0	pmh	pdecache_rd	9.8995	p0.c0.pdecache_hit+p0.c0.pdecache_miss	created from cdr0a		1299	
pmpdearyd	pmpdearyd	pmh	meu	core0	pmh	idle	0.1365				1298	
pmrrasidd	pmrrasidd	pmh	meu	core0	pmh	stuffed_ld	7.2995	p0.c0.pmh_redispatch_arb+p0.c0.stlb_redispatch_arb	created from cdr0a		1302	
pmrrasidd	pmrrasidd	pmh	meu	core0	pmh	idle	0.7475				1301	
pmsnddatam	pmsnddatam	pmh	meu	core0	pmh	stlb_wr	6.526	p0.c0.stlb_fill	created from cdr0a		1306	
pmsnddatam	pmsnddatam	pmh	meu	core0	pmh	stlb_rd	10.3545	p0.c0.stlb_hit+p0.c0.stlb_miss	created from cdr0a		1305	
pmsnddatam	pmsnddatam	pmh	meu	core0	pmh	idle	0.117				1304	
pmsndlrum	pmsndlrum	pmh	meu	core0	pmh	stlb_wr	1.378	p0.c0.stlb_fill	created from cdr0a		1309	
pmsndlrum	pmsndlrum	pmh	meu	core0	pmh	stlb_rd	1.7875	p0.c0.stlb_hit+p0.c0.stlb_miss	created from cdr0a		1308	
pmsndlrum	pmsndlrum	pmh	meu	core0	pmh	idle	0.026				1307	
pmsndtagm	pmsndtagm	pmh	meu	core0	pmh	stlb_wr	22.438	p0.c0.stlb_fill	created from cdr0a		1312	
pmsndtagm	pmsndtagm	pmh	meu	core0	pmh	stlb_rd	20.9365	p0.c0.stlb_hit+p0.c0.stlb_miss	created from cdr0a		1311	
pmsndtagm	pmsndtagm	pmh	meu	core0	pmh	idle	0.7085				1310	
rabygend	rabygend	rat	ooo	core0	tabor	lsrc_ldst_bit_toggle	0.777191615	p0.c0.rat_lreg_bit_toggle/7	created from cdr0a	from excel for cdr0b	1736	
rabygend	rabygend	rat	ooo	core0	tabor	idle	0.63297				1735	
perfcntd	perfcntd	rob	ooo	core0		idle	1				16554	
rabygend	rabygend	rat	ooo	core0	tabor	allocate_uop	2.503657072	4*p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1734	
alrsd	alrsd	alloc	ooo	core0		idle	7.7				1733	
alroxd	alroxd	alloc	ooo	core0		idle	5				1731	
alrsd	alrsd	alloc	ooo	core0		allocate_uop_in_rs	11.12051257	p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1732	
alroxd	alroxd	alloc	ooo	core0		alloc_rob	3.473710863	p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1730	
rssrpt0s				core0		idle	3				16550	
roretc				core0		idle	1				16549	
alroxd	alroxd	alloc	ooo	core0		alloc_ld_matrix	1.93693493	p0.c0.alloc_loads	created from cdr0a	from excel for cdr0b	1729	
alrmc	alrmc	alloc	ooo	core0		idle	1.772990472				1727	
alrmc	alrmc	alloc	ooo	core0		rat_id_alloc	2.460215341	p0.c0.allocate	created from cdr0a	from excel for cdr0b	1728	
alrmc	alrmc	alloc	ooo	core0		alloc_sta	0.445489273	p0.c0.sb_allocated	created from cdr0a	from excel for cdr0b	1726	
alrmc	alrmc	alloc	ooo	core0		alloc_load	0.726242376	p0.c0.lb_allocated	created from cdr0a	from excel for cdr0b	1725	
alrbfc	alrbfc	alloc	ooo	core0		idle	3.16095				1723	
alrmc	alrmc	alloc	ooo	core0		alloc_fcw	4.014730828	p0.c0.fldcw.gsr_execution_count_per_core	created from cdr0a	from excel for cdr0b	1724	
alldmtxd	alldmtxd	alloc	ooo	core0		idle	2.8				11603	
alrbfc	alrbfc	alloc	ooo	core0		alloc_bob	20.2313957	p0.c0.macro_branch.alloc_bob+p0.c0.micro_branch.alloc_bob	created from cdr0a	from excel for cdr0b	1722	
mltagctls0	mltagctls	mlc	mlc	core0		tag_lookup	2.68	p0.c0.l2_hit + p0.c0.l2_miss			16873	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	prefetch_dispatch	4.05	p0.c0.ld_dcu_lookups_prefetch	created from cdr0a		16692	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	ip_prefetch_born	3.6	p0.c0.ld_ipp_prefetch	created from cdr0a		16693	
dtdataryd	dtdataryd	dtlb	meu	core0	dstar	hwp_born	3.2	p0.c0.ld_stream_prefetch	created from cdr0a		16694	
aldaprc	aldaprc	alloc	ooo	core0		allocate_stall	0.502237533	p0.c0.alstall	created from cdr0a	from excel for cdr0b	1721	
aldaprc	aldaprc	alloc	ooo	core0		allocate_a_uop	10.39206976	p0.c0.cycles_uop_allocated	created from cdr0a	from excel for cdr0b	1720	
aldaprc	aldaprc	alloc	ooo	core0		idle	3.0482829				1719	
rsvec2prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	13.3705	(p0.c0.vector.port0.src1.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit320_351.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit352_383.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit320_351.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10269	
rsvec2prfhc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10268	
rsvec2prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.81	(p0.c0.vector.port0.bit256_287.execution_wb_bit_toggle+p0.c0.vector.port0.bit288_319.execution_wb_bit_toggle+p0.c0.vector.port2.bit256_287.execution_wb_bit_toggle+p0.c0.vector.port2.bit288_319.execution_wb_bit_toggle+p0.c0.vector.port5.bit256_287.execution_wb_bit_toggle+p0.c0.vector.port5.bit288_319.execution_wb_bit_toggle+p0.c0.vector.port3.bit256_287.execution_wb_bit_toggle+p0.c0.vector.port3.bit288_319.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10276	
rsvec2prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit256_287.execution_count_wb+p0.c0.vector.port2.bit256_287.execution_count_wb+p0.c0.vector.port5.bit256_287.execution_count_wb+p0.c0.vector.port3.bit256_287.execution_count_wb	created from cdr0a	from excel for cdr0b	10277	
rsvec2prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8795	p0.c0.vector.port0.src1.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit256_287.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10275	
rsvec2prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	13.3705	(p0.c0.vector.port0.src1.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit288_319.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit256_287.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit288_319.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10274	
rsvec2prflc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10273	
rsvec3dec	rsvecdec	rs	ooo	core0	midas	idle	2				16598	
rsvec3prfhc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10283	
rsvec3prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	13.3705	(p0.c0.vector.port0.src1.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit480_511.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit448_479.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit480_511.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10284	
rsvec3prfhc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8795	p0.c0.vector.port0.src1.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit448_479.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10285	
rsvec3prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.81	(p0.c0.vector.port0.bit448_479.execution_wb_bit_toggle+p0.c0.vector.port0.bit480_511.execution_wb_bit_toggle+p0.c0.vector.port2.bit448_479.execution_wb_bit_toggle+p0.c0.vector.port2.bit480_511.execution_wb_bit_toggle+p0.c0.vector.port5.bit448_479.execution_wb_bit_toggle+p0.c0.vector.port5.bit480_511.execution_wb_bit_toggle+p0.c0.vector.port3.bit448_479.execution_wb_bit_toggle+p0.c0.vector.port3.bit480_511.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10286	
rsvec3prfhc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit448_479.execution_count_wb+p0.c0.vector.port2.bit448_479.execution_count_wb+p0.c0.vector.port5.bit448_479.execution_count_wb+p0.c0.vector.port3.bit448_479.execution_count_wb	created from cdr0a	from excel for cdr0b	10287	
rsvec3prflc	rsvecprfc	rs	ooo	core0	midas	idle	2.275				10278	
rsvec3prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_toggle_avx3	13.3705	(p0.c0.vector.port0.src1.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src1.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src2.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src1.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src2.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port4.src2.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port0.src3.bit416_447.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit384_415.rs_count_per_port_src_ones_gsr_prf_read+p0.c0.vector.port5.src3.bit416_447.rs_count_per_port_src_ones_gsr_prf_read)/64	created from cdr0a	from excel for cdr0b	10279	
rsvec3prflc	rsvecprfc	rs	ooo	core0	midas	prf_source_read_utilization_avx3	2.8795	p0.c0.vector.port0.src1.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src2.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port0.src3.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src1.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src2.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port5.src3.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.vector.port4.src2.bit384_415.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a	from excel for cdr0b	10280	
rsvec3prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_toggle_avx3	4.81	(p0.c0.vector.port0.bit384_415.execution_wb_bit_toggle+p0.c0.vector.port0.bit416_447.execution_wb_bit_toggle+p0.c0.vector.port2.bit384_415.execution_wb_bit_toggle+p0.c0.vector.port2.bit416_447.execution_wb_bit_toggle+p0.c0.vector.port5.bit384_415.execution_wb_bit_toggle+p0.c0.vector.port5.bit416_447.execution_wb_bit_toggle+p0.c0.vector.port3.bit384_415.execution_wb_bit_toggle+p0.c0.vector.port3.bit416_447.execution_wb_bit_toggle)/(64*2)	created from cdr0a	from excel for cdr0b	10281	
rsvec3prflc	rsvecprfc	rs	ooo	core0	midas	prf_writeback_utilization_avx3	1.573	p0.c0.vector.port0.bit384_415.execution_count_wb+p0.c0.vector.port2.bit384_415.execution_count_wb+p0.c0.vector.port5.bit384_415.execution_count_wb+p0.c0.vector.port3.bit384_415.execution_count_wb	created from cdr0a	from excel for cdr0b	10282	
rsvecbpd	rsvecbpd	rs	ooo	core0	midas	pdst_toggle	0.6	p0.c0.rat_rs_address_bit_toggle*0.25	created from cdr0a	from excel for cdr0b	16855	
rsvecbpd	rsvecbpd	rs	ooo	core0	midas	psrc_toggle	0.4	p0.c0.rat_rs_address_bit_toggle*0.75	created from cdr0a	from excel for cdr0b	16856	
rsvecbpd	rsvecbpd	rs	ooo	core0	midas	dep_on_ld	1.1				16857	
rsldcamc	rsldcamc	rs	ooo	core0	midas	read_psrc	0.052	p0.c0.rs_count_src_ones		from excel for cdr0b	16858	
rsbpd	rsbpd	rs	ooo	core0	midas	pdst_toggle	0.1	p0.c0.rat_rs_address_bit_toggle*0.25		from excel for cdr0b	16859	
rsbpd	rsbpd	rs	ooo	core0	midas	psrc_toggle	0.1	p0.c0.rat_rs_address_bit_toggle*0.75		from excel for cdr0b	16860	
rsbpd	rsbpd	rs	ooo	core0	midas	dep_on_ld	1.1	1		from excel for cdr0b	16861	
alldmtxd	alldmtxd	alloc	ooo	core0		allocate_uop_in_rs	3.2	p0.c0.alloc_loads		from excel for cdr0b	16862	
rsvecbpd	rsvecbpd	rs	ooo	core0	midas	idle	3.6				16646	
mltagctls0	mltagctls	mlc	mlc	core0		idle	1.25				16872	
miv0ctls	miv0ctls	miu	exe	core0		idle	1.4651				7894	
miv1ctls	miv1ctls	miu	exe	core0		idle	1.7				7897	
miv0ctls	miv0ctls	miu	exe	core0		128b_sclr	0.42224	p0.c0.gsr_execution_count_upper_64b_simd_stack	created from cdr0a		7893	
misdbm	misdbm	miu	exe	core0		ld_st_fwd_upper_64b	20.865	p0.c0.ld_st_fwd_upper64b	created from cdr0a		283	
misdbm	misdbm	miu	exe	core0		idle	7.23632				281	
misdbm	misdbm	miu	exe	core0		ld_st_fwd	20.865	p0.c0.ld_st_fwd	created from cdr0a		282	
misdbm	misdbm	miu	exe	core0		sr_stores	23.647	p0.c0.st_dispatch	created from cdr0a		285	
misdbm	misdbm	miu	exe	core0		std_uops	0				284	
misdbm	misdbm	miu	exe	core0		sr_stores_upper_64b	23.647	p0.c0.store_dispatch_upper64b	created from cdr0a		286	
mimxx87d	mimxx87d	miu	exe	core0		x87_dispatch	4.875	p0.c0.bob.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb	created from cdr0a		12475	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_store_512	20.15	p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12115	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_load_256	4.5	p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp	created from cdr0a		12121	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_load_512	9	p0.c0.t0.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp	created from cdr0a		12125	
mimxx87d	mimxx87d	miu	exe	core0		x87_st_dispatch	4.875	p0.c0.fp.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12473	
mimxx87d	mimxx87d	miu	exe	core0		x87_ld_dispatch	4.875	p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb	created from cdr0a		12474	
mimxv1ld	mimxv1ld	miu	exe	core0		idle	1.95				7914	
mimxv1ld	mimxv1ld	miu	exe	core0		div_pk128b_scalar	0				7858	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_dispatch_256	14.3	p0.c0.gsse.port0.bit000_031.execution_count_wb+p0.c0.gsse.port1.bit000_031.execution_count_wb+p0.c0.gsse.port5.bit000_031.execution_count_wb	created from cdr0a		12101	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_dispatch_512	28.6	p0.c0.vector.port0.bit000_031.execution_count_wb+p0.c0.vector.port1.bit000_031.execution_count_wb+p0.c0.vector.port5.bit000_031.execution_count_wb	created from cdr0a		12105	
mimxv1ld	mimxv1ld	miu	exe	core0		vec_store_256	10.4	p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12111	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_load_512	9	p0.c0.t0.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp	created from cdr0a		12126	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_load_256	4.5	p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp	created from cdr0a		12122	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_store_256	10.4	p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12112	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_store_512	20.15	p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12116	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_load_256	4.5	p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp	created from cdr0a		12119	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_load_512	9	p0.c0.t0.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp	created from cdr0a		12123	
mimxv1hd	mimxv1hd	miu	exe	core0		idle	1.95				7892	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_dispatch_256	14.3	p0.c0.gsse.port0.bit000_031.execution_count_wb+p0.c0.gsse.port1.bit000_031.execution_count_wb+p0.c0.gsse.port5.bit000_031.execution_count_wb	created from cdr0a		12102	
mimxv1hd	mimxv1hd	miu	exe	core0		vec_dispatch_512	28.6	p0.c0.vector.port0.bit000_031.execution_count_wb+p0.c0.vector.port1.bit000_031.execution_count_wb+p0.c0.vector.port5.bit000_031.execution_count_wb	created from cdr0a		12106	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_dispatch_512	28.6	p0.c0.vector.port0.bit000_031.execution_count_wb+p0.c0.vector.port1.bit000_031.execution_count_wb+p0.c0.vector.port5.bit000_031.execution_count_wb	created from cdr0a		12103	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_store_128	10.4	p0.c0.simd.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12107	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_store_256	10.4	p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12109	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_store_512	20.15	p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12113	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_load_128	4.5	p0.c0.t0.mm_load.MIULD.H128.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.H128.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.H128.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.H128.port3.skl_execution_count_simd_fp	created from cdr0a		12117	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_dispatch_256	14.3	p0.c0.gsse.port0.bit000_031.execution_count_wb+p0.c0.gsse.port1.bit000_031.execution_count_wb+p0.c0.gsse.port5.bit000_031.execution_count_wb	created from cdr0a		12099	
mimxv0ld	mimxv0ld	miu	exe	core0		vec_dispatch_128	14.3	p0.c0.simd.port0.bit000_031.execution_count_wb+p0.c0.simd.port1.bit000_031.execution_count_wb+p0.c0.simd.port5.bit000_031.execution_count_wb	created from cdr0a		12097	
mimxv0ld	mimxv0ld	miu	exe	core0		idle	2.808				7911	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_load_512	9	p0.c0.t0.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.V512.port3.skl_execution_count_simd_fp	created from cdr0a		12124	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_load_256	4.5	p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.Y256.port2.skl_execution_count_simd_fp	created from cdr0a		12120	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_dispatch_512	28.6	p0.c0.vector.port0.bit000_031.execution_count_wb+p0.c0.vector.port1.bit000_031.execution_count_wb+p0.c0.vector.port5.bit000_031.execution_count_wb	created from cdr0a		12104	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_store_128	10.4	p0.c0.simd.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12108	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_store_256	10.4	p0.c0.gsse.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12110	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_store_512	20.15	p0.c0.vector.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read	created from cdr0a		12114	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_load_128	4.5	p0.c0.t0.mm_load.MIULD.H128.port2.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.H128.port2.skl_execution_count_simd_fp+p0.c0.t0.mm_load.MIULD.H128.port3.skl_execution_count_simd_fp+p0.c0.t1.mm_load.MIULD.H128.port3.skl_execution_count_simd_fp	created from cdr0a		12118	
mimxv0hd	mimxv0hd	miu	exe	core0		mimove_fma	0				7881	
mimxv0hd	mimxv0hd	miu	exe	core0		mimove_fpadd	0				7882	
mimxv0hd	mimxv0hd	miu	exe	core0		mimove_fpmul	0				7883	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_dispatch_128	14.3	p0.c0.simd.port0.bit000_031.execution_count_wb+p0.c0.simd.port1.bit000_031.execution_count_wb+p0.c0.simd.port5.bit000_031.execution_count_wb	created from cdr0a		12098	
mimxv0hd	mimxv0hd	miu	exe	core0		vec_dispatch_256	14.3	p0.c0.gsse.port0.bit000_031.execution_count_wb+p0.c0.gsse.port1.bit000_031.execution_count_wb+p0.c0.gsse.port5.bit000_031.execution_count_wb	created from cdr0a		12100	
mimxintd	mimxintd	miu	exe	core0		st_dispatch	1.181245	p0.c0.std.gsr_stack	created from cdr0a		8165	
mimxintd	mimxintd	miu	exe	core0		idle	5.002725				8160	
mimxintd	mimxintd	miu	exe	core0		st_dispatch_agu	2.50146	p0.c0.execute_agu_sta	created from cdr0a		8166	
mimxintd	mimxintd	miu	exe	core0		int_disp	6.1911135	p0.c0.execution_count_int_stack - p0.c0.load.gsr_stack	created from cdr0a		8162	
mimxv0hd	mimxv0hd	miu	exe	core0		idle	3.12				7880	
mimxagud	mimxagud	miu	exe	core0		int_disp	3.0920825	p0.c0.execution_count_int_stack - p0.c0.load.gsr_stack	created from cdr0a		7873	
mimxagud	mimxagud	miu	exe	core0		idle	0.825825				7872	
mimxagud	mimxagud	miu	exe	core0		ld_dispatch	0.69485	p0.c0.load.gsr_stack	created from cdr0a		7874	
mimxintd	mimxintd	miu	exe	core0		ld_dispatch	1.3897	p0.c0.load.gsr_stack	created from cdr0a		8163	
mimxintd	mimxintd	miu	exe	core0		ld_dispatch_agu	0.166764	p0.c0.execute_agu_load	created from cdr0a		8164	
mimxagud	mimxagud	miu	exe	core0		ld_dispatch_agu	0.083382	p0.c0.execute_agu_load	created from cdr0a		7875	
mimxagud	mimxagud	miu	exe	core0		st_dispatch	0.5906225	p0.c0.std.gsr_stack	created from cdr0a		7876	
mimxagud	mimxagud	miu	exe	core0		st_dispatch_agu	1.25073	p0.c0.execute_agu_sta	created from cdr0a		7877	
ieuni6cts	ieuni6cts	ieu	exe	core0	axe	prt1_uops	10.6795	p0.c0.port1.execution_count_int_stack	created from cdr0a		7869	
ieuni6cts	ieuni6cts	ieu	exe	core0	axe	idle	0.286				7868	
micrctls	micrctls	miu	exe	core0		idle	2.15215				2916	
ieuni0cts	ieuni0cts	ieu	exe	core0	axe	idle	0.286				229	
ieuni1cts	ieuni1cts	ieu	exe	core0	axe	prt1_uops	8.697	p0.c0.port1.execution_count_int_stack	created from cdr0a		232	
ieuni1cts	ieuni1cts	ieu	exe	core0	axe	idle	0.4875				231	
ieuni5cts	ieuni5cts	ieu	exe	core0	axe	prt5_uops	14.2805	p0.c0.port5.execution_count_int_stack	created from cdr0a		234	
ieuni5cts	ieuni5cts	ieu	exe	core0	axe	idle	1.248				233	
ieuni0cts	ieuni0cts	ieu	exe	core0	axe	prt0_uops	10.5755	p0.c0.port0.execution_count_int_stack	created from cdr0a		230	
ieslowuopd	ieslowuopd	ieu	exe	core0	axe	idle	0.546				226	
ieslowuopd	ieslowuopd	ieu	exe	core0	axe	slow_ops	3.25	p0.c0.slow.gsr_stack	created from cdr0a		228	
ieshiftmx0d	ieshiftmxd	ieu	exe	core0	axe	idle	0.208				221	
ieshiftmx6d	ieshiftmxd	ieu	exe	core0	axe	idle	0.208				7719	
ieshiftmx6d	ieshiftmxd	ieu	exe	core0	axe	shiftdouble_port6	2.1385	p0.c0.int_shift.NONE.port6.skl_execution_count_int_stack_32b	created from cdr0a		7707	
ieshiftmx6d	ieshiftmxd	ieu	exe	core0	axe	shift_ops_port6	12.1485	p0.c0.int_shift.NONE.port6.skl_execution_count_int_stack_64b	created from cdr0a		7703	
ieslowctc	ieslowctc	ieu	exe	core0	axe	idle	0.04				16655	
iescratchd	iescratchd	ieu	exe	core0	axe	scratch	13.7605	p0.c0.undefined	created from cdr0a		219	
iescratchd	iescratchd	ieu	exe	core0	axe	idle	0.702				218	
ieshiftmx0d	ieshiftmxd	ieu	exe	core0	axe	shiftdouble_port0	2.1385	p0.c0.int_shift.skl_execution_count_int_stack_32b	created from cdr0a		7705	
ieshiftmx0d	ieshiftmxd	ieu	exe	core0	axe	shift_ops_port0	13.585	p0.c0.int_shift.skl_execution_count_int_stack_64b	created from cdr0a		222	
iecregplas	iecregplas	ieu	exe	core0	axe	core_creg_ops	1	p0.c0.creg.gsr_stack	created from cdr0a		16654	
iemulld	iemulld	ieu	exe	core0	axe	imul_ops	24.1995	p0.c0.imul.gsr_stack	created from cdr0a		209	
iemulld	iemulld	ieu	exe	core0	axe	imulh_wb	4.1665	p0.c0.imul.gsr_stack	created from cdr0a		7715	
iemulld	iemulld	ieu	exe	core0	axe	scratch	20.878	p0.c0.undefined	created from cdr0a		211	
iemulhd	iemulhd	ieu	exe	core0	axe	imul64_ops	27.0465	p0.c0.imul64.gsr_stack	created from cdr0a		213	
iemulhd	iemulhd	ieu	exe	core0	axe	idle	0.403				214	
iemulld	iemulld	ieu	exe	core0	axe	idle	0.0195				210	
iemulld	iemulld	ieu	exe	core0	axe	ieslow_imull	4.368	p0.c0.imul.gsr_stack	created from cdr0a		7697	
iemulld	iemulld	ieu	exe	core0	axe	slow_ops	21.021	p0.c0.slow.gsr_stack	created from cdr0a		212	
iecrud	iecrud	ieu	exe	core0	axe	core_creg_ops	0.2145	p0.c0.creg.gsr_stack	created from cdr0a		203	
iecrud	iecrud	ieu	exe	core0	axe	ieu_creg_ops	0.039	p0.c0.undefined	created from cdr0a		204	
iecrud	iecrud	ieu	exe	core0	axe	idle	0.4095				205	
iealujumpd	iealujumpd	ieu	exe	core0	axe	misc_port0	8.81426	p0.c0.port0_5.port0.gsr_execution_count_per_core	created from cdr0a		8155	
iealujumpd	iealujumpd	ieu	exe	core0	axe	shift_ops_port0	5.0602825	p0.c0.int_shift.skl_execution_count_int_stack_64b	created from cdr0a		8158	
iealujumpd	iealujumpd	ieu	exe	core0	axe	shift_ops_port6	2.652195	p0.c0.int_shift.NONE.port6.skl_execution_count_int_stack_64b	created from cdr0a		8159	
iealujumpd	iealujumpd	ieu	exe	core0	axe	jump_ops.no_ct	11.0772025	p0.c0.br.NONE.port6.skl_execution_count_int_stack_32b+p0.c0.br.NONE.port0.skl_execution_count_int_stack_32b	created from cdr0a		8152	
iealujumpd	iealujumpd	ieu	exe	core0	axe	logic_ops_port6	12.284545	p0.c0.logical.NONE.port6.skl_execution_count_int_stack_32b+p0.c0.logical.NONE.port6.skl_execution_count_int_stack_64b	created from cdr0a		8154	
iealujumpd	iealujumpd	ieu	exe	core0	axe	logic_ops_port0	8.431605	p0.c0.logical.NONE.port0.skl_execution_count_int_stack_32b+p0.c0.logical.NONE.port0.skl_execution_count_int_stack_64b	created from cdr0a		8153	
iealujumpd	iealujumpd	ieu	exe	core0	axe	shiftdouble_port6	2.1705775	p0.c0.int_shift.NONE.port6.skl_execution_count_int_stack_32b	created from cdr0a		8157	
iealujumpd	iealujumpd	ieu	exe	core0	axe	shiftdouble_port0	2.1705775	p0.c0.int_shift.skl_execution_count_int_stack_32b	created from cdr0a		8156	
iealujumpd	iealujumpd	ieu	exe	core0	axe	jump_ops.ct	2.4080875	p0.c0.br.NONE.port6.skl_execution_count_int_stack_64b+p0.c0.br.NONE.port0.skl_execution_count_int_stack_64b+	created from cdr0a		8151	
iealujumpd	iealujumpd	ieu	exe	core0	axe	imulh_wb	4.2289975	p0.c0.imul64.gsr_stack	created from cdr0a		8150	
iealujumpd	iealujumpd	ieu	exe	core0	axe	idle	0.531765				8146	
iealujumpd	iealujumpd	ieu	exe	core0	axe	alu_ops_port6	11.55882	p0.c0.simple_alu.NONE.port6.skl_execution_count_int_stack_32b	created from cdr0a		8149	
iealujumpd	iealujumpd	ieu	exe	core0	axe	alu_ops_port0	8.669115	p0.c0.simple_alu.NONE.port0.skl_execution_count_int_stack_32b	created from cdr0a		8148	
iealu5d	iealuchumpd	ieu	exe	core0	axe	logic_ops_port5	12.357163	p0.c0.logical.NONE.port5.skl_execution_count_int_stack_32b+p0.c0.logical.NONE.port5.skl_execution_count_int_stack_64b	created from cdr0a		8144	
iealu5d	iealuchumpd	ieu	exe	core0	axe	misc_port5	10.419305	p0.c0.port0_5.port5.gsr_execution_count_per_core	created from cdr0a		8145	
iealu5d	iealuchumpd	ieu	exe	core0	axe	alu_ops_port5	13.8105565	p0.c0.simple_alu.NONE.port5.skl_execution_count_int_stack_32b	created from cdr0a		8140	
iealu5d	iealuchumpd	ieu	exe	core0	axe	core_creg_ops	7.0280535	p0.c0.creg.gsr_stack	created from cdr0a		8141	
iealu5d	iealuchumpd	ieu	exe	core0	axe	lea_ops_64b_port5	0.039819	p0.c0.simple_alu.NONE.port5.skl_execution_count_int_stack_64b	created from cdr0a		8142	
iealu5d	iealuchumpd	ieu	exe	core0	axe	idle	0.27573				8138	
iealu5d	iealuchumpd	ieu	exe	core0	axe	lea_ops_port5	0.438009	p0.c0.lea.gsr_stack	created from cdr0a		8143	
iealu1d	iealuchumpd	ieu	exe	core0	axe	lea_ops_port1	0.438009	p0.c0.lea.gsr_stack	created from cdr0a		8133	
iealu1d	iealuchumpd	ieu	exe	core0	axe	logic_ops_port1	9.2048255	p0.c0.logical.NONE.port1.skl_execution_count_int_stack_32b+p0.c0.logical.NONE.port1.skl_execution_count_int_stack_64b	created from cdr0a		8135	
iealu1d	iealuchumpd	ieu	exe	core0	axe	lea_ops_wb	2.5683255	p0.c0.lea.gsr_stack	created from cdr0a		8134	
iealu1d	iealuchumpd	ieu	exe	core0	axe	slow_imul_ops_wb	4.605731	p0.c0.slow.gsr_stack+p0.c0.imul.gsr_stack	created from cdr0a		8137	
iealu1d	iealuchumpd	ieu	exe	core0	axe	misc_port1	9.7888375	p0.c0.port0_5.port1.gsr_execution_count_per_core	created from cdr0a		8136	
iealu1d	iealuchumpd	ieu	exe	core0	axe	idle	0.27573				8129	
iealu1d	iealuchumpd	ieu	exe	core0	axe	alu_ops_port1	11.627148	p0.c0.simple_alu.NONE.port1.skl_execution_count_int_stack_32b	created from cdr0a		8131	
iealu1d	iealuchumpd	ieu	exe	core0	axe	lea_ops_64b_port1	0.039819	p0.c0.simple_alu.NONE.port1.skl_execution_count_int_stack_64b	created from cdr0a		8132	
fparndxd	fparndxd	fau	exe	core0	sumo	fp_add.x87	1.9955	p0.c0.fp_add_x87.X87.gsr_stack	created from cdr0a		2075	
fparndxd	fparndxd	fau	exe	core0	sumo	idle	0.013				2076	
fpactlxs	fpactlxs	fau	exe	core0	sumo	fp_add.x87	3.965	p0.c0.fp_add_x87.X87.gsr_stack	created from cdr0a		2074	
fpaalgxd	fpaalgxd	fau	exe	core0	sumo	fp_add.x87	5.6095	p0.c0.fp_add_x87.X87.gsr_stack	created from cdr0a		2073	
fpaaddxd	fpaaddxd	fau	exe	core0	sumo	fp_add.x87	2.6455	p0.c0.fp_add_x87.X87.gsr_stack	created from cdr0a		2071	
fpaaddxd	fpaaddxd	fau	exe	core0	sumo	idle	0.008				2072	
agsrfd	agsrfd	agu	exe	core0		idle	1.4365				12	
agmead	agmead	agu	exe	core0		idle	0.636805				7	
agmead	agmead	agu	exe	core0		store_uops	2.25	p0.c0.execute_agu_sta	created from cdr0a		9	
agsmrfs	agsmrfs	agu	exe	core0		idle	0.273				7854	
agsrfd	agsrfd	agu	exe	core0		store_uops	2.8405	p0.c0.sta.AGU.gsr_stack	created from cdr0a		15	
agsrfd	agsrfd	agu	exe	core0		seg_uop	4.888	p0.c0.slow.gsr_stack	created from cdr0a		14	
agsrfd	agsrfd	agu	exe	core0		load_uops	2.106	p0.c0.execute_agu_load	created from cdr0a		13	
agmead	agmead	agu	exe	core0		load_uops	5.66	p0.c0.execute_agu_load	created from cdr0a		8	
aglad	aglad	agu	exe	core0		load_uops	1.4235	p0.c0.execute_agu_load	created from cdr0a		5	
aglad	aglad	agu	exe	core0		idle	0.793				4	
aglad	aglad	agu	exe	core0		store_uops	0.5655	p0.c0.execute_agu_sta	created from cdr0a		6	
agdecflts	agdecflts	agu	exe	core0		idle	2.0475				1	
agdecflts	agdecflts	agu	exe	core0		load_uops	2.704	p0.c0.execute_agu_load	created from cdr0a		2	
agdecflts	agdecflts	agu	exe	core0		store_uops	1.157	p0.c0.execute_agu_sta	created from cdr0a		3	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	si_mull_64_p1	4.214031203	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		15380	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	si_mull_128_p1	4.214031203	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15381	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15385	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	idle	0.642032601				15384	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15386	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p1	16.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15387	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15388	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15389	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15391	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	si_mull_256_p1	4.214031203	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15390	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15393	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	idle	0.836396569				15392	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15394	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p1	16.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15395	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15396	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15397	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15399	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	si_mull_256_p1	4.214031203	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15398	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15401	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15400	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15402	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15403	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15404	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p0	28.6	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15405	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_128_p0	28.6	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15406	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	si_mull_128_p0	22	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15407	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	si_mull_256_p0	22	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15408	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15409	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15412	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15411	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15410	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15413	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_sd_128_p0	28.6	p0.c0.t0.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15414	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15416	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ss_128_p0	18.85	p0.c0.t0.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15415	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p0	28.6	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15417	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_128_p0	28.6	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15418	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	fma_sd_128_p0	28.6	p0.c0.t0.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15419	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	fma_ss_128_p0	28.6	p0.c0.t0.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15420	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	si_mull_64_p0	22	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		15421	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	si_mull_128_p0	22	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15422	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15424	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	si_mull_256_p0	22	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15423	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15426	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15425	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15427	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15428	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p0	28.6	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15429	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	si_mull_256_p0	22	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15430	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15431	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15432	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15433	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15434	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15435	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p0	28.6	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15436	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	si_mull_256_p0	22	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15437	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15440	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15439	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15438	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15441	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15442	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p1	28.6	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15443	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_128_p1	28.6	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15444	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15445	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	si_mull_128_p1	22	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15446	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	si_mull_256_p1	22	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15447	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15448	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15450	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15449	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15451	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15452	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_sd_128_p1	28.6	p0.c0.t0.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15453	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ss_128_p1	18.85	p0.c0.t0.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15454	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p1	28.6	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15455	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_128_p1	28.6	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15456	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	fma_sd_128_p1	28.6	p0.c0.t0.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15457	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	fma_ss_128_p1	28.6	p0.c0.t0.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15458	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15459	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	si_mull_64_p1	22	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		15460	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	si_mull_256_p1	22	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15462	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	si_mull_128_p1	22	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15461	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15463	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15465	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15464	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15466	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p1	28.6	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15467	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15468	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	si_mull_256_p1	22	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15469	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	28.6	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15471	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15470	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	28.6	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15472	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_256_p1	28.6	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15473	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	fma_ps_pd_512_p0	28.6	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15474	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	si_mull_256_p1	22	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15475	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	si_mull_512_p0	22	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15476	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	5	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15477	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	5	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15478	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	5	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15479	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	5	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15480	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15481	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15482	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15483	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15484	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15485	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15486	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15487	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	5	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15488	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15490	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15489	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15492	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15491	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15494	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15493	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15495	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	5	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15496	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15497	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15498	
fmawtrp0v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	4.3	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15499	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15500	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15501	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	4.3	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15502	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15503	
fmawtrp0v1hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15504	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15505	
fmawtrp0v1ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15506	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15507	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	4.3	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15508	
fmawtrp1v0hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15509	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15510	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	4.3	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15511	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15512	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15513	
fmawtrp1v1hd	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15514	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	4.3	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15515	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	4.3	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15516	
fmawtrp1v1ld	fmawtrd	fma	exe	core0	vex	idle	1.403349948				15518	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15517	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	si_mull_256_p0	5	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15520	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15519	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	si_mull_128_p0	5	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15521	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15522	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	si_mull_128_p0	5	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15524	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	si_mull_256_p0	5	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15523	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	si_mull_256_p0	5	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15526	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15525	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	si_mull_256_p0	5	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15528	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15527	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	si_mull_256_p1	5	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15529	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	si_mull_128_p1	5	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15530	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	si_mull_256_p1	5	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15532	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15531	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	si_mull_128_p1	5	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15533	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15534	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	si_mull_256_p1	5	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15535	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15536	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	si_mull_512_p0	5	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15538	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	si_mull_256_p1	5	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15537	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	si_mull_64_p1	5	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		15540	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	si_mull_64_p0	5	p0.c0.t0.simd_imul.MUL.D64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port0.skl_execution_count_simd_fp	created from cdr0a		15539	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_sd_128_p0	4.3	p0.c0.t0.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15541	
fmawtrp0v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ss_128_p0	4.3	p0.c0.t0.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15542	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_sd_128_p1	4.3	p0.c0.t0.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15543	
fmawtrp1v0ld	fmawtrd	fma	exe	core0	vex	pfp_add_ss_128_p1	4.3	p0.c0.t0.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15544	
mimxx87d	mimxx87d	miu	exe	core0		idle					12542	
mirsmxid	mirsmxid	miu	exe	core0		idle					4640	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15379	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	16.9	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15378	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		simd_add_256_port5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16545	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		simd_add_512_port5	50.02	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16543	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		idle					16608	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		shuf_256_p5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16528	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		shuf_512_p5	50.02	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16527	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		simd_add_128_port5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16544	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		simd_add_256_port5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16546	
fpsishufv1c	fpsishufv1c	fpu	exe	core0		simd_add_512_port5	50.02	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16542	
fpsishufxc	fpsishufxc	fpu	exe	core0		idle					16532	
fpsishufxc	fpsishufxc	fpu	exe	core0		shuf_256_p5	14.29	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16533	
fpsishufxc	fpsishufxc	fpu	exe	core0		shuf_512_p5	28.6	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16547	
miromcfd	miromcfd	sru	exe	core0		idle	1	skl_golden_cpr1_base	created from cdr0a		325	
miromcfd	miromcfd	sru	exe	core0		x87_fp_romrd	1	skl_golden_cpr1_base	created from cdr0a		326	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		shuf_512_p5	50.02	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16529	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		shuf_256_p5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16530	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		shuf_128_p5	25.01	p0.c0.t0.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t0.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp+p0.c0.t1.si_shuf.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.H128.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.W16.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Y256.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.L32.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.Q64.port5.skl_execution_count_simd_fp+p0.c0.t1.simd_shuf5.XMM.B8.port5.skl_execution_count_simd_fp	created from cdr0a		16531	
fpsishufv0c	fpsishufv0c	fpu	exe	core0		idle					16607	
fprcpv1ls	fprcps	sru	exe	core0		idle	0.021	skl_golden_cpr1_base	created from cdr0a		16541	
fprcpv1ls	fprcps	sru	exe	core0		fprom_pkd_scalar	0.21	p0.c0.fp_rom.gsr_execution_count_per_core	created from cdr0a		16540	
fprcpv1hs	fprcps	sru	exe	core0		idle	0.021	skl_golden_cpr1_base	created from cdr0a		16537	
fprcpv1hs	fprcps	sru	exe	core0		fprom_pkd_scalar	0.21	p0.c0.fp_rom.gsr_execution_count_per_core	created from cdr0a		16536	
fprcpv0ls	fprcps	sru	exe	core0		idle	0.021	skl_golden_cpr1_base	created from cdr0a		16539	
sishiftp1v0ld	sishiftd	simd	exe	core0		simd_shift_128_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16501	
sishiftp1v0ld	sishiftd	simd	exe	core0		simd_shift_256_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16502	
sishiftp1v0ld	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		16500	
sishiftp1v1hd	sishiftd	simd	exe	core0		idle	0.066				14729	
sishiftp1v1hd	sishiftd	simd	exe	core0		simd_shift_256_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		14505	
sishiftp1v1hd	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		15238	
sishiftp1v1ld	sishiftd	simd	exe	core0		idle	0.066				16497	
sishiftp1v1ld	sishiftd	simd	exe	core0		simd_shift_256_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16552	
sishiftp1v1ld	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		16499	
sisttctls	sisttctls	simd	exe	core0		idle	0.141	skl_golden_cpr1_base	created from cdr0a		16573	
sisttctls	sisttctls	simd	exe	core0		simd_sttni	0	p0.c0.t0.sttni_aes.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.sttni_aes.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16715	
sisttnid	sisttnid	simd	exe	core0		idle	0.083	skl_golden_cpr1_base	created from cdr0a		2351	
sisttnid	sisttnid	simd	exe	core0		simd_sttni	10.63	p0.c0.t0.sttni_aes.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.sttni_aes.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		2352	
fprcpv0hs	fprcps	sru	exe	core0		fprom_pkd_recip	0.189	p0.c0.fp_rom.gsr_execution_count_upper_64b_per_core	created from cdr0a		16534	
fprcpv0hs	fprcps	sru	exe	core0		idle	0.021	skl_golden_cpr1_base	created from cdr0a		16535	
fprcpv0ls	fprcps	sru	exe	core0		fprom_pkd_recip	0.189	p0.c0.fp_rom.gsr_execution_count_upper_64b_per_core	created from cdr0a		16538	
sishiftp0v0ld	sishiftd	simd	exe	core0		idle	0.066				16496	
sishiftp0v0ld	sishiftd	simd	exe	core0		simd_shift_128_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16506	
sishiftp0v0ld	sishiftd	simd	exe	core0		simd_shift_256_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16505	
sishiftp0v0ld	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		16504	
sishiftp0v1hd	sishiftd	simd	exe	core0		idle	0.066				14725	
sishiftp0v1hd	sishiftd	simd	exe	core0		simd_shift_256_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15230	
sishiftp0v1hd	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		15234	
sishiftp0v1ld	sishiftd	simd	exe	core0		idle	0.066				16495	
sishiftp0v1ld	sishiftd	simd	exe	core0		simd_shift_256_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16714	
sishiftp0v1ld	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		16503	
sishiftp1v0hd	sishiftd	simd	exe	core0		idle	0.066				14727	
sishiftp1v0hd	sishiftd	simd	exe	core0		simd_shift_128_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		14497	
sishiftp1v0hd	sishiftd	simd	exe	core0		simd_shift_256_p1	3.19	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		14503	
sishiftp1v0hd	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		15236	
sishiftp1v0ld	sishiftd	simd	exe	core0		idle	0.066				16498	
sircvp1v0hd	sircvd	simd	exe	core0		simd_recv_256_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16511	
sircvp1v0hd	sircvd	simd	exe	core0		simd_recv_512_p8	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16519	
sircvp1v0ld	sircvd	simd	exe	core0		idle	0.009				16604	
sircvp1v0ld	sircvd	simd	exe	core0		simd_recv_128_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16508	
sircvp1v0ld	sircvd	simd	exe	core0		simd_recv_256_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16512	
sircvp1v0ld	sircvd	simd	exe	core0		simd_recv_512_p8	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16520	
sircvp1v1hd	sircvd	simd	exe	core0		idle	0.009				16605	
sircvp1v1hd	sircvd	simd	exe	core0		simd_recv_256_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16513	
sircvp1v1hd	sircvd	simd	exe	core0		simd_recv_512_p8	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16521	
sircvp1v1ld	sircvd	simd	exe	core0		idle	0.009				16606	
sircvp1v1ld	sircvd	simd	exe	core0		simd_recv_256_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16514	
sircvp1v1ld	sircvd	simd	exe	core0		simd_recv_512_p8	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16522	
sishiftp0v0hd	sishiftd	simd	exe	core0		idle	0.066				14723	
sishiftp0v0hd	sishiftd	simd	exe	core0		simd_shift_128_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15226	
sishiftp0v0hd	sishiftd	simd	exe	core0		simd_shift_256_p8	3.19	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15228	
sishiftp0v0hd	sishiftd	simd	exe	core0		simd_shift_512_p8	3.19	skl_golden_cpr1_base	created from cdr0a		15232	
sigfmuld	sigfmuld	simd	exe	core0		idle	1	skl_golden_cpr1_base	created from cdr0a		16572	
sircvp0v0hd	sircvp0d	simd	exe	core0		idle	0.009				16599	
sircvp0v0hd	sircvp0d	simd	exe	core0		simd_recv_128_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16509	
sircvp0v0hd	sircvp0d	simd	exe	core0		simd_recv_256_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16515	
sircvp0v0hd	sircvp0d	simd	exe	core0		simd_recv_512_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16523	
sircvp0v0ld	sircvp0d	simd	exe	core0		idle	0.009				16600	
sircvp0v0ld	sircvp0d	simd	exe	core0		simd_recv_128_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16510	
sircvp0v0ld	sircvp0d	simd	exe	core0		simd_recv_256_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16516	
sircvp0v0ld	sircvp0d	simd	exe	core0		simd_recv_512_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16524	
sircvp0v1hd	sircvp0d	simd	exe	core0		idle	0.009				16601	
sircvp0v1hd	sircvp0d	simd	exe	core0		simd_recv_256_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16517	
sircvp0v1hd	sircvp0d	simd	exe	core0		simd_recv_512_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16525	
sircvp0v1ld	sircvp0d	simd	exe	core0		idle	0.009				16602	
sircvp0v1ld	sircvp0d	simd	exe	core0		simd_recv_256_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16518	
sircvp0v1ld	sircvp0d	simd	exe	core0		simd_recv_512_p8	3.406	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16526	
sircvp1v0hd	sircvd	simd	exe	core0		idle	0.009				16603	
sircvp1v0hd	sircvd	simd	exe	core0		simd_recv_128_p1	2.86	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		16507	
sialup1v0ld	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12239	
sialup1v0ld	sialud	simd	exe	core0		simd_add_64b_port1	5.06	p0.c0.t0.vi.ALU.B8.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.B8.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.B8.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.B8.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.L32.port1.skl_execution_count_simd_fp	created from cdr0a		16719	
sialup1v1hd	sialud	simd	exe	core0		idle	0.038				8234	
sialup1v1hd	sialud	simd	exe	core0		simd_add_256_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15943	
sialup1v1hd	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12240	
sialup1v1ld	sialud	simd	exe	core0		idle	0.038				8236	
sialup1v1ld	sialud	simd	exe	core0		simd_add_256_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15942	
sialup1v1ld	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12241	
sip0v0ctls	sictls	simd	exe	core0		idle	0.28	skl_golden_cpr1_base	created from cdr0a		16748	
sip0v0ctls	sictls	simd	exe	core0		siu_port0	4.5	p0.c0.port0.execution_count_simd_stack - p0.c0.fp_mul.gsr_stack	created from cdr0a		16747	
sip0v1ctls	sictls	simd	exe	core0		idle	0.28	skl_golden_cpr1_base	created from cdr0a		16754	
sip0v1ctls	sictls	simd	exe	core0		siu_port0	4.5	p0.c0.port0.execution_count_simd_stack - p0.c0.fp_mul.gsr_stack	created from cdr0a		16753	
sip1v0ctls	sictls	simd	exe	core0		idle	0.28	skl_golden_cpr1_base	created from cdr0a		16750	
sip1v0ctls	sictls	simd	exe	core0		siu_port1	4.5	p0.c0.port1.execution_count_simd_stack - p0.c0.fp_add.gsr_stack	created from cdr0a		16749	
sip1v1ctls	sictls	simd	exe	core0		idle	0.28	skl_golden_cpr1_base	created from cdr0a		16752	
sip1v1ctls	sictls	simd	exe	core0		siu_port1	4.5	p0.c0.port1.execution_count_simd_stack - p0.c0.fp_add.gsr_stack	created from cdr0a		16751	
sialup1v0ld	sialud	simd	exe	core0		simd_add_256_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15944	
sialup1v0ld	sialud	simd	exe	core0		simd_add_128_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16718	
sialup0v0hd	sialud	simd	exe	core0		idle	0.038				7716	
sialup0v0hd	sialud	simd	exe	core0		simd_add_128_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12258	
sialup0v0hd	sialud	simd	exe	core0		simd_add_256_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12246	
sialup0v0hd	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12234	
sialup0v0ld	sialud	simd	exe	core0		idle	0.038				7717	
sialup0v0ld	sialud	simd	exe	core0		simd_add_128_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12259	
sialup0v0ld	sialud	simd	exe	core0		simd_add_256_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12247	
sialup0v0ld	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12235	
sialup0v0ld	sialud	simd	exe	core0		simd_alu_64b_port0	5.06	p0.c0.t0.vi.ALU.B8.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.B8.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.ALU.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.B8.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.B8.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.L32.port0.skl_execution_count_simd_fp	created from cdr0a		7718	
sialup0v1hd	sialud	simd	exe	core0		idle	0.038				12296	
sialup0v1hd	sialud	simd	exe	core0		simd_add_256_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12248	
sialup0v1hd	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12236	
sialup0v1ld	sialud	simd	exe	core0		idle	0.038				12298	
sialup0v1ld	sialud	simd	exe	core0		simd_add_256_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12249	
sialup0v1ld	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12237	
sialup1v0hd	sialud	simd	exe	core0		idle	0.038				2329	
sialup1v0hd	sialud	simd	exe	core0		simd_add_128_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port0.skl_execution_count_simd_fp	created from cdr0a		16717	
sialup1v0hd	sialud	simd	exe	core0		simd_add_256_port1	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.ALU.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15945	
sialup1v0hd	sialud	simd	exe	core0		simd_add_512_port0	5.06	p0.c0.t0.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t0.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.W16.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.L32.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_shift.XMM.Q64.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.vi_all.XMM.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12238	
sialup1v0ld	sialud	simd	exe	core0		idle	0.038				2331	
fpaexpxs	fpaexpxs	fau	exe	core0	sumo	fp_add.x87	1	p0.c0.fp_add_x87.X87.gsr_stack	created from cdr0a		12476	
fpaexpxs	fpaexpxs	fau	exe	core0	sumo	idle	0.006				16553	
fpaalgxd	fpaalgxd	fau	exe	core0	sumo	idle	0.087				4645	
fpactlxs	fpactlxs	fau	exe	core0	sumo	idle	0.321				4647	
miictls	miictls	miu	exe	core0		idle	1.89				250	
miictls	miictls	miu	exe	core0		int_disp	4.745	p0.c0.execution_count_int_stack	created from cdr0a		251	
mix87ctls	mix87ctls	miu	exe	core0		idle	1.7				16555	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	si_mull_256_p1	4.214031203	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15382	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15383	
mix87ctls	mix87ctls	miu	exe	core0		x87_stack	4.5	p0.c0.bob.port0.bit000_031.execution_count_wb+p0.c0.fp.port1.bit000_031.execution_count_wb+p0.c0.fp.port4.src2.bit000_031.rs_count_per_port_src_dispatches_gsr_prf_read+p0.c0.fp.port2.bit000_031.execution_count_wb+p0.c0.fp.port3.bit000_031.execution_count_wb	created from cdr0a		16561	
mildbcstd	mildbcstd	miu	exe	core0		idle	1.5				16562	
fpdiv0ld	fpdivd	fmu	exe	core0		div_pk128b	3.6166	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16574	
fpdiv0hd	fpdivd	fmu	exe	core0		div_pk128b	3.9884	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16575	
fpdiv0ld	fpdivd	fmu	exe	core0		div_64b	6.51495	p0.c0.fdiv.DIV_SS.gsr_stack+p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16576	
fpdiv0ld	fpdivd	fmu	exe	core0		div_x87	3.9884	p0.c0.fdiv_x87.X87.gsr_stack + p0.c0.idiv.gsr_stack	created from cdr0a		16577	
fpmulxs	fpmulxs	fmu	exe	core0		fmul_x87	16.25	p0.c0.fp_mul_x87.X87.gsr_stack	created from cdr0a		16578	
fpmulxs	fpmulxs	fmu	exe	core0		idle	0.53				16579	
fpdiv0ld	fpdivd	fmu	exe	core0		div_pk256b	3.6166	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16580	
fpdiv0hd	fpdivd	fmu	exe	core0		div_pk256b	3.9884	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16581	
fpdiv1ld	fpdivd	fmu	exe	core0		div_pk256b	3.6166	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16582	
fpdiv1hd	fpdivd	fmu	exe	core0		div_pk256b	3.9884	p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16583	
fpdiv0ld	fpdivd	fmu	exe	core0		idle	0				16584	
fpdiv0hd	fpdivd	fmu	exe	core0		idle	0				16585	
fpdiv1ld	fpdivd	fmu	exe	core0		idle	0				16586	
fpdiv1hd	fpdivd	fmu	exe	core0		idle	0				16587	
fpdivctls	fpdivctls	fmu	exe	core0		div_x87		p0.c0.fdiv_x87.X87.gsr_stack+p0.c0.idiv.gsr_stack	created from cdr0a		16588	
fpdivctls	fpdivctls	fmu	exe	core0		div_64b		p0.c0.fdiv.DIV_SS.gsr_stack+p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16589	
fpdivctls	fpdivctls	fmu	exe	core0		div_pk128b		p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16590	
fpdivctls	fpdivctls	fmu	exe	core0		div_pk256b		p0.c0.fdiv.gsr_stack-p0.c0.fdiv.DIV_SS.gsr_stack-p0.c0.fdiv.DIV_SD.gsr_stack	created from cdr0a		16591	
fpdivctls	fpdivctls	fmu	exe	core0		idle					16592	
fpmulrcvd	fpmulrcvd	fmu	exe	core0		fmul_x87	2.767	p0.c0.fp_mul_x87.X87.gsr_stack	created from cdr0a		16593	
fpmulrcvd	fpmulrcvd	fmu	exe	core0		idle	0.015				16594	
siaess	siaess	simd	exe	core0		idle	0.057	skl_golden_cpr1_base	created from cdr0a		16571	
iecregplas	iecregplas	ieu	exe	core0	axe	idle	0.01				16653	
iemulccbs	iemulccbs	ieu	exe	core0	axe	idle	0.1				16657	
iemulccbs	iemulccbs	ieu	exe	core0	axe	core_creg_ops	1	p0.c0.creg.gsr_stack	created from cdr0a		16690	
iemulccbs	iemulccbs	ieu	exe	core0	axe	imul_ops	1	p0.c0.imul.gsr_stack	created from cdr0a		16720	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_sd_128_p0	5	p0.c0.t0.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15545	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ss_128_p0	5	p0.c0.t0.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15546	
siaess	siaess	simd	exe	core0		simd_sttni	0	p0.c0.t0.sttni_aes.XMM.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.sttni_aes.XMM.H128.skl_execution_count_simd_fp+p0.c0.t0.sttni_aes.XMM.skl_execution_count_simd_fp	created from cdr0a		16716	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	fma_ss_128_p1	16.9	p0.c0.t0.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15376	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15377	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	fma_sd_128_p1	16.9	p0.c0.t0.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15375	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_128_p1	16.9	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15374	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ss_128_p1	16.9	p0.c0.t0.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15372	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p1	16.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15373	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_sd_128_p1	16.9	p0.c0.t0.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15371	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15370	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15368	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15369	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	idle	0.421004984				15365	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_sd_128_p1	16.9	p0.c0.t0.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15366	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ss_128_p1	16.9	p0.c0.t0.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15367	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	si_mull_256_p1	4.214031203	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15363	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15364	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	si_mull_128_p1	4.214031203	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15362	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15361	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	16.9	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15360	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15359	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_128_p1	16.9	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15358	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p1	16.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15357	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15356	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	idle	0.421004984				15353	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15354	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15355	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15352	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	si_mull_256_p0	4.214031203	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15351	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15350	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p0	16.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15349	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15348	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15347	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15346	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	idle	0.447668633				15344	
fmanormp0v1ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15345	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	si_mull_256_p0	4.214031203	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15342	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15343	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15341	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15340	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p0	16.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15339	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15338	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15337	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15334	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	idle	0.5382				15335	
fmanormp0v1hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15336	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	si_mull_256_p0	4.214031203	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15333	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	si_mull_64_p0	4.214031203	p0.c0.t0.simd_imul.MUL.D64.port0.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port0.skl_execution_count_simd_fp	created from cdr0a		15331	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	si_mull_128_p0	4.214031203	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15332	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15330	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	fma_ss_128_p0	16.9	p0.c0.t0.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15329	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	fma_sd_128_p0	16.9	p0.c0.t0.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15328	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_128_p0	16.9	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15327	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p0	16.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15326	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15325	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_sd_128_p0	16.9	p0.c0.t0.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15323	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ss_128_p0	16.9	p0.c0.t0.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15324	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15322	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	idle	0.5382				15320	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15321	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ss_128_p0	16.9	p0.c0.t0.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15318	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15319	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_sd_128_p0	16.9	p0.c0.t0.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15317	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	16.9	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15316	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	si_mull_512_p0	4.214031203	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15314	
fmanormp0v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15315	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	si_mull_256_p0	4.214031203	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15313	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	si_mull_128_p0	4.214031203	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15312	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15311	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_128_p0	16.9	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15310	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_256_p0	16.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15309	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	fma_ps_pd_512_p0	16.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15308	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15307	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	16.9	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15306	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	idle	0.5382				15305	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	16.9	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15304	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	16.9	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15303	
fmanormp0v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	16.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15302	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15301	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15300	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15299	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p1	19.5	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15298	
fmaalgp1v1ld	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15297	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15296	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15295	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15294	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15292	
fmaalgp1v1hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p1	19.5	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15293	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15291	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15290	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	19.5	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15289	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15288	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	fma_sd_128_p1	19.5	p0.c0.t0.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15286	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	fma_ss_128_p1	19.5	p0.c0.t0.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15287	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_128_p1	19.5	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15285	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15283	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p1	19.5	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15284	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ss_128_p1	19.5	p0.c0.t0.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15282	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_sd_128_p1	19.5	p0.c0.t0.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15281	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15280	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15279	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	19.5	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15278	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15277	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_128_p1	19.5	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15276	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p1	19.5	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		15275	
fmaalgp1v0hd	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15274	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15273	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p0	19.5	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15272	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15271	
fmaalgp0v1ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15270	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15269	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15268	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p0	19.5	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15267	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15265	
fmaalgp0v1hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15266	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15264	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	fma_ss_128_p0	19.5	p0.c0.t0.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15263	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	fma_sd_128_p0	19.5	p0.c0.t0.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15262	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_128_p0	19.5	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15261	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p0	19.5	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15260	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15258	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15259	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ss_128_p0	19.5	p0.c0.t0.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15257	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_sd_128_p0	19.5	p0.c0.t0.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15256	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	19.5	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15255	
fmaalgp0v0ld	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15254	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	19.5	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15253	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_128_p0	19.5	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15252	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_256_p0	19.5	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15251	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	idle	1.403349948				15249	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	fma_ps_pd_512_p0	19.5	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		15250	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	19.5	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		15248	
fmaalgp0v0hd	fmaalgd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	19.5	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		15247	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	si_mull_256_p1	5.26651119	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12178	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12210	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11961	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	idle	0.006955				2291	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11933	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11668	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p1	3.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11700	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11819	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12214	
fmarndp1v1ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11847	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	si_mull_256_p1	5.26651119	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12182	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11964	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	idle	0.006955				2286	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11936	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11667	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p1	3.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11699	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11822	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12202	
fmarndp1v1hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11850	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	si_mull_128_p1	5.26651119	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12162	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	si_mull_256_p1	5.26651119	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12170	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	si_mull_64_p1	5.26651119	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		12158	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11954	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11926	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	idle	0.006955				2281	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	3.9	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11919	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11660	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	fma_sd_128_p1	3.9	p0.c0.t0.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11676	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	fma_ss_128_p1	3.9	p0.c0.t0.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11672	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_128_p1	3.9	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11684	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ss_128_p1	3.51	p0.c0.t0.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11756	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p1	3.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11692	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_sd_128_p1	3.51	p0.c0.t0.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11760	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11805	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11840	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11812	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_add_sd_128_p1	3.9	p0.c0.t0.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11870	
fmarndp1v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ss_128_p1	3.9	p0.c0.t0.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11866	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12206	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	si_mull_256_p1	5.26651119	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12174	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	si_mull_128_p1	5.26651119	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12166	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11957	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11929	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	3.9	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11922	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	idle	0.006955				2272	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11659	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_128_p1	3.9	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11683	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p1	3.9	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11691	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11808	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11815	
fmarndp1v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11843	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12194	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	si_mull_256_p0	5.26651119	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12150	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11947	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	idle	0.006955				2267	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	div_gsse	6.055871182	p0.c0.t0.fdiv.DIV_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		2262	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11912	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p0	3.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11636	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11652	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11798	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12198	
fmarndp0v1ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11833	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	si_mull_256_p0	5.26651119	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12154	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11950	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11915	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	idle	0.00701675				2261	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	div_gsse	6.055871182	p0.c0.t0.fdiv.DIV_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		2256	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p0	3.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11635	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11651	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11836	
fmarndp0v1hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11801	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	si_mull_256_p0	5.26651119	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12142	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12186	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	si_mull_128_p0	5.26651119	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12134	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	si_mull_64_p0	5.26651119	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		12130	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11940	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	idle	0.00701675				2254	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	div_pk128b_scalar	3.963244955	p0.c0.t0.fdiv.DIV_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		2245	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	simd_sttni	19.75044478	p0.c0.undefined	created from cdr0a		2255	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	fma_ss_128_p0	3.9	p0.c0.t0.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11608	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	fma_sd_128_p0	3.9	p0.c0.t0.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11612	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_128_p0	3.9	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11620	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p0	3.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11628	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ss_128_p0	3.51	p0.c0.t0.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11748	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11644	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_sd_128_p0	3.51	p0.c0.t0.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11752	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11784	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11826	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11791	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ss_128_p0	3.9	p0.c0.t0.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11858	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_add_sd_128_p0	3.9	p0.c0.t0.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11862	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	3.9	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11898	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	si_mull_512_p0	5.26651119	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12190	
fmarndp0v0ld	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11905	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	si_mull_256_p0	5.26651119	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12146	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	si_mull_128_p0	5.26651119	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12138	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	div_pk128b	3.963244955	p0.c0.t0.fdiv.DIV_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		2238	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	3.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11943	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	idle	0.00701675				2243	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	simd_sttni	19.75044478	p0.c0.undefined	created from cdr0a		2244	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_128_p0	3.9	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11619	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_256_p0	3.9	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11627	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	fma_ps_pd_512_p0	3.9	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11643	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11787	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	3.51	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11829	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	3.51	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11794	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	3.9	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11901	
fmarndp0v0hd	fmarndd	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	3.9	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11908	
fmap1v1ctls	fmactls	fma	exe	core0	vex	si_mull_256_p1	6.845231172	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12177	
fmap1v1ctls	fmactls	fma	exe	core0	vex	si_mull_512_p0	6.845231172	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12209	
fmap1v1ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	6.055871182	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11960	
fmap1v1ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	6.055871182	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11932	
fmap1v1ctls	fmactls	fma	exe	core0	vex	idle	1.831371682				2237	
fmap1v1ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_256_p1	10.47957613	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11710	
fmap1v1ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_512_p0	10.47957613	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11714	
fmap1v1ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	4.978723693	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11846	
fmap1v1ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	4.978723693	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11818	
fmap1v0ctls	fmactls	fma	exe	core0	vex	si_mull_512_p0	6.845231172	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12201	
fmap1v0ctls	fmactls	fma	exe	core0	vex	si_mull_256_p1	6.845231172	p0.c0.t0.simul.SMAC.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		12169	
fmap1v0ctls	fmactls	fma	exe	core0	vex	si_mull_128_p1	6.845231172	p0.c0.t0.simul.SMAC.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port1.skl_execution_count_simd_fp	created from cdr0a		12161	
fmap1v0ctls	fmactls	fma	exe	core0	vex	si_mull_64_p1	6.845231172	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		12157	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	6.055871182	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11953	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_256_p1	6.055871182	p0.c0.t0.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11925	
fmap1v0ctls	fmactls	fma	exe	core0	vex	fma_ss_128_p1	7.638702416	p0.c0.t0.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11702	
fmap1v0ctls	fmactls	fma	exe	core0	vex	idle	1.754187435				2231	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_128_p1	6.055871182	p0.c0.t0.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11918	
fmap1v0ctls	fmactls	fma	exe	core0	vex	fma_sd_128_p1	8.164942409	p0.c0.t0.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11704	
fmap1v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_128_p1	10.47957613	p0.c0.t0.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11706	
fmap1v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_256_p1	10.47957613	p0.c0.t0.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11709	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ss_128_p1	4.978723693	p0.c0.t0.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11755	
fmap1v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_512_p0	10.47957613	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11713	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_sd_128_p1	4.978723693	p0.c0.t0.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11759	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_128_p1	4.978723693	p0.c0.t0.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11804	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_256_p1	4.978723693	p0.c0.t0.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port1.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port1.skl_execution_count_simd_fp	created from cdr0a		11811	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ss_128_p1	6.055871182	p0.c0.t0.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11865	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	4.978723693	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11839	
fmap1v0ctls	fmactls	fma	exe	core0	vex	pfp_add_sd_128_p1	6.055871182	p0.c0.t0.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		11869	
fmap0v1ctls	fmactls	fma	exe	core0	vex	si_mull_512_p0	6.845231172	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12193	
fmap0v1ctls	fmactls	fma	exe	core0	vex	si_mull_256_p0	6.845231172	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12149	
fmap0v1ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	6.055871182	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11946	
fmap0v1ctls	fmactls	fma	exe	core0	vex	idle	2.034857425				2221	
fmap0v1ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	6.055871182	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11911	
fmap0v1ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_256_p0	10.47957613	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11708	
fmap0v1ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_512_p0	10.47957613	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11712	
fmap0v1ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	4.978723693	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11797	
fmap0v1ctls	fmactls	fma	exe	core0	vex	div_gsse	3.239664964	p0.c0.t0.fdiv.DIV_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		2215	
fmap0v1ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	4.978723693	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11832	
fmap0v0ctls	fmactls	fma	exe	core0	vex	si_mull_512_p0	6.845231172	p0.c0.t0.simulV.SMAC.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.simulV.SMAC.V512.port0.skl_execution_count_simd_fp	created from cdr0a		12185	
fmap0v0ctls	fmactls	fma	exe	core0	vex	si_mull_256_p0	6.845231172	p0.c0.t0.simul.SMAC.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		12141	
fmap0v0ctls	fmactls	fma	exe	core0	vex	si_mull_128_p0	6.845231172	p0.c0.t0.simul.SMAC.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.simul.SMAC.H128.port0.skl_execution_count_simd_fp	created from cdr0a		12133	
fmap0v0ctls	fmactls	fma	exe	core0	vex	si_mull_64_p0	6.845231172	p0.c0.t0.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp+p0.c0.t1.simd_imul.MUL.D64.port1.skl_execution_count_simd_fp	created from cdr0a		12129	
fmap0v0ctls	fmactls	fma	exe	core0	vex	idle	0.989361714				2213	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	6.055871182	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11939	
fmap0v0ctls	fmactls	fma	exe	core0	vex	fma_ss_128_p0	7.638702416	p0.c0.t0.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11701	
fmap0v0ctls	fmactls	fma	exe	core0	vex	fma_sd_128_p0	8.164942409	p0.c0.t0.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11703	
fmap0v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_128_p0	10.4	p0.c0.t0.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11705	
fmap0v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_256_p0	10.47957613	p0.c0.t0.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11707	
fmap0v0ctls	fmactls	fma	exe	core0	vex	fma_ps_pd_512_p0	10.47957613	p0.c0.t0.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.FMA_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11711	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ss_128_p0	4.978723693	p0.c0.t0.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11747	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_sd_128_p0	6.845231172	p0.c0.t0.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11751	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_128_p0	4.978723693	p0.c0.t0.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11783	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_256_p0	4.978723693	p0.c0.t0.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11790	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_mull_ps_pd_512_p0	4.978723693	p0.c0.t0.fma.MUL.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.MUL.V512.port0.skl_execution_count_simd_fp	created from cdr0a		11825	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ss_128_p0	6.055871182	p0.c0.t0.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11857	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_add_sd_128_p0	6.055871182	p0.c0.t0.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11861	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_128_p0	6.055871182	p0.c0.t0.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		11897	
fmap0v0ctls	fmactls	fma	exe	core0	vex	pfp_add_ps_pd_256_p0	6.055871182	p0.c0.t0.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PD.Y256.port0.skl_execution_count_simd_fp+p0.c0.t0.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp+p0.c0.t1.fp_add.ADD_PS.Y256.port0.skl_execution_count_simd_fp	created from cdr0a		11904	
fmap0v0ctls	fmactls	fma	exe	core0	vex	div_pk128b_scalar	6.532776179	p0.c0.t0.fdiv.DIV_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_SD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_SS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_SD.H128.port0.skl_execution_count_simd_fp	created from cdr0a		2203	
fmap0v0ctls	fmactls	fma	exe	core0	vex	div_pk128b	2.104959976	p0.c0.t0.fdiv.DIV_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.DIV_PS.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PD.H128.port0.skl_execution_count_simd_fp+p0.c0.t0.fdiv.SQRT_PS.H128.port0.skl_execution_count_simd_fp	created from cdr0a		2202	
fmap0v0ctls	fmactls	fma	exe	core0	vex	simd_sttni	19.75044478	p0.c0.undefined	created from cdr0a		2214	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_sd_128_p1	5	p0.c0.t0.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SD.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15547	
fmaalgp1v0ld	fmaalgd	fma	exe	core0	vex	pfp_mull_ss_128_p1	5	p0.c0.t0.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp+p0.c0.t1.fp_mul.MUL_SS.H128.port1.skl_execution_count_simd_fp	created from cdr0a		15548	
fmanormp1v1hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		16729	
fmanormp1v1ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		16728	
fmanormp1v0hd	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		16727	
fmanormp1v0ld	fmanormd	fma	exe	core0	vex	pfp_add_ps_pd_512_p0	16.9	p0.c0.t0.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PD.V512.port0.skl_execution_count_simd_fp+p0.c0.t0.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp+p0.c0.t1.fma.ADD_PS.V512.port0.skl_execution_count_simd_fp	created from cdr0a		16726	
mltagctls0	mltagctls	mlc	mlc	core0		snoop_event	1.95	p0.c0.snoop_probe_l2			16871	
mltagctls0	mltagctls	mlc	mlc	core0		data_write	30	p0.c0.l2_fill			16869	
mltagctls0	mltagctls	mlc	mlc	core0		mlc_evictions	22.08	p0.c0.l2_evict			16870	
mltagctls0	mltagctls	mlc	mlc	core0		data_read	21.2	p0.c0.l2_hit			16868	
mlsrvpimux	mlsrvpimux	mlc	mlc	core0		data_read	0.1	1			16734	
mlsrvpimux	mlsrvpimux	mlc	mlc	core0		snoop_hitm	0.1	1			16733	
mlsrvpimux	mlsrvpimux	mlc	mlc	core0		idle	0.1				16732	
mltagarym11	mltagarym	mlc	mlc	core0		idle	0.13				16680	
mltagarym11	mltagarym	mlc	mlc	core0		tag_write	5.97	p0.c0.l2_fill			16679	
mltagarym11	mltagarym	mlc	mlc	core0		tag_lookup	10.01	p0.c0.l2_hit + p0.c0.l2_miss			16678	
mltagarym11	mltagarym	mlc	mlc	core0		snoop_event	4.66	p0.c0.snoop_probe_l2			16677	
mltagarym10	mltagarym	mlc	mlc	core0		idle	0.13				16674	
mltagarym10	mltagarym	mlc	mlc	core0		tag_write	5.97	p0.c0.l2_fill			16673	
mltagarym10	mltagarym	mlc	mlc	core0		tag_lookup	10.01	p0.c0.l2_hit + p0.c0.l2_miss			16672	
mltagarym10	mltagarym	mlc	mlc	core0		snoop_event	4.66	p0.c0.snoop_probe_l2			16671	
mltagarym01	mltagarym	mlc	mlc	core0		tag_write	5.97	p0.c0.l2_fill			16667	
mltagarym01	mltagarym	mlc	mlc	core0		idle	0.13				16668	
mltagarym01	mltagarym	mlc	mlc	core0		tag_lookup	10.01	p0.c0.l2_hit + p0.c0.l2_miss			16666	
mltagarym01	mltagarym	mlc	mlc	core0		snoop_event	4.66	p0.c0.snoop_probe_l2			16665	
mltagarym00	mltagarym	mlc	mlc	core0		idle	0.13				16662	
mltagarym00	mltagarym	mlc	mlc	core0		tag_write	5.97	p0.c0.l2_fill			16661	
mltagarym00	mltagarym	mlc	mlc	core0		tag_lookup	10.01	p0.c0.l2_hit + p0.c0.l2_miss			16660	
mltagarym00	mltagarym	mlc	mlc	core0		snoop_event	4.66	p0.c0.snoop_probe_l2			16659	
mlsqrtrs	mlsqrtrs	mlc	mlc	core0		idle	1				16658	
mlbgfd	mlbgfd	mlc	mlc	core0		idle	0.1				16656	
mlpbistd	mlpbistd	mlc	mlc	core0		idle	1.4				16209	
mlodlats	mlodlats	mlc	mlc	core0		idle	0.3				16263	
mlstlruarym1	mlstlruarym	mlc	mlc	core0		idle	2.43				15213	
mlstlruarym1	mlstlruarym	mlc	mlc	core0		snoop_event	6.69	p0.c0.snoop_probe_l2			15212	
mlstlruarym1	mlstlruarym	mlc	mlc	core0		lru_upd_state_rd	14.11	p0.c0.l2_hit			15211	
mlstlruarym1	mlstlruarym	mlc	mlc	core0		lru_upd_state_wr	17.95	p0.c0.l2_fill			15210	
mlstlruarym1	mlstlruarym	mlc	mlc	core0		fills	17.95	p0.c0.l2_fill			15209	
mlstlruarym0	mlstlruarym	mlc	mlc	core0		idle	2.43				15208	
mlstlruarym0	mlstlruarym	mlc	mlc	core0		snoop_event	6.69	p0.c0.snoop_probe_l2			15207	
mlstlruarym0	mlstlruarym	mlc	mlc	core0		lru_upd_state_rd	14.11	p0.c0.l2_hit			15206	
mlstlruarym0	mlstlruarym	mlc	mlc	core0		lru_upd_state_wr	17.95	p0.c0.l2_fill			15205	
mlstlruarym0	mlstlruarym	mlc	mlc	core0		fills	17.95	p0.c0.l2_fill			15204	
mlsrvmux11	mlsrvmux	mlc	mlc	core0		idle	0.52				15203	
mlsrvmux11	mlsrvmux	mlc	mlc	core0		data_read	16.41	p0.c0.l2_hit			15202	
mlsrvmux10	mlsrvmux	mlc	mlc	core0		idle	0.52				15201	
mlsrvmux10	mlsrvmux	mlc	mlc	core0		data_read	16.41	p0.c0.l2_hit			15200	
mlsrvmux01	mlsrvmux	mlc	mlc	core0		idle	0.52				15199	
mlsrvmux01	mlsrvmux	mlc	mlc	core0		data_read	16.41	p0.c0.l2_hit			15198	
mlsrvmux00	mlsrvpimux	mlc	mlc	core0		idle	0.52				15197	
mlsrvmux00	mlsrvpimux	mlc	mlc	core0		data_read	16.41	p0.c0.l2_hit			15196	
mlsqs1	mlsqs	mlc	mlc	core0		wb_request	9.15	p0.c0.wbfifo_write			15195	
mlsqs1	mlsqs	mlc	mlc	core0		sq_reject	8.63	p0.c0.l2_req_recycle			15194	
mlsqs1	mlsqs	mlc	mlc	core0		sq_promotion	8.72	p0.c0.sq_promote			15193	
mlsqs1	mlsqs	mlc	mlc	core0		sq_fifo_push	9.15	p0.c0.sqfifo_write			15191	
mlsqs1	mlsqs	mlc	mlc	core0		sq_go	8.6	p0.c0.snoop_probe_l2			15192	
mlsqs1	mlsqs	mlc	mlc	core0		sq_fifo_bypass	10.56	p0.c0.sqfifo_bypass + p0.c0.sqfifo_skid_bypass			15190	
mlsqs1	mlsqs	mlc	mlc	core0		snoop_probe	8.6	p0.c0.snoop_probe_l2			15189	
mlsqs1	mlsqs	mlc	mlc	core0		request_to_idi	9.17	p0.c0.sq_xsched_bypass+p0.c0.sq_xsched_write			15187	
mlsqs1	mlsqs	mlc	mlc	core0		snoop_confirm	8.62	p0.c0.snoop_confirm_l2			15188	
mlsqs1	mlsqs	mlc	mlc	core0		mlc_miss	8.36	p0.c0.l2_miss			15186	
mlsqs1	mlsqs	mlc	mlc	core0		mlc_hit	9.55	p0.c0.l2_hit			15185	
mlsqs1	mlsqs	mlc	mlc	core0		mlc_grant	9.69	p0.c0.l2_grant			15184	
mlsqs1	mlsqs	mlc	mlc	core0		mlc_fill	8.79	p0.c0.l2_fill			15183	
mlsqs1	mlsqs	mlc	mlc	core0		mlc_evict	8.6	p0.c0.l2_evict			15182	
mlsqs1	mlsqs	mlc	mlc	core0		lru_hint	8.62	p0.c0.pdt_sq_lru_hint			15181	
mltagary00m				core0		snoop_event	0	p0.c0.snoop_probe_l2			16884	
mltagary00m				core0		tag_write	0	p0.c0.l2_fill			16886	
mltagary01m				core0		snoop_event	0	p0.c0.snoop_probe_l2			16887	
mltagary01m				core0		tag_write	0	p0.c0.l2_fill			16889	
mlsqs1	mlsqs	mlc	mlc	core0		ifu_nack	8.62	p0.c0.l2_nack			15180	
mlsqs1	mlsqs	mlc	mlc	core0		idle	1.45				15179	
mlsqs1	mlsqs	mlc	mlc	core0		idi_data_no_bypass	10.13	p0.c0.chunk_return			15178	
mlsqs1	mlsqs	mlc	mlc	core0		idi_data_bypass	8.31	p0.c0.sq_to_core_data_bypass			15177	
mlsqs1	mlsqs	mlc	mlc	core0		uncore_req	8.62	p0.c0.reqs_to_uncore			15176	
mlsqs1	mlsqs	mlc	mlc	core0		tag_lookup	9.28	p0.c0.l2_hit + p0.c0.l2_miss			15175	
mlsqs1	mlsqs	mlc	mlc	core0		snoop_event	8.6	p0.c0.snoop_probe_l2			15174	
mlsqs1	mlsqs	mlc	mlc	core0		sq_alloc	9.54	p0.c0.num_l2q_alloc			15173	
mlsqs0	mlsqs	mlc	mlc	core0		wb_request	9.15	p0.c0.wbfifo_write			15172	
mlsqs0	mlsqs	mlc	mlc	core0		sq_reject	8.63	p0.c0.l2_req_recycle			15171	
mlsqs0	mlsqs	mlc	mlc	core0		sq_promotion	8.72	p0.c0.sq_promote			15170	
mlsqs0	mlsqs	mlc	mlc	core0		sq_go	8.6	p0.c0.snoop_probe_l2			15169	
mlsqs0	mlsqs	mlc	mlc	core0		sq_fifo_push	9.15	p0.c0.sqfifo_write			15168	
mlsqs0	mlsqs	mlc	mlc	core0		sq_fifo_bypass	10.56	p0.c0.sqfifo_bypass + p0.c0.sqfifo_skid_bypass			15167	
mlsqs0	mlsqs	mlc	mlc	core0		snoop_confirm	8.62	p0.c0.snoop_confirm_l2			15165	
mlsqs0	mlsqs	mlc	mlc	core0		snoop_probe	8.6	p0.c0.snoop_probe_l2			15166	
mlsqs0	mlsqs	mlc	mlc	core0		request_to_idi	9.17	p0.c0.sq_xsched_bypass+p0.c0.sq_xsched_write			15164	
mlsqs0	mlsqs	mlc	mlc	core0		mlc_miss	8.36	p0.c0.l2_miss			15163	
mlsqs0	mlsqs	mlc	mlc	core0		mlc_hit	9.55	p0.c0.l2_hit			15162	
mlsqs0	mlsqs	mlc	mlc	core0		mlc_grant	9.69	p0.c0.l2_grant			15161	
mlsqs0	mlsqs	mlc	mlc	core0		mlc_fill	8.79	p0.c0.l2_fill			15160	
mlsqs0	mlsqs	mlc	mlc	core0		mlc_evict	8.6	p0.c0.l2_evict			15159	
mlsqs0	mlsqs	mlc	mlc	core0		lru_hint	8.62	p0.c0.pdt_sq_lru_hint			15158	
mlsqs0	mlsqs	mlc	mlc	core0		ifu_nack	8.62	p0.c0.l2_nack			15157	
mlsqs0	mlsqs	mlc	mlc	core0		idle	1.45				15156	
mlsqs0	mlsqs	mlc	mlc	core0		idi_data_no_bypass	10.13	p0.c0.chunk_return			15155	
mlsqs0	mlsqs	mlc	mlc	core0		idi_data_bypass	8.31	p0.c0.sq_to_core_data_bypass			15154	
mlsqs0	mlsqs	mlc	mlc	core0		uncore_req	8.62	p0.c0.reqs_to_uncore			15153	
mlsqs0	mlsqs	mlc	mlc	core0		tag_lookup	9.28	p0.c0.l2_hit + p0.c0.l2_miss			15152	
mlsqs0	mlsqs	mlc	mlc	core0		snoop_event	8.6	p0.c0.snoop_probe_l2			15151	
mlsqs0	mlsqs	mlc	mlc	core0		sq_alloc	9.54	p0.c0.num_l2q_alloc			15150	
mlsqd1	mlsqd	mlc	mlc	core0		sq_write_tag	2.92	p0.c0.l2_evict			15149	
mlsqd1	mlsqd	mlc	mlc	core0		sq_write	6.23	p0.c0.sq_alloc			15148	
mltagary00m				core0		tag_lookup	0	p0.c0.l2_hit + p0.c0.l2_miss			16885	
mltagary00m				core0		idle	0				16853	
mltagary01m				core0		tag_lookup	0	p0.c0.l2_hit + p0.c0.l2_miss			16888	
mltagary01m				core0		idle	0				16854	
mltagary10m				core0		snoop_event	0	p0.c0.snoop_probe_l2			11563	
mltagary10m				core0		tag_lookup	0	p0.c0.l2_hit + p0.c0.l2_miss			11564	
mltagary10m				core0		tag_write	0	p0.c0.l2_fill			11565	
mltagary10m				core0		idle	0				11566	
mltagary11m				core0		snoop_event	0	p0.c0.snoop_probe_l2			11567	
mltagary11m				core0		tag_lookup	0	p0.c0.l2_hit + p0.c0.l2_miss			11568	
mltagary11m				core0		tag_write	0	p0.c0.l2_fill			11569	
mltagary11m				core0		idle	0				11570	
mlsqd1	mlsqd	mlc	mlc	core0		sq_read_evict	0.77	p0.c0.l2_evict+p0.c0.l2_grant+p0.c0.l2_fill			15147	
mlsqd1	mlsqd	mlc	mlc	core0		sq_match	1.96	p0.c0.l2_grant+p0.c0.snoop_probe_l2			15146	
mlsqd1	mlsqd	mlc	mlc	core0		idle	1.53				15145	
mlsqd0	mlsqd	mlc	mlc	core0		sq_write_tag	2.92	p0.c0.l2_evict			15144	
mlsqd0	mlsqd	mlc	mlc	core0		sq_write	6.23	p0.c0.sq_alloc			15143	
mlsqd0	mlsqd	mlc	mlc	core0		sq_read_evict	0.77	p0.c0.l2_evict+p0.c0.l2_grant+p0.c0.l2_fill			15142	
mlsqd0	mlsqd	mlc	mlc	core0		sq_match	1.96	p0.c0.l2_grant+p0.c0.snoop_probe_l2			15141	
mlsqd0	mlsqd	mlc	mlc	core0		idle	1.53				15140	
mlsqbd1	mlsqbd	mlc	mlc	core0		write_to_snoop_db	2.62	p0.c0.snoop_hitm_l2			15139	
mlsqbd1	mlsqbd	mlc	mlc	core0		write_from_dcu	5.76	p0.c0.wbfifo_write			15137	
mlsqbd1	mlsqbd	mlc	mlc	core0		write_from_uncore	4.6	p0.c0.mlc_recvd_data			15138	
mlsqbd1	mlsqbd	mlc	mlc	core0		uncore_mux_dcu	4.31	p0.c0.sq_to_core_data_bypass			15136	
mlsqbd1	mlsqbd	mlc	mlc	core0		pics_mux_dcu	0.87	p0.c0.xapic_transaction			15135	
mlsqbd1	mlsqbd	mlc	mlc	core0		mlc_mux_dcu	0.9	p0.c0.l2_hit			15134	
mlsqbd1	mlsqbd	mlc	mlc	core0		idle	0.5				15133	
mlsqbd1	mlsqbd	mlc	mlc	core0		dcu_read	3.52	p0.c0.chunk_return			15132	
mlsqbd1	mlsqbd	mlc	mlc	core0		mlc_evictions	7.28	p0.c0.l2_evict			15131	
mlsqbd1	mlsqbd	mlc	mlc	core0		data_from_llc	4.25	p0.c0.l2_fill			15130	
mlsqbd0	mlsqbd	mlc	mlc	core0		write_to_snoop_db	2.62	p0.c0.snoop_hitm_l2			15129	
mlsqbd0	mlsqbd	mlc	mlc	core0		write_from_uncore	4.6	p0.c0.mlc_recvd_data			15128	
mlsqbd0	mlsqbd	mlc	mlc	core0		write_from_dcu	5.76	p0.c0.wbfifo_write			15127	
mlsqbd0	mlsqbd	mlc	mlc	core0		uncore_mux_dcu	4.31	p0.c0.sq_to_core_data_bypass			15126	
mlsqbd0	mlsqbd	mlc	mlc	core0		pics_mux_dcu	0.87	p0.c0.xapic_transaction			15125	
mlsqbd0	mlsqbd	mlc	mlc	core0		mlc_mux_dcu	0.9	p0.c0.l2_hit			15124	
mlsqbd0	mlsqbd	mlc	mlc	core0		idle	0.5				15123	
mlsqbd0	mlsqbd	mlc	mlc	core0		mlc_evictions	7.28	p0.c0.l2_evict			15121	
mlsqbd0	mlsqbd	mlc	mlc	core0		dcu_read	3.52	p0.c0.chunk_return			15122	
mlsqbd0	mlsqbd	mlc	mlc	core0		data_from_llc	4.25	p0.c0.l2_fill			15120	
mlsnpc	mlsnpc	mlc	mlc	core0		snp_write	1.89	p0.c0.snoop_probe_l2			15119	
mlsnpc	mlsnpc	mlc	mlc	core0		snp_read	1.83	p0.c0.snoop_probe_l2			15118	
mlsnpc	mlsnpc	mlc	mlc	core0		snp_match_full	0.26	p0.c0.l2_grant			15116	
mlsnpc	mlsnpc	mlc	mlc	core0		snp_match_half	0.98	p0.c0.l2_fill			15117	
mlsnpc	mlsnpc	mlc	mlc	core0		idle	1.63				15114	
mlsnpc	mlsnpc	mlc	mlc	core0		snoop_event	4.08	p0.c0.snoop_probe_l2			15115	
mlprefc	mlprefc	mlc	mlc	core0		write_match_prefd	6.15	p0.c0.l2_spatial_train+ p0.c0.l2_streamer_train			15113	
mlprefc	mlprefc	mlc	mlc	core0		idle	2.09				15112	
mlfecorrd	mlfecorrd	mlc	mlc	core0		read_mlcc_t_dcu	10.47	p0.c0.l2_hit			15110	
mlprefc	mlprefc	mlc	mlc	core0		prefetchers	18.54	p0.c0.l2_streamer + p0.c0.l2_spatial+p0.c0.l2_kickstart			15111	
mlfecorrd	mlfecorrd	mlc	mlc	core0		idle	0.56				15109	
mleccred1	mleccred	mlc	mlc	core0		write_mlcc	3.5	p0.c0.l2_fill+ p0.c0.wbfifo_write			15108	
mleccred1	mleccred	mlc	mlc	core0		read_mlcc_t_sq	2.84	p0.c0.l2_hit+ p0.c0.l2_evict+p0.c0.snoop_hitm_l2			15107	
mleccred1	mleccred	mlc	mlc	core0		idle	0.84				15105	
mleccred1	mleccred	mlc	mlc	core0		read_mlcc_t_dcu	2.58	p0.c0.l2_hit			15106	
mleccred1	mleccred	mlc	mlc	core0		cache_write	3.32	p0.c0.wbfifo_write+p0.c0.l2_fill-p0.c0.fill_dropped			15104	
mleccred1	mleccred	mlc	mlc	core0		cache_read_to_sqdb	2.98	p0.c0.l2_evict			15103	
mleccred1	mleccred	mlc	mlc	core0		cache_read_to_core	2.48	p0.c0.l2_hit-p0.c0.l2_mlc_prefetch_rqsts_hit-p0.c0.llc_prefetch_rqsts_hit			15102	
mleccred0	mleccred	mlc	mlc	core0		read_mlcc_t_sq	2.84	p0.c0.l2_hit+ p0.c0.l2_evict+p0.c0.snoop_hitm_l2			15100	
mleccred0	mleccred	mlc	mlc	core0		write_mlcc	3.5	p0.c0.l2_fill+ p0.c0.wbfifo_write			15101	
mleccred0	mleccred	mlc	mlc	core0		read_mlcc_t_dcu	2.58	p0.c0.l2_hit			15099	
mleccred0	mleccred	mlc	mlc	core0		cache_write	3.32	p0.c0.wbfifo_write+p0.c0.l2_fill-p0.c0.fill_dropped			15097	
mleccred0	mleccred	mlc	mlc	core0		idle	0.84				15098	
mleccred0	mleccred	mlc	mlc	core0		cache_read_to_sqdb	2.98	p0.c0.l2_evict			15096	
mleccd1	mleccd	mlc	mlc	core0		write_mlcc	17.47	p0.c0.l2_fill+ p0.c0.wbfifo_write			15094	
mleccred0	mleccred	mlc	mlc	core0		cache_read_to_core	2.48	p0.c0.l2_hit-p0.c0.l2_mlc_prefetch_rqsts_hit-p0.c0.llc_prefetch_rqsts_hit			15095	
mleccd1	mleccd	mlc	mlc	core0		read_mlcc_t_sq	15.91	p0.c0.l2_hit+ p0.c0.l2_evict+p0.c0.snoop_hitm_l2			15093	
mleccd1	mleccd	mlc	mlc	core0		idle	2.82				15091	
mleccd1	mleccd	mlc	mlc	core0		read_mlcc_t_dcu	15.31	p0.c0.l2_hit			15092	
mleccd1	mleccd	mlc	mlc	core0		cache_read_to_sqdb	16.24	p0.c0.l2_evict			15089	
mleccd1	mleccd	mlc	mlc	core0		cache_write	17.04	p0.c0.wbfifo_write+p0.c0.l2_fill-p0.c0.fill_dropped			15090	
mleccd1	mleccd	mlc	mlc	core0		cache_read_to_core	15.09	p0.c0.l2_hit-p0.c0.l2_mlc_prefetch_rqsts_hit-p0.c0.llc_prefetch_rqsts_hit			15088	
mleccd0	mleccd	mlc	mlc	core0		write_mlcc	17.47	p0.c0.l2_fill+ p0.c0.wbfifo_write			15087	
mleccd0	mleccd	mlc	mlc	core0		read_mlcc_t_sq	15.91	p0.c0.l2_hit+ p0.c0.l2_evict+p0.c0.snoop_hitm_l2			15086	
mleccd0	mleccd	mlc	mlc	core0		read_mlcc_t_dcu	15.31	p0.c0.l2_hit			15085	
mleccd0	mleccd	mlc	mlc	core0		idle	2.82				15084	
mleccd0	mleccd	mlc	mlc	core0		cache_write	17.04	p0.c0.wbfifo_write+p0.c0.l2_fill-p0.c0.fill_dropped			15083	
mleccd0	mleccd	mlc	mlc	core0		cache_read_to_core	15.09	p0.c0.l2_hit-p0.c0.l2_mlc_prefetch_rqsts_hit-p0.c0.llc_prefetch_rqsts_hit			15081	
mleccd0	mleccd	mlc	mlc	core0		cache_read_to_sqdb	16.24	p0.c0.l2_evict			15082	
mldatary113m	mldatarym	mlc	mlc	core0		idle	0.01				15080	
mldatary113m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15079	
mldatary113m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15078	
mldatary113m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15077	
mldatary112m	mldatarym	mlc	mlc	core0		idle	0.01				15076	
mldatary112m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15075	
mldatary112m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15074	
mldatary112m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15073	
mldatary111m	mldatarym	mlc	mlc	core0		idle	0.01				15072	
mldatary111m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15071	
mldatary111m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15070	
mldatary111m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15069	
mldatary110m	mldatarym	mlc	mlc	core0		idle	0.01				15068	
mldatary110m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15067	
mldatary110m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15066	
mldatary110m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15065	
mldatary103m	mldatarym	mlc	mlc	core0		idle	0.01				15064	
mldatary103m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15063	
mldatary103m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15062	
mldatary103m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15061	
mldatary102m	mldatarym	mlc	mlc	core0		idle	0.01				15060	
mldatary102m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15059	
mldatary102m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15058	
mldatary102m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15057	
mldatary101m	mldatarym	mlc	mlc	core0		idle	0.01				15056	
mldatary101m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15055	
mldatary101m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15054	
mldatary101m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15053	
mldatary100m	mldatarym	mlc	mlc	core0		idle	0.01				15052	
mldatary100m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15051	
mldatary100m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15050	
mldatary100m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15049	
mldatary013m	mldatarym	mlc	mlc	core0		idle	0.01				15048	
mldatary013m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15047	
mldatary013m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15046	
mldatary013m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15045	
mldatary012m	mldatarym	mlc	mlc	core0		idle	0.01				15044	
mldatary012m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15043	
mldatary012m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15042	
mldatary012m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15041	
mldatary011m	mldatarym	mlc	mlc	core0		idle	0.01				15040	
mldatary011m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15039	
mldatary011m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15038	
mldatary011m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15037	
mldatary010m	mldatarym	mlc	mlc	core0		idle	0.01				15036	
mldatary010m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15035	
mldatary010m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15034	
mldatary010m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15033	
mldatary003m	mldatarym	mlc	mlc	core0		idle	0.01				15032	
mldatary003m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15031	
mldatary003m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15030	
mldatary003m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15029	
mldatary002m	mldatarym	mlc	mlc	core0		idle	0.01				15028	
mldatary002m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15027	
mldatary002m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15026	
mldatary002m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15025	
mldatary001m	mldatarym	mlc	mlc	core0		idle	0.01				15024	
mldatary001m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15023	
mldatary001m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15022	
mldatary001m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15021	
mldatary000m	mldatarym	mlc	mlc	core0		idle	0.01				15020	
mldatary000m	mldatarym	mlc	mlc	core0		snoop_hitm	1.76	p0.c0.snoop_hitm_l2			15019	
mldatary000m	mldatarym	mlc	mlc	core0		data_write	12.01	p0.c0.l2_fill			15018	
mldatary000m	mldatarym	mlc	mlc	core0		data_read	10.08	p0.c0.l2_hit			15017	
mlcorrd	mlcorrd	mlc	mlc	core0		read_mlcc_t_dcu	24.43	p0.c0.l2_hit			15006	
mlcorrd	mlcorrd	mlc	mlc	core0		idle	1.3				15005	
mlpics	mlpics	mlc	mlc	core0		snoop_event	12.39	p0.c0.snoop_probe_l2			7544	
mlpics	mlpics	mlc	mlc	core0		mlc_evictions	12.38	p0.c0.l2_evict			7543	
mlpics	mlpics	mlc	mlc	core0		data_read	1.55	p0.c0.l2_hit			7542	
mlpics	mlpics	mlc	mlc	core0		data_from_llc	4.12	p0.c0.l2_fill			7541	
mltaidcode	mltaidcode	mlc	mlc	core0		idle	0				3196	
mltadregs	mltadregs	mlc	mlc	core0		idle	3.43				1512	
mltadregs	mltadregs	mlc	mlc	core0		tap_event	1.4	0			1511	
mlpics	mlpics	mlc	mlc	core0		idle	6.77				1473	
mlpics	mlpics	mlc	mlc	core0		pic_event	2.21	p0.c0.PIC.event			1472	
mlidirepd	mlidirepd	mlc	mlc	core0		u2cdata	14.62	p0.c0.l2_evict + p0.c0.snoop_hitm_l2+ p0.c0.snoop_confirm_dcu			1471	
mlidirepd	mlidirepd	mlc	mlc	core0		idle	0.6				1470	
mlidirepd	mlidirepd	mlc	mlc	core0		c2udata	24.19	p0.c0.mlc_recvd_data			1469	
mlidictrls	mlidictrls	mlc	mlc	core0		idle	6.03				1468	
mlidictrls	mlidictrls	mlc	mlc	core0		snoop_event	39.68	p0.c0.snoop_probe_l2			1467	
mlidictrls	mlidictrls	mlc	mlc	core0		mlc_evictions	39.67	p0.c0.l2_evict			1466	
mlidictrls	mlidictrls	mlc	mlc	core0		data_read	12.87	p0.c0.l2_hit			1465	
mlidictrls	mlidictrls	mlc	mlc	core0		data_from_llc	23.65	p0.c0.l2_fill			1464	
mldfxd	mldfxd	mlc	mlc	core0		idle	0.4				1457	
mldfxd	mldfxd	mlc	mlc	core0		testability	1.77	p0.c0.MLC.dft			1456	
mlctlc	mlctlc	mlc	mlc	core0		snoop_event	11.04	p0.c0.snoop_probe_l2			1316	
mlctlc	mlctlc	mlc	mlc	core0		idle	1.3				1317	
mlctlc	mlctlc	mlc	mlc	core0		mlc_evictions	11.04	p0.c0.l2_evict			1315	
mlctlc	mlctlc	mlc	mlc	core0		data_write	9.11	p0.c0.l2_fill			1314	
mlctlc	mlctlc	mlc	mlc	core0		data_read	7.05	p0.c0.l2_hit			1313	
