
---------- Begin Simulation Statistics ----------
final_tick                                26096007500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    517                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628432                       # Number of bytes of host memory used
host_op_rate                                      529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31059.03                       # Real time elapsed on the host
host_tick_rate                                 591199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16044252                       # Number of instructions simulated
sim_ops                                      16437040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018362                       # Number of seconds simulated
sim_ticks                                 18362072500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.248463                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  701353                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               721197                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                942                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7540                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            726839                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9080                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10881                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1801                       # Number of indirect misses.
system.cpu.branchPred.lookups                  794220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25190                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4864413                       # Number of instructions committed
system.cpu.committedOps                       4943370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141114                       # CPI: cycles per instruction
system.cpu.discardedOps                         19132                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2689651                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            171084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1330844                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4647860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      875                       # number of quiesce instructions executed
system.cpu.numCycles                         15279676                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       875                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3388976     68.56%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2387      0.05%     68.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 185245      3.75%     72.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1366762     27.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4943370                       # Class of committed instruction
system.cpu.quiesceCycles                     14099640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10631816                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1254614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              407728                       # Transaction distribution
system.membus.trans_dist::ReadResp             413967                       # Transaction distribution
system.membus.trans_dist::WriteReq             222185                       # Transaction distribution
system.membus.trans_dist::WriteResp            222185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          630                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5751                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       620829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        620829                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1262902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2521005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       354816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       354816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40221072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1878444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000662                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1877200     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1244      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1878444                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3129413561                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18500125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16062312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3525500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15859155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2462432840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28637250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       844943                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       844943                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2445312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2449408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2594078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13134                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39124992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41292984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4379241375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3538855585                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2201999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3569096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2676822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3569096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9815014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3569096                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2676822                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6245918                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3569096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6245918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6245918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16060932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2676822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6245918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8922740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2676822                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       920375                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3597197                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2676822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8922740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       920375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12519937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       214016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1220608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1241658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39059456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       754498                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       754498    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       754498                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1750052375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2248068000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1751244583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32121864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3569096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1786935543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35690960                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35745420                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71436381                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1786935543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67867285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3569096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1858371924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13041664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45350912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44040192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8355840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       815104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5304320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32121864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1727442477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710250109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2469814450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    977932311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1420500219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2398432530                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32121864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2705374788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2130750328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4868246980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       354880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       356544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       354880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       354880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5545                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5571                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19326794                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90622                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19417416                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19326794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19326794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19326794                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90622                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19417416                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26017792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26099628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13041664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13737472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       406528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              407812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       203776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1416931123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       920375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3481960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421387918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2202801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32121864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710250109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3569096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748143871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2202801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32176324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2127181232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3569096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       920375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3481960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2169531789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    610207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000875569750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              737085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      407811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214648                       # Number of write requests accepted
system.mem_ctrls.readBursts                    407811                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13175114060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2038570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23877606560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       298                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199725                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                407810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  360103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    596                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.199972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.504127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.507605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1033      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1120      2.64%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          676      1.60%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          538      1.27%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          663      1.56%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          644      1.52%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          767      1.81%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      1.41%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36326     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42366                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1037.513995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.852484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           193     49.11%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     12.72%     61.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     62.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          123     31.30%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.51%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      3.05%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.02%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.02%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     546.211196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    202.382809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.594175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     34.35%     34.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.31%     37.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      5.09%     42.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      1.78%     44.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     44.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.78%     46.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     46.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.02%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.76%     48.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.51%     49.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.25%     49.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.25%     49.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.25%     49.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.25%     50.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      3.82%     53.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          181     46.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26093696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13738304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26099564                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13737472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18361853125                       # Total gap between requests
system.mem_ctrls.avgGap                      29498.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26011584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13040576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54460.083413786764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1416593034.364721059799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 920375.409692996298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3478474.447805387899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2307364.814075317699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32121864.239453364164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710190856.723825693130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3569096.026605929248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       406528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       203776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1515290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23806148375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28332675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41610220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23687374625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9329602000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 308510863250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5037610375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75764.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58559.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106915.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41693.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37480023.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1012326.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1513970.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4919541.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9845048280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    993300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7524472345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1750                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10071587.285714                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    12481540.557311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1019375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    371463500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17283368625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8812638875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2416670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2416670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2416670                       # number of overall hits
system.cpu.icache.overall_hits::total         2416670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5545                       # number of overall misses
system.cpu.icache.overall_misses::total          5545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    242400625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242400625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    242400625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242400625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2422215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2422215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2422215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2422215                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43715.171326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43715.171326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43715.171326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43715.171326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    233814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    233814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    233814500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    233814500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002289                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002289                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002289                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002289                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42166.726781                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42166.726781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42166.726781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42166.726781                       # average overall mshr miss latency
system.cpu.icache.replacements                   5356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2416670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2416670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    242400625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242400625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2422215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2422215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43715.171326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43715.171326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    233814500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    233814500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42166.726781                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42166.726781                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.239423                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1561188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            291.483943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.239423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4849974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4849974                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       300765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           300765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       300765                       # number of overall hits
system.cpu.dcache.overall_hits::total          300765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1330                       # number of overall misses
system.cpu.dcache.overall_misses::total          1330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99829625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99829625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99829625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99829625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       302095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       302095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       302095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       302095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75059.868421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75059.868421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75059.868421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75059.868421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.dcache.writebacks::total               630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75462875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75462875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75462875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75462875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19820375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19820375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003390                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73694.213867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73694.213867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73694.213867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73694.213867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.899494                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.899494                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75850.865513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75850.865513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51709875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51709875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19820375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19820375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74402.697842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74402.697842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21661.612022                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21661.612022                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42865625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42865625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       116316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74033.894646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74033.894646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72197.568389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72197.568389                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6498866625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6498866625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10468.046153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10468.046153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        80319                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        80319                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       540510                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       540510                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6243593811                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6243593811                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11551.301199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11551.301199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.724311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.311587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.724311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6176037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6176037                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26096007500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26096283125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    517                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628432                       # Number of bytes of host memory used
host_op_rate                                      529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31059.12                       # Real time elapsed on the host
host_tick_rate                                 591206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16044261                       # Number of instructions simulated
sim_ops                                      16437055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018362                       # Number of seconds simulated
sim_ticks                                 18362348125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.248066                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  701355                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               721202                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                943                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7542                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            726840                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9080                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10882                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1802                       # Number of indirect misses.
system.cpu.branchPred.lookups                  794228                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25193                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4864422                       # Number of instructions committed
system.cpu.committedOps                       4943385                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141199                       # CPI: cycles per instruction
system.cpu.discardedOps                         19139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2689671                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            171085                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1330846                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4648235                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318350                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      875                       # number of quiesce instructions executed
system.cpu.numCycles                         15280117                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       875                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3388984     68.56%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2387      0.05%     68.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 185251      3.75%     72.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1366762     27.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4943385                       # Class of committed instruction
system.cpu.quiesceCycles                     14099640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10631882                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1254623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              407728                       # Transaction distribution
system.membus.trans_dist::ReadResp             413972                       # Transaction distribution
system.membus.trans_dist::WriteReq             222185                       # Transaction distribution
system.membus.trans_dist::WriteResp            222185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          632                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5754                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       620829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        620829                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1262908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2521019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       355008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       355008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40221520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1878448                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000662                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1877204     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1244      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1878448                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3129427061                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18500125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16070062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3525500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15870655                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2462432840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28652250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       844943                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       844943                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2445312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2449408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2594078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13134                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39124992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41292984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4379241375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3538855585                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2201999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3569042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2676782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3569042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9814867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3569042                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2676782                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6245824                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3569042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6245824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6245824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16060691                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2676782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6245824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8922606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2676782                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       920362                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3597143                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2676782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8922606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       920362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12519750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       214016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1220608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1241658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39059456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       754498                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       754498    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       754498                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1750052375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2248068000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1751218296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32121382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3569042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1786908721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35690425                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35744884                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71435308                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1786908721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67866266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3569042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1858344029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13041664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45350912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44040192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8355840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       815104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5304320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32121382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1727416547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710239448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2469777378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    977917632                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1420478896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2398396529                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32121382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2705334180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2130718345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4868173906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       355008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       356672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       355008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       355008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5547                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5573                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19333475                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90620                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19424095                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19333475                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19333475                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19333475                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90620                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19424095                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26017792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26099756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13041664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13737600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       406528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              407814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       203776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1416909854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       920362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3488878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421373553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2209739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32121382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710239448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3569042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748139612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2209739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32175841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2127149302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3569042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       920362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3488878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2169513165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    610207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000875569750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              737091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      407813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    407813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13175114060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2038580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23877659060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       298                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199725                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                407812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  360103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    596                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.199972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.504127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.507605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1033      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1120      2.64%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          676      1.60%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          538      1.27%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          663      1.56%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          644      1.52%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          767      1.81%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      1.41%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36326     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42366                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1037.513995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.852484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           193     49.11%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     12.72%     61.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     62.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          123     31.30%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.51%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      3.05%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.02%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.02%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     546.211196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    202.382809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.594175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     34.35%     34.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.31%     37.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      5.09%     42.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      1.78%     44.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     44.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.78%     46.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     46.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.02%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.76%     48.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.51%     49.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.25%     49.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.25%     49.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.25%     49.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.25%     50.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      3.82%     53.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          181     46.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26093824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13738304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26099692                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13737600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18362295000                       # Total gap between requests
system.mem_ctrls.avgGap                      29499.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26011584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13040576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54459.265949680928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1416571770.828465223312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 920361.594549607718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3485393.020779579412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2307330.179756081663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32121382.079504605383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710180196.521026372910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3569042.453278289642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       406528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       203776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1515290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23806148375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28332675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41662720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23687374625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9329602000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 308510863250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5037610375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75764.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58559.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106915.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41662.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37361789.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1012326.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1513970.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4919541.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9845048280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    993300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7524747970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1750                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10071587.285714                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    12481540.557311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1019375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    371463500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17283644250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8812638875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2416683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2416683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2416683                       # number of overall hits
system.cpu.icache.overall_hits::total         2416683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5547                       # number of overall misses
system.cpu.icache.overall_misses::total          5547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    242531875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242531875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    242531875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242531875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2422230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2422230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2422230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2422230                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002290                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002290                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002290                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002290                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43723.071029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43723.071029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43723.071029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43723.071029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    233940750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    233940750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    233940750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    233940750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42174.283396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42174.283396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42174.283396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42174.283396                       # average overall mshr miss latency
system.cpu.icache.replacements                   5359                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2416683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2416683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    242531875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242531875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2422230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2422230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43723.071029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43723.071029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    233940750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    233940750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42174.283396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42174.283396                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.239434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5874892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5807                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1011.691407                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.239434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4850007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4850007                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       300769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           300769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       300769                       # number of overall hits
system.cpu.dcache.overall_hits::total          300769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1332                       # number of overall misses
system.cpu.dcache.overall_misses::total          1332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99949625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99949625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99949625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99949625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       302101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       302101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       302101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       302101                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004409                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004409                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75037.256006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75037.256006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75037.256006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75037.256006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          632                       # number of writebacks
system.cpu.dcache.writebacks::total               632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75579875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75579875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75579875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75579875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19820375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19820375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73664.595517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73664.595517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73664.595517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73664.595517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.899494                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.899494                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75808.764940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75808.764940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51826875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51826875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19820375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19820375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74357.065997                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74357.065997                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21661.612022                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21661.612022                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42865625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42865625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       116316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74033.894646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74033.894646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72197.568389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72197.568389                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6498866625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6498866625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10468.046153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10468.046153                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        80319                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        80319                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       540510                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       540510                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6243593811                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6243593811                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11551.301199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11551.301199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.724285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              305108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1539                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            198.250812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.724285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6176063                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6176063                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26096283125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
