###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85696   # Number of WRITE/WRITEP commands
num_reads_done                 =       659785   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526692   # Number of read row buffer hits
num_read_cmds                  =       659786   # Number of READ/READP commands
num_writes_done                =        85728   # Number of read requests issued
num_write_row_hits             =        54761   # Number of write row buffer hits
num_act_cmds                   =       164750   # Number of ACT commands
num_pre_cmds                   =       164720   # Number of PRE commands
num_ondemand_pres              =       142728   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9371674   # Cyles of rank active rank.0
rank_active_cycles.1           =      9100138   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       628326   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       899862   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       695740   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10965   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5587   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6985   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1255   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          685   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          893   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1376   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          789   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          629   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20730   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           67   # Write cmd latency (cycles)
write_latency[40-59]           =           60   # Write cmd latency (cycles)
write_latency[60-79]           =          146   # Write cmd latency (cycles)
write_latency[80-99]           =          300   # Write cmd latency (cycles)
write_latency[100-119]         =          568   # Write cmd latency (cycles)
write_latency[120-139]         =         1067   # Write cmd latency (cycles)
write_latency[140-159]         =         1621   # Write cmd latency (cycles)
write_latency[160-179]         =         2260   # Write cmd latency (cycles)
write_latency[180-199]         =         2749   # Write cmd latency (cycles)
write_latency[200-]            =        76852   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       265790   # Read request latency (cycles)
read_latency[40-59]            =        86074   # Read request latency (cycles)
read_latency[60-79]            =        85972   # Read request latency (cycles)
read_latency[80-99]            =        40486   # Read request latency (cycles)
read_latency[100-119]          =        29900   # Read request latency (cycles)
read_latency[120-139]          =        23745   # Read request latency (cycles)
read_latency[140-159]          =        16096   # Read request latency (cycles)
read_latency[160-179]          =        12459   # Read request latency (cycles)
read_latency[180-199]          =         9985   # Read request latency (cycles)
read_latency[200-]             =        89274   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.27794e+08   # Write energy
read_energy                    =  2.66026e+09   # Read energy
act_energy                     =  4.50756e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01596e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.31934e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84792e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67849e+09   # Active standby energy rank.1
average_read_latency           =      116.388   # Average read request latency (cycles)
average_interarrival           =      13.4114   # Average request interarrival latency (cycles)
total_energy                   =  1.65034e+10   # Total energy (pJ)
average_power                  =      1650.34   # Average power (mW)
average_bandwidth              =      6.36171   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       101022   # Number of WRITE/WRITEP commands
num_reads_done                 =       777595   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       624361   # Number of read row buffer hits
num_read_cmds                  =       777594   # Number of READ/READP commands
num_writes_done                =       101050   # Number of read requests issued
num_write_row_hits             =        60952   # Number of write row buffer hits
num_act_cmds                   =       194297   # Number of ACT commands
num_pre_cmds                   =       194265   # Number of PRE commands
num_ondemand_pres              =       169920   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9226023   # Cyles of rank active rank.0
rank_active_cycles.1           =      9248333   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       773977   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       751667   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       832178   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8068   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5616   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6737   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1061   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          676   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          924   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1387   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          762   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          679   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20663   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           41   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =          125   # Write cmd latency (cycles)
write_latency[80-99]           =          228   # Write cmd latency (cycles)
write_latency[100-119]         =          510   # Write cmd latency (cycles)
write_latency[120-139]         =          901   # Write cmd latency (cycles)
write_latency[140-159]         =         1340   # Write cmd latency (cycles)
write_latency[160-179]         =         1914   # Write cmd latency (cycles)
write_latency[180-199]         =         2518   # Write cmd latency (cycles)
write_latency[200-]            =        93402   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       273653   # Read request latency (cycles)
read_latency[40-59]            =        98272   # Read request latency (cycles)
read_latency[60-79]            =        95533   # Read request latency (cycles)
read_latency[80-99]            =        52134   # Read request latency (cycles)
read_latency[100-119]          =        39483   # Read request latency (cycles)
read_latency[120-139]          =        32403   # Read request latency (cycles)
read_latency[140-159]          =        23616   # Read request latency (cycles)
read_latency[160-179]          =        18545   # Read request latency (cycles)
read_latency[180-199]          =        15333   # Read request latency (cycles)
read_latency[200-]             =       128616   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.04302e+08   # Write energy
read_energy                    =  3.13526e+09   # Read energy
act_energy                     =  5.31597e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.71509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.608e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75704e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77096e+09   # Active standby energy rank.1
average_read_latency           =      128.432   # Average read request latency (cycles)
average_interarrival           =      11.3797   # Average request interarrival latency (cycles)
total_energy                   =  1.71361e+10   # Total energy (pJ)
average_power                  =      1713.61   # Average power (mW)
average_bandwidth              =      7.49777   # Average bandwidth
