// Seed: 3218981733
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input wire id_8
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output uwire id_5
    , id_14,
    input supply0 id_6,
    input wire id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    output tri1 id_11,
    input tri id_12
);
  wire id_15;
  nor (id_11, id_3, id_2, id_0, id_9, id_8, id_14, id_7, id_15, id_6, id_12);
  module_0(
      id_5, id_6, id_4, id_4, id_10, id_11, id_5, id_5, id_1
  );
endmodule
