#!/usr/bin/env python3
"""Generate FuseSoC source-manifest cores from the fullstream Vivado Tcl flow."""

from __future__ import annotations

import re
from pathlib import Path


ROOT = Path(__file__).resolve().parents[2]
TCL_PATH = ROOT / "xilinx" / "daphne_fullstream_ip_gen.tcl"
OUT_DIR = ROOT / "cores" / "generated"
OUT_PATH = OUT_DIR / "daphne-fullstream-ip.core"
CORE_PREFIX = "../../"


def sorted_relative_files(
    base: Path, pattern: str, excluded_dirs: set[str] | None = None
) -> list[str]:
    excluded_dirs = excluded_dirs or set()
    return sorted(
        p.relative_to(ROOT).as_posix()
        for p in base.rglob(pattern)
        if p.is_file()
        and not excluded_dirs.intersection(p.relative_to(base).parts)
    )


def basename_filtered(paths: list[str], ignored: set[str]) -> list[str]:
    return [p for p in paths if Path(p).name not in ignored]


def core_relative(paths: list[str]) -> list[str]:
    return [f"{CORE_PREFIX}{p}" for p in paths]


def extract_quoted_list(text: str, pattern: str) -> list[str]:
    match = re.search(pattern, text, flags=re.S)
    if not match:
        raise RuntimeError(f"Could not find pattern: {pattern}")
    return re.findall(r'"([^"]+)"', match.group(1))


def extract_ignore_list(text: str, assignment: str, source: str) -> list[str]:
    pattern = (
        rf"set {re.escape(assignment)} \[ignore_files \${re.escape(source)} "
        r'(\{.*?\}|".*?")\]'
    )
    match = re.search(pattern, text, flags=re.S)
    if not match:
        raise RuntimeError(f"Could not find ignore_files assignment for {assignment}")

    value = match.group(1)
    if value.startswith('"'):
        return [value[1:-1]]

    items = re.findall(r'"([^"]+)"', value[1:-1])
    return items if items else value[1:-1].split()


def emit_fileset(
    lines: list[str],
    name: str,
    files: list[str],
    file_type: str,
    depends: list[str] | None = None,
) -> bool:
    if not files and not depends:
        return False
    lines.append(f"  {name}:")
    if depends:
        lines.append("    depend:")
        for dep in depends:
            lines.append(f"      - {dep}")
    if files:
        lines.append("    files:")
        for item in files:
            lines.append(f"      - {item}")
    lines.append(f"    file_type: {file_type}")
    return True


def main() -> None:
    tcl_text = TCL_PATH.read_text()

    rtl_ignored = set(
        extract_quoted_list(
            tcl_text,
            r"set vhdlFiles \[ignore_files \$vhdlFiles_aux \{(.*?)\}\]",
        )
    )
    wib_type_exceptions = set(
        extract_quoted_list(tcl_text, r"set wibTypeExceptionList \{(.*?)\}")
    )
    daq_xci_ignored = set(
        extract_ignore_list(tcl_text, "xciDAQFiles", "xciDAQFiles_aux")
    )

    rtl_root = ROOT / "ip_repo" / "daphne3_ip" / "rtl"
    sim_root = ROOT / "ip_repo" / "daphne3_ip" / "sim"
    daq_root = (
        ROOT
        / "ip_repo"
        / "daphne3_ip"
        / "src"
        / "dune.daq_user_hermes_daphne_1.1"
        / "src"
    )
    ips_root = ROOT / "ip_repo" / "daphne3_ip" / "ips"
    generated_daq_dirs = {"axi4_lite_bram_ctrl_0", "xxv_ethernet_0"}
    additive_rtl_dirs = {"isolated"}

    rtl_vhdl = core_relative(
        basename_filtered(
            sorted_relative_files(
                rtl_root, "*.vhd", excluded_dirs=additive_rtl_dirs
            ),
            rtl_ignored,
        )
    )
    rtl_verilog = core_relative(
        sorted_relative_files(
            rtl_root, "*.v", excluded_dirs=additive_rtl_dirs
        )
    )
    rtl_top = [f"{CORE_PREFIX}ip_repo/daphne3_ip/rtl/daphne3.vhd"]

    sim_vhdl = core_relative(sorted_relative_files(sim_root, "*.vhd"))
    sim_verilog = core_relative(sorted_relative_files(sim_root, "*.v"))

    daq_vhdl_all = sorted_relative_files(
        daq_root, "*.vhd", excluded_dirs=generated_daq_dirs
    )
    daq_vhdl_93 = [p for p in daq_vhdl_all if Path(p).name in wib_type_exceptions]
    daq_vhdl_2008 = [p for p in daq_vhdl_all if Path(p).name not in wib_type_exceptions]
    daq_vhdl_93 = core_relative(daq_vhdl_93)
    daq_vhdl_2008 = core_relative(daq_vhdl_2008)
    daq_verilog = core_relative(
        sorted_relative_files(daq_root, "*.v", excluded_dirs=generated_daq_dirs)
    )
    daq_tcl = core_relative(
        sorted_relative_files(daq_root, "*.tcl", excluded_dirs=generated_daq_dirs)
    )

    local_xci = (
        core_relative(sorted_relative_files(ips_root, "*.xci")) if ips_root.exists() else []
    )
    daq_xci = core_relative(
        basename_filtered(
            sorted_relative_files(
                daq_root, "*.xci", excluded_dirs=generated_daq_dirs
            ),
            daq_xci_ignored,
        )
    )
    all_xci = sorted(set(local_xci + daq_xci))

    lines = [
        "CAPI=2:",
        "",
        "name: dune-daq:daphne-fullstream:daphne-fullstream-ip:0.1.0",
        "description: Generated source manifest matching xilinx/daphne_fullstream_ip_gen.tcl",
        "provider:",
        "  name: local",
        "",
        "filesets:",
    ]

    emitted_filesets = []
    for name, files, file_type, depends in [
        ("rtl_vhdl", rtl_vhdl, "vhdlSource", None),
        ("rtl_verilog", rtl_verilog, "verilogSource", None),
        ("rtl_top", rtl_top, "vhdlSource", None),
        ("sim_vhdl", sim_vhdl, "vhdlSource", None),
        ("sim_verilog", sim_verilog, "verilogSource", None),
        ("daq_vhdl_93", daq_vhdl_93, "vhdlSource", None),
        ("daq_vhdl_2008", daq_vhdl_2008, "vhdlSource-2008", None),
        ("daq_verilog", daq_verilog, "verilogSource", None),
        ("daq_tcl", daq_tcl, "tclSource", None),
        ("daq_xci", all_xci, "xci", None),
    ]:
        if emit_fileset(lines, name, files, file_type, depends):
            emitted_filesets.append(name)

    lines.extend(
        [
            "",
            "targets:",
            "  default: &default_target",
            "    description: Synthesizable DAPHNE3 fullstream PL source manifest",
            "    filesets:",
        ]
    )

    default_target_filesets = [
        name
        for name in [
            "rtl_vhdl",
            "rtl_verilog",
            "rtl_top",
            "sim_vhdl",
            "sim_verilog",
            "daq_vhdl_93",
            "daq_vhdl_2008",
            "daq_verilog",
        ]
        if name in emitted_filesets
    ]
    lines.extend([f"      - {name}" for name in default_target_filesets])

    lines.extend(
        [
            "  sim-src:",
            "    <<: *default_target",
            "    description: Source manifest including HDL test benches",
            "    filesets_append:",
        ]
    )
    sim_append = [name for name in ["sim_vhdl", "sim_verilog"] if name in emitted_filesets]
    lines.extend([f"      - {name}" for name in sim_append])
    lines.extend(
        [
            "  vivado-src:",
            "    <<: *default_target",
            "    description: Source manifest plus Tcl/XCI collateral expected by Vivado",
        ]
    )

    if daq_tcl:
        lines.extend(["    filesets_append:", "      - daq_tcl"])
        if all_xci:
            lines.append("      - daq_xci")
    elif all_xci:
        lines.extend(["    filesets_append:", "      - daq_xci"])

    OUT_DIR.mkdir(parents=True, exist_ok=True)
    OUT_PATH.write_text("\n".join(lines) + "\n")
    print(f"Wrote {OUT_PATH.relative_to(ROOT)}")


if __name__ == "__main__":
    main()
