// Seed: 2894375264
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri id_11,
    output supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input uwire id_16,
    input wand id_17,
    input wand id_18,
    output wor id_19
);
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri  id_3
);
  assign id_3 = 1;
  module_0(
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3
  );
endmodule
