@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":20:7:20:20|Synthesizing work.scramble_ulx3s.struct.
@W: CD326 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Port vga_vblank of entity work.scramble_glue is unconnected
@W: CD326 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":254:22:254:34|Port address_out of entity work.spdif_tx is unconnected
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":73:9:73:22|Signal r_usb_joy_coin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":74:9:74:24|Signal r_usb_joy_player is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:9:75:20|Signal r_usb_joy_up is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:23:75:36|Signal r_usb_joy_down is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:39:75:52|Signal r_usb_joy_left is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:55:75:69|Signal r_usb_joy_right is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:72:75:85|Signal r_usb_joy_bomb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":75:88:75:101|Signal r_usb_joy_fire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":76:9:76:23|Signal r_usb_joy_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":86:9:86:19|Signal r_joy_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 7 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 8 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 9 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 10 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 11 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 12 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 13 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 14 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 15 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 16 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 17 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 18 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 19 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 20 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 21 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 22 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 23 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 24 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 25 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 26 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 27 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 28 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 29 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 30 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 31 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 32 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 33 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 34 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 35 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 36 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 37 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 38 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 39 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 40 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 41 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 42 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 43 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 44 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 45 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 46 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 47 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 48 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 49 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 50 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 51 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 52 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 53 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 54 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 55 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 56 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 57 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 58 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 59 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 60 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 61 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 62 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":89:9:89:17|Bit 63 of signal s_osd_hex is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":91:9:91:22|Signal s_audio_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":96:9:96:18|Signal s_hdmi_pd0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":96:21:96:30|Signal s_hdmi_pd1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":96:33:96:42|Signal s_hdmi_pd2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":97:9:97:14|Signal tmds_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":98:9:98:13|Signal tx_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":103:9:103:16|Signal s_vga_r8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":103:19:103:26|Signal s_vga_g8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":103:29:103:36|Signal s_vga_b8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":105:9:105:20|Signal s_vga_vblank is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":108:9:108:19|Signal s_hid_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":109:9:109:20|Signal s_hid_report is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_fps_toggle is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_fps is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_rstick is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_lstick is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_start is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_back is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_rtrigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_ltrigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_rbumper is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_lbumper is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_y is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_b is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.btn_a is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_right is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_left is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_down is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_up is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_right is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_left is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_down is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_up is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.hat_right is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.hat_left is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.hat_down is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.hat_up is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.analog_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rmouseq_y is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rmouseq_x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lmouseq_y is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lmouseq_x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_y is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.rstick_x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_y is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Signal s_report_decoded.lstick_x is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":114:9:114:20|Signal clock_stable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":115:9:115:18|Signal dip_switch is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/hdmi/ddr_dvid_out_se.vhd":8:7:8:21|Synthesizing work.ddr_dvid_out_se.behavioral.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/lattice/ecp5u/ddr_out.vhd":9:7:9:13|Synthesizing work.ddr_out.structure.
Post processing for work.ddr_out.structure
Post processing for work.ddr_dvid_out_se.behavioral
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/hdmi/vga2dvid.vhd":46:7:46:14|Synthesizing work.vga2dvid.behavioral.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/hdmi/tmds_encoder.vhd":38:7:38:18|Synthesizing work.tmds_encoder.behavioral.
Post processing for work.tmds_encoder.behavioral
Post processing for work.vga2dvid.behavioral
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":8:7:8:14|Synthesizing work.spdif_tx.behavioral.
@W: CD608 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":24:56:24:78|transition into negative domain during evaluation of **
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":46:21:46:27|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":48:26:48:39|Referenced variable r_clkdiv_shift is not in sensitivity list
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":53:14:53:20|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":55:26:55:39|Referenced variable r_clkdiv_shift is not in sensitivity list
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":70:15:70:21|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:26:72:39|Referenced variable r_clkdiv_shift is not in sensitivity list
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":114:12:114:18|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":116:26:116:39|Referenced variable r_clkdiv_shift is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":35:8:35:21|Signal channel_status is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spdif_tx.behavioral
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Register bit channel_status_shift(0) is always 0.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Pruning register bit 0 of channel_status_shift(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":11:7:11:19|Synthesizing work.scramble_glue.struct.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":49:8:49:15|Signal hclk_div is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":52:8:52:11|Signal sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":56:8:56:18|Signal s_osd_pixel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":57:8:57:18|Signal s_osd_green is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":60:8:60:14|Bit 1 of signal buttons is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":60:8:60:14|Bit 2 of signal buttons is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":60:8:60:14|Bit 3 of signal buttons is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":116:9:116:16|Signal dbl_scan is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":25:7:25:9|Synthesizing work.vga.syn.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":72:9:72:15|Signal clksync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":73:9:73:17|Signal shift_red is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":73:20:73:30|Signal shift_green is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":73:33:73:42|Signal shift_blue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga.syn
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/dac.vhd":23:7:23:9|Synthesizing work.dac.rtl.
Post processing for work.dac.rtl
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":48:7:48:20|Synthesizing work.scramble_audio.rtl.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":63:7:63:12|Synthesizing work.ym2149.rtl.
Post processing for work.ym2149.rtl
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":482:13:482:22|Pruning unused register chan_mixed. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":483:13:483:20|Pruning unused register chan_amp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":344:13:344:24|Pruning unused register env_gen_freq(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":345:13:345:24|Pruning unused register env_gen_comp(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":326:12:326:12|Pruning unused register i(31 downto 29). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":339:14:339:14|Pruning unused register i_L0(31 downto 29). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":311:13:311:25|Pruning unused register tone_gen_freq_1(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":311:13:311:25|Pruning unused register tone_gen_freq_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":311:13:311:25|Pruning unused register tone_gen_freq_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":312:13:312:25|Pruning unused register tone_gen_comp_1(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":312:13:312:25|Pruning unused register tone_gen_comp_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":312:13:312:25|Pruning unused register tone_gen_comp_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":283:13:283:26|Pruning unused register noise_gen_comp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":284:13:284:23|Pruning unused register poly17_zero. Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":99:9:99:18|Pruning unused bits 3 to 2 of p_op_mixer.cnt_div_t1(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 4 of p_wdata.reg_1(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 4 of p_wdata.reg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 4 of p_wdata.reg_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 5 of p_wdata.reg_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 5 of p_wdata.reg_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 5 of p_wdata.reg_9(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 5 of p_wdata.reg_10(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/YM2149_linmix_sep.vhd":196:4:196:5|Pruning register bits 7 to 4 of p_wdata.reg_13(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/i82c55.vhd":49:7:49:12|Synthesizing work.i82c55.rtl.
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/i82c55.vhd":615:23:615:29|Signal r_portc in the sensitivity list is not used in the process
Post processing for work.i82c55.rtl
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/i82c55.vhd":194:4:194:5|Pruning register bit 7 of r_control(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":48:7:48:18|Synthesizing work.scramble_ram.rtl.
@W: CD326 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Port data_out_b of entity work.bram_true2p_1clk is unconnected
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":15:7:15:22|Synthesizing work.bram_true2p_1clk.rtl.
Post processing for work.bram_true2p_1clk.rtl
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 0 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 1 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 2 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 3 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 4 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 5 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 6 of signal data_out_b is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":33:2:33:11|Bit 7 of signal data_out_b is floating -- simulation mismatch possible.
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":43:17:43:19|Found RAM ram, depth=2048, width=8
Post processing for work.scramble_ram.rtl
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 0 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 1 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 2 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 3 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 4 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 5 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 6 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 7 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 8 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 9 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 10 of input addr_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 0 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 1 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 2 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 3 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 4 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 5 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 6 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/scramble_ram_generic.vhd":64:15:64:35|Bit 7 of input data_in_b of instance vram is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_2.vhd":4:7:4:15|Synthesizing work.rom_snd_2.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_2.vhd":145:0:145:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_2.vhd":147:25:147:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_2.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_snd_2.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_1.vhd":4:7:4:15|Synthesizing work.rom_snd_1.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_1.vhd":145:0:145:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_1.vhd":147:25:147:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_1.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_snd_1.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_0.vhd":4:7:4:15|Synthesizing work.rom_snd_0.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_0.vhd":145:0:145:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_0.vhd":147:25:147:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_snd_0.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_snd_0.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80sed.vhd":75:7:75:12|Synthesizing work.t80sed.rtl.
@W: CD326 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80sed.vhd":110:1:110:2|Port stop of entity work.t80 is unconnected
@W: CD326 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80sed.vhd":110:1:110:2|Port inte of entity work.t80 is unconnected
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80.vhd":85:7:85:9|Synthesizing work.t80.rtl.
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80.vhd":779:22:779:33|Signal auto_wait_t1 in the sensitivity list is not used in the process
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80.vhd":810:42:810:47|Signal wait_n in the sensitivity list is not used in the process
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":56:7:56:13|Synthesizing work.t80_reg.rtl.
Post processing for work.t80_reg.rtl
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":80:8:80:12|Found RAM regsl, depth=8, width=8
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":79:8:79:12|Found RAM regsh, depth=8, width=8
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":80:8:80:12|Found RAM regsl, depth=8, width=8
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":79:8:79:12|Found RAM regsh, depth=8, width=8
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":80:8:80:12|Found RAM regsl, depth=8, width=8
@N: CL134 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_Reg.vhd":79:8:79:12|Found RAM regsh, depth=8, width=8
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_ALU.vhd":72:7:72:13|Synthesizing work.t80_alu.rtl.
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_ALU.vhd":148:29:148:31|Signal q_v in the sensitivity list is not used in the process
Post processing for work.t80_alu.rtl
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_MCode.vhd":80:7:80:15|Synthesizing work.t80_mcode.rtl.
Post processing for work.t80_mcode.rtl
Post processing for work.t80.rtl
Post processing for work.t80sed.rtl
Post processing for work.scramble_audio.rtl
@A: CL282 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":827:2:827:3|Feedback mux created for signal rd_l_t1 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(10) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(11) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(12) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(13) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(14) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Register bit p_filter_coef.ym2149_3C_k(15) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(10) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(11) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(12) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(13) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(14) is always 0.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Register bit p_filter_coef.ym2149_3D_k(15) is always 0.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":136:9:136:15|Pruning register bit 1 of p_audio_clockgen.ls90_op(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Pruning register bits 15 to 10 of ym2149_3C_k(16 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Pruning register bits 15 to 10 of ym2149_3D_k(16 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_dblscan.vhd":49:7:49:22|Synthesizing work.scramble_dblscan.rtl.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_dblscan.vhd":84:9:84:18|Signal ram_ena_x2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_dblscan.vhd":85:9:85:15|Signal ram_ena is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":15:7:15:22|Synthesizing work.bram_true2p_1clk.rtl.
@N: CD711 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":43:17:43:19|Allowing multiple process write for multi-port RAM ram
Post processing for work.bram_true2p_1clk.rtl
@N: CL214 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":78:19:78:21|Found multi-write port RAM ram, number of write ports=2, depth=1024, width=16
@N: CL214 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":53:19:53:21|Found multi-write port RAM ram, number of write ports=2, depth=1024, width=16
Post processing for work.scramble_dblscan.rtl
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":48:7:48:14|Synthesizing work.scramble.rtl.
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":390:37:390:44|Signal cpu_rd_l in the sensitivity list is not used in the process
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":390:47:390:54|Signal cpu_wr_l in the sensitivity list is not used in the process
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":107:11:107:18|Signal r_vblank is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":108:11:108:17|Signal r_blank is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":154:11:154:22|Signal pgm_rom_dout is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_pgm.vhd":4:7:4:13|Synthesizing work.rom_pgm.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_pgm.vhd":1041:0:1041:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_pgm.vhd":1043:25:1043:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_pgm.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_pgm.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":48:7:48:20|Synthesizing work.scramble_video.rtl.
@W: CD434 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":230:30:230:36|Signal h1_late in the sensitivity list is not used in the process
@N: CD364 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":509:8:509:16|Removing redundant assignment.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_lut.vhd":4:7:4:13|Synthesizing work.rom_lut.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_lut.vhd":19:0:19:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_lut.vhd":21:25:21:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_lut.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_lut.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":15:7:15:22|Synthesizing work.bram_true2p_1clk.rtl.
@N: CD711 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":43:17:43:19|Allowing multiple process write for multi-port RAM ram
Post processing for work.bram_true2p_1clk.rtl
@N: CL214 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":78:19:78:21|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=8
@N: CL214 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":53:19:53:21|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=8
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_1.vhd":4:7:4:15|Synthesizing work.rom_obj_1.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_1.vhd":145:0:145:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_1.vhd":147:25:147:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_1.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_obj_1.prom
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_0.vhd":4:7:4:15|Synthesizing work.rom_obj_0.prom.
@W: CG296 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_0.vhd":145:0:145:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_0.vhd":147:25:147:27|Referenced variable ena is not in sensitivity list
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/roms/sega_frogger_real/rom_obj_0.vhd":15:8:15:15|Signal rom_data is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rom_obj_0.prom
Post processing for work.scramble_video.rtl
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":746:13:746:20|Pruning unused register star_ena. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":747:13:747:26|Pruning unused register star_shift_ena. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":749:13:749:22|Pruning unused register star_clear. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":748:13:748:14|Pruning unused register fb. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":698:14:698:14|Pruning unused register i(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":645:13:645:17|Pruning unused register video_0(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":645:13:645:17|Pruning unused register video_1(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":645:13:645:17|Pruning unused register video_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":427:13:427:28|Pruning unused register obj_rom_0_dout_s(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":100:9:100:15|Pruning unused register p_reg.h1_late. Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":176:9:176:21|Pruning unused bits 16 to 14 of p_video_out_reg.star_shift_t1(16 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":176:9:176:21|Pruning unused bits 7 to 0 of p_video_out_reg.star_shift_t1(16 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":162:9:162:21|All reachable assignments to p_sprite_write.sprite_ram_ip(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":162:9:162:21|All reachable assignments to p_sprite_write.sprite_ram_ip(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":162:9:162:21|All reachable assignments to p_sprite_write.sprite_ram_ip(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":163:9:163:24|All reachable assignments to p_sprite_write.sprite_ram_waddr(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":163:9:163:24|All reachable assignments to p_sprite_write.sprite_ram_waddr(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":163:9:163:24|All reachable assignments to p_sprite_write.sprite_ram_waddr(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Post processing for work.scramble.rtl
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":545:16:545:16|Pruning unused register i(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":504:13:504:16|Pruning unused register addr(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":505:13:505:15|Pruning unused register dec(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":355:4:355:5|Pruning unused register R_superslow_ena_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":355:4:355:5|Pruning unused register R_superslow_2(10 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":178:13:178:18|Pruning unused register G_not_external_video_timing.hcarry. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":178:20:178:25|Pruning unused register G_not_external_video_timing.vcarry. Make sure that there are no unused intermediate registers.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":145:11:145:21|Pruning register bit 5 of p_control_reg.control_reg(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":145:11:145:21|Pruning register bit 0 of p_control_reg.control_reg(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":50:7:50:21|Synthesizing work.scramble_clocks.rtl.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":67:9:67:20|Signal clk_ref_ibuf is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":68:9:68:20|Signal clk_dcm_op_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":69:9:69:21|Signal clk_dcm_op_dv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":70:9:70:22|Signal clk_dcm_0_bufg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/scramble_clocks.vhd":72:9:72:18|Signal dcm_locked is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.scramble_clocks.rtl
Post processing for work.scramble_glue.struct
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":37:34:37:43|vga_vblank is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL168 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":365:20:365:27|Pruning instance G_vga.vgabitmap -- not in use ... 
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":358:4:358:5|Pruning unused register hclk_n_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":358:4:358:5|Pruning unused register hclk_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":127:4:127:5|Pruning unused register R_autofire_4(21 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/autofire/autofire.vhd":9:7:9:14|Synthesizing work.autofire.struct.
Post processing for work.autofire.struct
@N: CD630 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/clocks/clk_25M_125Mpn_25M_7M5.vhd":12:7:12:28|Synthesizing work.clk_25m_125mpn_25m_7m5.structure.
Post processing for work.clk_25m_125mpn_25m_7m5.structure
Post processing for work.scramble_ulx3s.struct
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_fps_toggle is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_fps is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_rstick is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_lstick is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_back is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_rtrigger is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_ltrigger is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_rbumper is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_lbumper is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_y is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_x is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_b is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.btn_a is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.rstick_right is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.rstick_left is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.rstick_down is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.rstick_up is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.lstick_right is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.lstick_left is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.lstick_down is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.lstick_up is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.hat_right is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.hat_left is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.hat_down is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|S_report_decoded.hat_up is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 2 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 3 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 4 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 5 of signal S_report_decoded.analog_trigger is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.rmouseq_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.rmouseq_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.rmouseq_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.rmouseq_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.lmouseq_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.lmouseq_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.lmouseq_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.lmouseq_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 2 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 3 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 4 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 5 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 6 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 7 of signal S_report_decoded.rstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 2 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 3 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 4 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 5 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 6 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 7 of signal S_report_decoded.rstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 2 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 3 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 4 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 5 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 6 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 7 of signal S_report_decoded.lstick_y is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 0 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 1 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 2 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 3 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 4 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 5 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 6 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL252 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":110:9:110:24|Bit 7 of signal S_report_decoded.lstick_x is floating -- simulation mismatch possible.
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":86:9:86:19|R_joy_reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":44:42:44:50|oled_resn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":44:33:44:39|oled_dc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":44:22:44:30|oled_mosi is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":44:12:44:19|oled_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":44:2:44:9|oled_csn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":41:2:41:4|led is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":34:2:34:9|wifi_rxd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":172:6:172:7|Pruning unused register R_board_joy_reset_2. Make sure that there are no unused intermediate registers.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 7 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 8 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 9 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 10 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 11 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 12 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 13 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 14 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 15 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 16 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 17 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 18 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 19 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 20 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 21 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 22 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 23 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 24 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 25 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 26 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 27 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 28 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 29 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 30 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 31 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 32 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 33 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 34 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 35 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 36 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 37 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 38 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 39 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 40 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 41 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 42 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 43 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 44 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 45 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 46 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 47 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 48 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 49 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 50 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 51 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 52 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 53 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 54 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 55 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 56 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 57 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 58 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 59 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 60 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 61 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 62 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":219:20:219:37|Bit 63 of input osd_hex of instance scramble is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":53:4:53:9|Input port bit 8 of i_vcnt(8 downto 0) is unused 
@W: CL246 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":60:4:60:13|Input port bits 15 to 10 of i_cpu_addr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":66:4:66:13|Input I_VRAMRD_L is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":68:4:68:15|Input I_OBJRAMRD_L is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_video.vhd":79:4:79:7|Input ENAB is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":54:4:54:9|Input I_HCNT is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble.vhd":55:4:55:9|Input I_VCNT is unused.
@W: CL246 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_MCode.vhd":96:2:96:2|Input port bits 5 to 3 of f(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/T80/T80_MCode.vhd":96:2:96:2|Input port bit 1 of f(7 downto 0) is unused 
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":27:2:27:7|Input addr_b is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":29:2:29:5|Input we_b is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/ram/bram_true2p_1clk.vhd":31:2:31:10|Input data_in_b is unused.
@N: CL135 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":752:4:752:5|Found seqShift ym2149_3C_audio_pipe, depth=3, width=18
@N: CL135 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":752:4:752:5|Found seqShift ym2149_3D_audio_pipe, depth=3, width=18
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Pruning register bits 9 to 8 of ym2149_3D_k(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":177:9:177:19|Pruning register bit 4 of ym2149_3D_k(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Pruning register bits 9 to 8 of ym2149_3C_k(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/scramble_audio.vhd":176:9:176:19|Pruning register bit 4 of ym2149_3C_k(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/vga.vhd":141:4:141:5|Pruning register bit 1 of test_red(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL157 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":275:11:275:24|Output audio_pcm has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":28:1:28:7|Input osd_hex is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/glue/scramble_glue.vhd":30:1:30:10|Input dip_switch is unused.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Register bit channel_status_shift(1) is always 0.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Pruning register bit 1 of channel_status_shift(23 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":40:2:40:3|Pruning register bits 4 to 0 of R_phase_accu(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Register bit channel_status_shift(2) is always 0.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Pruning register bit 2 of channel_status_shift(23 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Register bit channel_status_shift(3) is always 0.
@W: CL260 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/spdif/spdif_tx.vhd":72:2:72:3|Pruning register bit 3 of channel_status_shift(23 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/source/vga/lattice/ecp5u/ddr_out.vhd":13:4:13:8|Input iclkn is unused.
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":35:2:35:9|Input wifi_txd is unused.
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":37:2:37:8|Inout wifi_en is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":38:14:38:23|Inout wifi_gpio2 is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":38:26:38:36|Inout wifi_gpio16 is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":38:39:38:49|Inout wifi_gpio17 is unused
@N: CL159 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":43:2:43:3|Input sw is unused.
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":47:2:47:3|Inout gp is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":47:6:47:7|Inout gn is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":55:2:55:12|Inout usb_fpga_dp is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":55:15:55:25|Inout usb_fpga_dn is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":65:2:65:9|Inout gpdi_scl is unused
@W: CL158 :"/home/guest/src/fpga/arcade/Papilio-Arcade/scramble_rel001_papilio/proj/lattice/ulx3s/frogger_ulx3s_v20_12f/top/scramble_ulx3s.vhd":65:12:65:19|Inout gpdi_sda is unused
