0.7
2020.2
May  7 2023
15:24:31
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_axi_s_sdata_i.v,1718964198,systemVerilog,,,,AESL_axi_s_sdata_i,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1718964198,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1718964198,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v,1718964198,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/csv_file_dump.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/dataflow_monitor.sv,1718964198,systemVerilog,C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/nodf_module_interface.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/upc_loop_interface.svh,,C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/dump_file_agent.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/csv_file_dump.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/sample_agent.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/loop_sample_agent.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/sample_manager.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/nodf_module_interface.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/nodf_module_monitor.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/upc_loop_interface.svh;C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/dump_file_agent.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/fifo_para.vh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine.autotb.v,1718964198,systemVerilog,,,C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/fifo_para.vh,apatb_hdv_engine_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine.v,1718964176,systemVerilog,,,,hdv_engine,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_flow_control_loop_pipe_sequential_init.v,1718964178,systemVerilog,,,,hdv_engine_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.v,1718964170,systemVerilog,,,,hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.v,1718964171,systemVerilog,,,,hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.v,1718964172,systemVerilog,,,,hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.v,1718964171,systemVerilog,,,,hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_mux_3_2_32_1_1.v,1718964178,systemVerilog,,,,hdv_engine_mux_3_2_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_regslice_both.v,1718964178,systemVerilog,,,,hdv_engine_regslice_both;hdv_engine_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/loop_sample_agent.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/nodf_module_interface.svh,1718964198,verilog,,,,nodf_module_intf,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/nodf_module_monitor.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/sample_agent.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/sample_manager.svh,1718964198,verilog,,,,,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/upc_loop_interface.svh,1718964198,verilog,,,,upc_loop_intf,,,,,,,,
C:/Reconfigurable_HDC_Platform_old/main/_hdc_hls_xilinx/solution1/sim/verilog/upc_loop_monitor.svh,1718964198,verilog,,,,,,,,,,,,
