{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615784082289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615784082303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:54:41 2021 " "Processing started: Sun Mar 14 22:54:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615784082303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784082303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784082304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615784084220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615784084220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PU " "Found entity 1: PU" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113651 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NewProgramCounter.sv(41) " "Verilog HDL warning at NewProgramCounter.sv(41): extended using \"x\" or \"z\"" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615784113662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file newprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NewProgramCounter " "Found entity 1: NewProgramCounter" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagReg " "Found entity 1: FlagReg" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(181) " "Verilog HDL warning at CtrlUnitFSM.sv(181): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615784113703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunitfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunitfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlUnitFSM " "Found entity 1: CtrlUnitFSM" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRegister " "Found entity 1: MemoryRegister" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CPU.sv(75) " "Verilog HDL warning at ALU_CPU.sv(75): extended using \"x\" or \"z\"" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615784113780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU " "Found entity 1: ALU_CPU" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Shift " "Found entity 1: ALU_Shift" {  } { { "ALU_Shift.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Arithmetic " "Found entity 1: ALU_Arithmetic" {  } { { "ALU_Arithmetic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113837 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Logic.sv(28) " "Verilog HDL warning at ALU_Logic.sv(28): extended using \"x\" or \"z\"" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615784113857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Logic " "Found entity 1: ALU_Logic" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113870 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux4.sv(25) " "Verilog HDL warning at Mux4.sv(25): extended using \"x\" or \"z\"" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615784113883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615784113967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784113967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrt_c_i PU.sv(73) " "Verilog HDL Implicit Net warning at PU.sv(73): created implicit net for \"RegWrt_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp_c_i PU.sv(111) " "Verilog HDL Implicit Net warning at PU.sv(111): created implicit net for \"ALUOp_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegMux_c_i PU.sv(130) " "Verilog HDL Implicit Net warning at PU.sv(130): created implicit net for \"RegMux_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_ack CPU.sv(63) " "Verilog HDL Implicit Net warning at CPU.sv(63): created implicit net for \"inst_ack\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUFR_c CPU.sv(172) " "Verilog HDL Implicit Net warning at CPU.sv(172): created implicit net for \"ALUFR_c\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCEN_c CPU.sv(229) " "Verilog HDL Implicit Net warning at CPU.sv(229): created implicit net for \"PCEN_c\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784113973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615784114134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlUnitFSM CtrlUnitFSM:CU " "Elaborating entity \"CtrlUnitFSM\" for hierarchy \"CtrlUnitFSM:CU\"" {  } { { "CPU.sv" "CU" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(195) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(195): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114207 "|CPU|CtrlUnitFSM:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CtrlUnitFSM.sv(201) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(201): truncated value with size 32 to match size of target (4)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114208 "|CPU|CtrlUnitFSM:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CtrlUnitFSM.sv(202) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(202): truncated value with size 32 to match size of target (2)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114208 "|CPU|CtrlUnitFSM:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewProgramCounter NewProgramCounter:NewPC " "Elaborating entity \"NewProgramCounter\" for hierarchy \"NewProgramCounter:NewPC\"" {  } { { "CPU.sv" "NewPC" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(32) " "Verilog HDL assignment warning at NewProgramCounter.sv(32): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114222 "|CPU|NewProgramCounter:NewPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(37) " "Verilog HDL assignment warning at NewProgramCounter.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114222 "|CPU|NewProgramCounter:NewPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(41) " "Verilog HDL assignment warning at NewProgramCounter.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114222 "|CPU|NewProgramCounter:NewPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMem\"" {  } { { "CPU.sv" "DataMem" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PU PU:processingUnit " "Elaborating entity \"PU\" for hierarchy \"PU:processingUnit\"" {  } { { "CPU.sv" "processingUnit" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114240 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegMux_c_i 0 PU.sv(130) " "Net \"RegMux_c_i\" at PU.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615784114244 "|CPU|PU:processingUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR PU:processingUnit\|IR:instructionRegister " "Elaborating entity \"IR\" for hierarchy \"PU:processingUnit\|IR:instructionRegister\"" {  } { { "PU.sv" "instructionRegister" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRegister PU:processingUnit\|MemoryRegister:MR " "Elaborating entity \"MemoryRegister\" for hierarchy \"PU:processingUnit\|MemoryRegister:MR\"" {  } { { "PU.sv" "MR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114262 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i MemoryRegister.sv(30) " "Verilog HDL Always Construct warning at MemoryRegister.sv(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114269 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114269 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114269 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114270 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114271 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114272 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114273 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114274 "|CPU|MemoryRegister:MR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitRegister PU:processingUnit\|BitRegister:bitR " "Elaborating entity \"BitRegister\" for hierarchy \"PU:processingUnit\|BitRegister:bitR\"" {  } { { "PU.sv" "bitR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114280 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "BitRegister.sv(14) " "Verilog HDL warning at BitRegister.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615784114287 "|CPU|BitRegister:bitR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CPU PU:processingUnit\|ALU_CPU:alu " "Elaborating entity \"ALU_CPU\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\"" {  } { { "PU.sv" "alu" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Arithmetic PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA " "Elaborating entity \"ALU_Arithmetic\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\"" {  } { { "ALU_CPU.sv" "ALUA" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma " "Elaborating entity \"Adder\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma\"" {  } { { "ALU_Arithmetic.sv" "suma" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Logic PU:processingUnit\|ALU_CPU:alu\|ALU_Logic:ALUL " "Elaborating entity \"ALU_Logic\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Logic:ALUL\"" {  } { { "ALU_CPU.sv" "ALUL" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU_Logic.sv(28) " "Verilog HDL assignment warning at ALU_Logic.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114342 "|CPU|ALU_CPU:alu|ALU_Logic:ALUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Shift PU:processingUnit\|ALU_CPU:alu\|ALU_Shift:ALUS " "Elaborating entity \"ALU_Shift\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Shift:ALUS\"" {  } { { "ALU_CPU.sv" "ALUS" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 PU:processingUnit\|Mux4:mux2Register " "Elaborating entity \"Mux4\" for hierarchy \"PU:processingUnit\|Mux4:mux2Register\"" {  } { { "PU.sv" "mux2Register" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mux4.sv(25) " "Verilog HDL assignment warning at Mux4.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114358 "|CPU|Mux4:mux2Register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagReg FlagReg:Flagreg " "Elaborating entity \"FlagReg\" for hierarchy \"FlagReg:Flagreg\"" {  } { { "CPU.sv" "Flagreg" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114366 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FlagReg.sv(35) " "Verilog HDL warning at FlagReg.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615784114369 "|CPU|FlagReg:Flagreg"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FlagReg.sv(36) " "Verilog HDL warning at FlagReg.sv(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615784114369 "|CPU|FlagReg:Flagreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:InirReg " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:InirReg\"" {  } { { "CPU.sv" "InirReg" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114373 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intc_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"intc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114375 "|CPU|InstructionRegister:InirReg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intz_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"intz_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[0\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[0\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[1\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[1\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[2\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[2\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[3\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[3\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[4\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[4\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[5\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[5\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[6\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[6\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[7\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[7\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[8\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[8\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[9\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[9\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114376 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[10\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[10\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114377 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[11\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[11\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114377 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intz_o InstructionRegister.sv(18) " "Inferred latch for \"intz_o\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114377 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intc_o InstructionRegister.sv(18) " "Inferred latch for \"intc_o\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114377 "|CPU|InstructionRegister:InirReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:stack " "Elaborating entity \"Stack\" for hierarchy \"Stack:stack\"" {  } { { "CPU.sv" "stack" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(26) " "Verilog HDL assignment warning at Stack.sv(26): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114388 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(33) " "Verilog HDL assignment warning at Stack.sv(33): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Stack.sv(37) " "Verilog HDL assignment warning at Stack.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(38) " "Verilog HDL assignment warning at Stack.sv(38): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Stack.sv(57) " "Verilog HDL assignment warning at Stack.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Empty Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Empty\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Err Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Err\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SP Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"SP\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Full Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Full\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114389 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataR Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"DataR\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Err Stack.sv(67) " "Inferred latch for \"Err\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Empty Stack.sv(67) " "Inferred latch for \"Empty\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Full Stack.sv(67) " "Inferred latch for \"Full\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[0\] Stack.sv(67) " "Inferred latch for \"SP\[0\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[1\] Stack.sv(67) " "Inferred latch for \"SP\[1\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[2\] Stack.sv(67) " "Inferred latch for \"SP\[2\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[0\] Stack.sv(67) " "Inferred latch for \"DataR\[0\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[1\] Stack.sv(67) " "Inferred latch for \"DataR\[1\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[2\] Stack.sv(67) " "Inferred latch for \"DataR\[2\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[3\] Stack.sv(67) " "Inferred latch for \"DataR\[3\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[4\] Stack.sv(67) " "Inferred latch for \"DataR\[4\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[5\] Stack.sv(67) " "Inferred latch for \"DataR\[5\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[6\] Stack.sv(67) " "Inferred latch for \"DataR\[6\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[7\] Stack.sv(67) " "Inferred latch for \"DataR\[7\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[8\] Stack.sv(67) " "Inferred latch for \"DataR\[8\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114390 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[9\] Stack.sv(67) " "Inferred latch for \"DataR\[9\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114391 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[10\] Stack.sv(67) " "Inferred latch for \"DataR\[10\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114391 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[11\] Stack.sv(67) " "Inferred latch for \"DataR\[11\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114391 "|CPU|Stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.sv" "pc" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784114398 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_o ProgramCounter.sv(11) " "Verilog HDL Always Construct warning at ProgramCounter.sv(11): inferring latch(es) for variable \"PC_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[0\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[0\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[1\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[1\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[2\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[2\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[3\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[3\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[4\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[4\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114400 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[5\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[5\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[6\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[6\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[7\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[7\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[8\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[8\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[9\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[9\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[10\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[10\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[11\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[11\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784114401 "|CPU|ProgramCounter:pc"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[6\] " "Net \"op2_c\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[6\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[5\] " "Net \"op2_c\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[5\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[4\] " "Net \"op2_c\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[4\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[3\] " "Net \"op2_c\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[3\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[2\] " "Net \"op2_c\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[2\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[1\] " "Net \"op2_c\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[1\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615784114528 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1615784114528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615784115510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_ack_o GND " "Pin \"data_ack_o\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_ack_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[0\] GND " "Pin \"data_dat_o\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[1\] GND " "Pin \"data_dat_o\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[2\] GND " "Pin \"data_dat_o\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[3\] GND " "Pin \"data_dat_o\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[4\] GND " "Pin \"data_dat_o\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[5\] GND " "Pin \"data_dat_o\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[6\] GND " "Pin \"data_dat_o\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[7\] GND " "Pin \"data_dat_o\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|data_dat_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_ack_o GND " "Pin \"inst_ack_o\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615784115550 "|CPU|inst_ack_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615784115550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615784115589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784115722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615784116205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615784116205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_en_i " "No output dependent on input pin \"clk_en_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|clk_en_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[2\] " "No output dependent on input pin \"inst_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[3\] " "No output dependent on input pin \"inst_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[4\] " "No output dependent on input pin \"inst_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[5\] " "No output dependent on input pin \"inst_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[6\] " "No output dependent on input pin \"inst_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[7\] " "No output dependent on input pin \"inst_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[0\] " "No output dependent on input pin \"data_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[1\] " "No output dependent on input pin \"data_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[2\] " "No output dependent on input pin \"data_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[3\] " "No output dependent on input pin \"data_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[4\] " "No output dependent on input pin \"data_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[5\] " "No output dependent on input pin \"data_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[6\] " "No output dependent on input pin \"data_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[7\] " "No output dependent on input pin \"data_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|data_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[0\] " "No output dependent on input pin \"port_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[1\] " "No output dependent on input pin \"port_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[2\] " "No output dependent on input pin \"port_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[3\] " "No output dependent on input pin \"port_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[4\] " "No output dependent on input pin \"port_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[5\] " "No output dependent on input pin \"port_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[6\] " "No output dependent on input pin \"port_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[7\] " "No output dependent on input pin \"port_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|port_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[11\] " "No output dependent on input pin \"inst_dat_i\[11\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|rst_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_ack_i " "No output dependent on input pin \"inst_ack_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_ack_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[12\] " "No output dependent on input pin \"inst_dat_i\[12\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[13\] " "No output dependent on input pin \"inst_dat_i\[13\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[14\] " "No output dependent on input pin \"inst_dat_i\[14\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[15\] " "No output dependent on input pin \"inst_dat_i\[15\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[16\] " "No output dependent on input pin \"inst_dat_i\[16\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[17\] " "No output dependent on input pin \"inst_dat_i\[17\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[1\] " "No output dependent on input pin \"inst_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[9\] " "No output dependent on input pin \"inst_dat_i\[9\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[0\] " "No output dependent on input pin \"inst_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[10\] " "No output dependent on input pin \"inst_dat_i\[10\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[8\] " "No output dependent on input pin \"inst_dat_i\[8\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615784116397 "|CPU|inst_dat_i[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615784116397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615784116400 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615784116400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615784116400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615784116498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:55:16 2021 " "Processing ended: Sun Mar 14 22:55:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615784116498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615784116498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615784116498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615784116498 ""}
