-------------------------------------------------------------------------
-- Justin Templeton, Jacob Lyons
-- Iowa State University
-------------------------------------------------------------------------


-- MIPS_Processor.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains a skeleton of a MIPS_Processor  
-- implementation.

-- 10/09/2022 : Design created.
-------------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all;

library work;
use work.MIPS_types.all;

entity MIPS_Processor is
  generic(N : integer := DATA_WIDTH);
  port(iCLK            : in std_logic;
       iRST            : in std_logic;
       iInstLd         : in std_logic;
       iInstAddr       : in std_logic_vector(N-1 downto 0);
       iInstExt        : in std_logic_vector(N-1 downto 0);
       oInstAddrNext   : out std_logic_vector(N-1 downto 0); -- ???
       oALUOut         : out std_logic_vector(N-1 downto 0)); -- TODO: Hook this up to the output of the ALU. It is important for synthesis that you have this output that can effectively be impacted by all other components so they are not optimized away.

end  MIPS_Processor;


architecture structure of MIPS_Processor is
 
  -- Required data memory signals
  signal s_DMemWr       : std_logic; -- TODO: use this signal as the final active high data memory write enable signal
  signal s_DMemAddr     : std_logic_vector(N-1 downto 0); -- TODO: use this signal as the final data memory address input
  signal s_DMemData     : std_logic_vector(N-1 downto 0); -- TODO: use this signal as the final data memory data input
  signal s_DMemOut      : std_logic_vector(N-1 downto 0); -- TODO: use this signal as the data memory output
 
  -- Required register file signals 
  signal s_RegWr        : std_logic; -- TODO: use this signal as the final active high write enable input to the register file
  signal s_RegWrAddr    : std_logic_vector(4 downto 0); -- TODO: use this signal as the final destination register address input
  signal s_RegWrData    : std_logic_vector(N-1 downto 0); -- TODO: use this signal as the final data memory data input

  -- Required instruction memory signals
  signal s_IMemAddr     : std_logic_vector(N-1 downto 0); -- Do not assign this signal, assign to s_NextInstAddr instead
  signal s_NextInstAddr : std_logic_vector(N-1 downto 0); -- TODO: use this signal as your intended final instruction memory address input.
  signal s_Inst         : std_logic_vector(N-1 downto 0); -- TODO: use this signal as the instruction signal 

  -- Required halt signal -- for simulation
  signal s_Halt         : std_logic;  -- TODO: this signal indicates to the simulation that intended program execution has completed. (Opcode: 01 0100)
  
  -- Required overflow signal -- for overflow exception detection
  signal s_Ovfl         : std_logic;  -- TODO: this signal indicates an overflow exception would have been initiated

  signal s_rs, s_WB, s_ALUin2, s_Ext, s_aluOUT : std_logic_vector(31 downto 0);
  signal s_ctrlIn : std_logic_vector(31 downto 26);
  signal s_rsIn : std_logic_vector(25 downto 21);
  signal s_rdIn : std_logic_vector(20 downto 16);
  signal s_rtIn : std_logic_vector(15 downto 11);
  signal s_immIn : std_logic_vector(15 downto 0);
  signal s_ALUOP : std_logic_vector(14 downto 0);
  signal s_repl  : std_logic_vector(23 downto 16);
  signal s_fetchIn : std_logic_vector(25 downto 0);
  signal Ov1, Ov2, Ju1, Ju2 : std_logic;
  signal s_control2ALUCont, s_inst_Lo : std_logic_vector(5 downto 0);
  signal s_writeMux : std_logic_vector(4 downto 0);
  signal s_RegDst, s_jump, s_memRead, s_mem2Reg, s_ALUEn, s_ALUSrc, s_ALUZero, s_branch, s_imm_S, s_regWrite : std_logic;
  component regfile is
  port(i_rs            : in std_logic_vector(4 downto 0);
     i_rd            : in std_logic_vector(4 downto 0);
     i_rt            : in std_logic_vector(4 downto 0);
     i_data	     : in std_logic_vector(31 downto 0);
     i_clk	     : in std_logic;
     writeEn	     : in std_logic;
     i_reset	     : in std_logic;
     o_rs	     : out std_logic_vector(31 downto 0);
     o_rt	     : out std_logic_vector(31 downto 0));
  end component;

  component control is 
  port(i_Inst       : in std_logic_vector(31 downto 26);     -- Instruction Input
       regDst       : out std_logic;     -- Reset input
       contJump         : out std_logic;     -- Write enable input
       memRead      : out std_logic;     -- Data value input
       mem2Reg      : out std_logic;     -- Data value input
       ALUEn        : out std_logic;     -- Data value input
       o_Inst       : out std_logic_vector(5 downto 0);
       memWrite     : out std_logic;     -- Data value input
       ALUSrc       : out std_logic;
       branch 	    : out std_logic;
       imm_S        : out std_logic;
       regWrite     : out std_logic);   -- Data value output
  end component;

 component alu_control is 
  port(i_InstLo       : in std_logic_vector(5 downto 0);     -- Instruction Input
       o_Inst       : in std_logic_vector(5 downto 0);     -- Value from Control Block (bits 31 to 26)
       ALUEN        : in std_logic;     -- 1 if R-type, 0 when taking from Imm
       ALUOp        : out std_logic_vector(14 downto 0);
       OvEn	    : out std_logic;
       ALUContJump  : out std_logic);     -- Signal sent to ALU
 end component;
  
  component alu is
  port(A            : in std_logic_vector(31 downto 0);     -- Instruction Input
       B            : in std_logic_vector(31 downto 0);     -- Value from Control Block (bits 31 to 26)
       ALUOp        : in std_logic_vector(14 downto 0);
       repl         : in std_logic_vector(23 downto 16);
       O 	    : out std_logic_vector(31 downto 0);
       Overflow     : out std_logic;
       Zero         : out std_logic);     -- Signal sent to ALU
  end component;

  component mux2t1_N is
  port(i_S          : in std_logic;
       i_D0         : in std_logic_vector(31 downto 0);
       i_D1         : in std_logic_vector(31 downto 0);
       o_O          : out std_logic_vector(31 downto 0));
  end component;

  component andg2 is
  port(i_A          : in std_logic;
       i_B          : in std_logic;
       o_F          : out std_logic);
  end component;

  component signExtend is 
  port(i_N             : in std_logic_vector(15 downto 0);
       imm_S           : in std_logic;
       imm_O           : out std_logic_vector(31 downto 0));  
  end component;

  component mem is
    generic(ADDR_WIDTH : integer;
            DATA_WIDTH : integer);
    port(
          clk          : in std_logic;
          addr         : in std_logic_vector((ADDR_WIDTH-1) downto 0);
          data         : in std_logic_vector((DATA_WIDTH-1) downto 0);
          we           : in std_logic := '1';
          q            : out std_logic_vector((DATA_WIDTH -1) downto 0));
    end component;

  component fetchLogic is					--Instantiated once all of the below values are known on the main processor
  port(i_PC		: in std_logic_vector(31 downto 0);	--Selects the initial PC value
       i_Instruction	: in std_logic_vector(25 downto 0);	--Last 26 bits of the input instruction
       i_Sign_Ext	: in std_logic_vector(31 downto 0);	--Output of the sign extender
       i_Branch		: in std_logic;				--Branch control value
       i_Zero		: in std_logic;				--Branch control value
       i_Jump		: in std_logic;				--Value of the Jump control signal
       o_Pc    		: out std_logic_vector(31 downto 0));	--Next PC value to use, will be i_PC + 4 unless there is a branch
  end component;

begin

  --Splits the instruction into small pieces for easier digestion
  s_ctrlIn		<= s_Inst(31 downto 26);
  s_rsIn		<= s_Inst(25 downto 21);
  s_repl		<= s_Inst(23 downto 16);
  s_rdIn		<= s_Inst(20 downto 16);
  s_rtIn		<= s_Inst(15 downto 11);
  s_immIn		<= s_Inst(15 downto 0);
  s_fetchIn		<= s_Inst(25 downto 0);
  s_inst_Lo	<= s_Inst(5 downto 0);

  s_Ovfl <= Ov1 and Ov2;
  s_jump <= Ju1 or Ju2;
  oALUOut <= s_aluOUT;
  s_DMemAddr <= s_aluOUT;

  CONTR: control
  port map(i_Inst => s_ctrlIn,
       regDst     => s_RegDst,
       contJump       => Ju1,
       memRead    => s_memRead,
       mem2Reg    => s_mem2Reg,
       ALUEn      => s_ALUEn,
       o_Inst     => s_control2ALUCont,
       memWrite   => s_DMemWr,
       ALUSrc     => s_ALUSrc,
       branch 	  => s_branch,
       imm_S      => s_imm_S,
       regWrite   => s_RegWr);   
  ALUCONT: alu_control
    port map(i_InstLo =>  s_inst_Lo,
       o_Inst     => s_control2ALUCont,
       ALUEN      => s_ALUEn,
       ALUOp      => s_ALUOP,    
       OvEn	  => Ov1,
       ALUContJump => Ju2);     

--  MUX_DEC_RF: mux2t1_N

with s_RegDst select 
  s_writeMux <= s_rdIn when '0',
  s_rtIn when others;


  REG: regfile
    port map(i_rs => s_rsIn,
       i_rd       => s_rdIn,
       i_rt       => s_writeMux,
       i_data	  => s_WB,
       i_clk	  => iCLK,
       writeEn	  => s_RegWr,
       i_reset	  => iRST,
       o_rs	  => s_rs,
       o_rt	  => s_DMemData);
  SIGN_EXT: signExtend
  port map(i_N	  => s_immIn,
       imm_S	  => s_imm_S,
       imm_O	  => s_Ext);
  MUX_RF_ALU: mux2t1_N
  port map(i_S    => s_imm_S,
       i_D0       => s_DMemData,
       i_D1       => s_Ext,
       o_O        => s_ALUin2);

  ALU2: alu
  port map(A      => s_rs,
       B          => s_ALUin2,
       ALUOp      => s_ALUOP, 
       repl	  => s_repl,
       O 	  => s_aluOUT,
       Overflow   => Ov2,
       Zero       => s_ALUZero);
  MUX_POST_DMEM: mux2t1_N
  port map(i_S    => s_mem2Reg,
       i_D0       => s_DMemAddr,
       i_D1       => s_DMemOut,
       o_O        => s_WB);
  -- TODO: This is required to be your final input to your instruction memory. This provides a feasible method to externally load the memory module which means that the synthesis tool must assume it knows nothing about the values stored in the instruction memory. If this is not included, much, if not all of the design is optimized out because the synthesis tool will believe the memory to be all zeros.
  with iInstLd select
    s_IMemAddr <= s_NextInstAddr when '0',
      iInstAddr when others;

  
  IMem: mem
    generic map(ADDR_WIDTH => ADDR_WIDTH,
                DATA_WIDTH => N)
    port map(clk  => iCLK,
             addr => s_IMemAddr(11 downto 2),
             data => iInstExt,
             we   => iInstLd,
             q    => s_Inst);
  
  DMem: mem
    generic map(ADDR_WIDTH => ADDR_WIDTH,
                DATA_WIDTH => N)
    port map(clk  => iCLK,
             addr => s_DMemAddr(11 downto 2),
             data => s_DMemData,
             we   => s_DMemWr,
             q    => s_DMemOut);

  -- TODO: Ensure that s_Halt is connected to an output control signal produced from decoding the Halt instruction (Opcode: 01 0100)
  -- TODO: Ensure that s_Ovfl is connected to the overflow output of your ALU

  -- TODO: Implement the rest of your processor below this comment! 

  FETCH: fetchLogic
    port map(i_PC		=> s_IMemAddr,
             i_Instruction	=> s_fetchIn,
             i_Sign_Ext		=> s_Ext,
             i_Branch		=> s_branch,
             i_Zero		=> s_ALUZero,
             i_Jump		=> s_jump,
             o_Pc		=> s_NextInstAddr);

end structure;

