---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---
{% include base_path %}

## EDUCATION

**Master of Science in Electrical & Computer Engineering**
University of Michigan, Ann Arbor, MI (Expected Aug 2027)

**Bachelor of Science in Computer Engineering with Distinction**
Purdue University, West Lafayette, IN (Dec 2024)

---

## RESEARCH EXPERIENCE

### Undergraduate Research Assistant

*ECELabs, Purdue University* 

Jun 2023 - Dec 2024

* Built an online FPGA learning platform used by over 200 students.
* Designed a full-stack dashboard to monitor device performance and platform usage.
* Enhanced Diagram-to-SystemVerilog and SystemVerilog-to-Diagram translation functionality by 50x.
* Implemented Design Rule Check and Linter to improve students' design efficiency.
* Developed VGA and audio expansions for ICE 40 FPGA.

### Undergraduate Research Assistant

*Autonomous Motorsport Purdue, Purdue University* 

Aug 2023 - Dec 2024

* Assisted in research on computer vision models for autonomous racing.
* Developed a high-speed lane detection algorithm, achieving 47x faster inference speed compared to YOLOv8.
* Collaborated with the Purdue AI Racing team to integrate the algorithm into their vehicle.

---

## TEACHING EXPERIENCE

**Teaching Assistant**
*Department of Computer Science, Purdue University* 

Jan 2023 - Dec 2024

* Led in-person lab sessions on C programming for over 50 students.
* Held weekly office hours and organized exam review sessions.

---

## SELECTED PROJECTS

### Senior Design

*Purdue University* 

Aug 2024 - Dec 2024

* Led the electrical design for an autonomous vehicle, integrating custom PCBs for autonomous control and lane detection.
* Designed multi-layer PCBs to manage power distribution and communication.
* Developed microcontroller firmware in C and a lane detection algorithm in Python to interface with the Jetson Nano and other modules.

### Processor Prototyping

*Purdue University* 

Aug 2024 - Dec 2024

* Designed and prototyped a pipelined processor with cache and multicore architectures using SystemVerilog.
* Implemented multicore and cache logic, including a bus controller state machine.
* Demonstrated improved performance for a dual-threaded program on the multicore design.

### The Data Mine

*Purdue University* 

Aug 2022 - May 2023

* Partnered with the Ray Ewry Sports Engineering Center to develop a central planning tool for the International Olympic Committee.
* Implemented an ETL pipeline to process over 10,000 data entries using Python and SQL.
* Developed a full-stack web application for partners and organizers to view and consolidate data for Paris 2024.

---

## PUBLICATIONS

* Ghosh, S., Chen, Y. H., Huang, C. H., Jameel, A. S. M. M., El Gamal, A., & Labi, S. (2024). Weighted branch aggregation based deep learning model for track detection in autonomous racing. In The Second Tiny Papers Track at ICLR 2024.
* Ghosh, S., Chen, Y. H., Huang, C. H., Jameel, A. S. M. M., Ho, C. C., Gamal, A. E., & Labi, S. (2025). A Racing Dataset and Baseline Model for Track Detection in Autonomous Racing. arXiv preprint arXiv:2502.14068. (Under Review)

---

## CONFERENCE PRESENTATIONS

* Ghosh, S., Chen, Y.H., Huang, C.H., Jameel, A.S.M.M., El Gamal, A., Labi, S. (2024). Weighted branch aggregation based deep learning model for track detection in autonomous racing. Presented at the 12th International Conference on Learning Representations (ICLR 2024), May 7-11, 2024, Vienna, Austria.
* Ghosh, S., Chen, Y. H., Huang, C. H., Ho, C. C., & Labi, S. (2024). Purdue Vertically Integrated Program (VIP) for the Autonomous Motorsports Purdue Club. Presented at Next-Generation Transport Systems Conference (NGTS-4), Sep 2, 2024, West Lafayette, IN. (Poster)

---

## AWARDS AND HONORS

* Electrical and Computer Engineering General Scholarship, Purdue University (2023)
* Dean's List, Purdue University (2021-2024)
* Share with the World Award for Vertically Integrated Projects, Purdue University (2024)

---

## TECHNICAL SKILLS

* **Programming:** Python, PyTorch, C, SystemVerilog, Java
* **Hardware/Tools:** RTL design, FPGA (iCE40), ESP32, STM32
* **Languages:** English (Proficient), Mandarin (Proficient)

<!--<ul>{% for post in site.publications reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>/-->
