# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project HardwareTesting
add wave -position insertpoint  \
vsim:/tb/MyMips/iCLK \
vsim:/tb/MyMips/iRST \
vsim:/tb/MyMips/iInstLd \
vsim:/tb/MyMips/iInstAddr \
vsim:/tb/MyMips/iInstExt \
vsim:/tb/MyMips/oALUOut \
vsim:/tb/MyMips/s_DMemWr \
vsim:/tb/MyMips/s_DMemAddr \
vsim:/tb/MyMips/s_DMemData \
vsim:/tb/MyMips/s_DMemOut \
vsim:/tb/MyMips/s_RegWr \
vsim:/tb/MyMips/s_RegWrAddr \
vsim:/tb/MyMips/s_RegWrData \
vsim:/tb/MyMips/s_IMemAddr \
vsim:/tb/MyMips/s_NextInstAddr \
vsim:/tb/MyMips/s_Inst \
vsim:/tb/MyMips/s_Halt \
vsim:/tb/MyMips/s_Ovfl \
vsim:/tb/MyMips/s_032 \
vsim:/tb/MyMips/s_31 \
vsim:/tb/MyMips/s_RegDst \
vsim:/tb/MyMips/s_WriteRa \
vsim:/tb/MyMips/s_RegWrite \
vsim:/tb/MyMips/s_Jump \
vsim:/tb/MyMips/s_Branch \
vsim:/tb/MyMips/s_MemToReg \
vsim:/tb/MyMips/s_MemWrite \
vsim:/tb/MyMips/s_ALUSrc \
vsim:/tb/MyMips/s_SignZero \
vsim:/tb/MyMips/s_bneOp \
vsim:/tb/MyMips/s_MemRead \
vsim:/tb/MyMips/s_luiOp \
vsim:/tb/MyMips/s_jrOp \
vsim:/tb/MyMips/s_ALUOp \
vsim:/tb/MyMips/s_ALUShiftDir \
vsim:/tb/MyMips/s_ALUShiftArithmetic \
vsim:/tb/MyMips/s_ALUAddSub \
vsim:/tb/MyMips/s_signed \
vsim:/tb/MyMips/s_ALUMuxCtrl \
vsim:/tb/MyMips/s_DMEMMUXOut \
vsim:/tb/MyMips/s_ALUSRCMux \
vsim:/tb/MyMips/s_luiMux \
vsim:/tb/MyMips/s_RegDstMUX \
vsim:/tb/MyMips/s_jumpAddrMux \
vsim:/tb/MyMips/s_RegFileRD1 \
vsim:/tb/MyMips/s_RegFileRD2 \
vsim:/tb/MyMips/s_ALUOut \
vsim:/tb/MyMips/s_ImmExtended \
vsim:/tb/MyMips/s_PCp4 \
vsim:/tb/MyMips/s_luiShifted \
vsim:/tb/MyMips/s_ALUSecondOut \
vsim:/tb/MyMips/s_overflow \
vsim:/tb/MyMips/s_carryout \
vsim:/tb/MyMips/s_instr25t21 \
vsim:/tb/MyMips/s_instr20t16 \
vsim:/tb/MyMips/s_instr15t11 \
vsim:/tb/MyMips/s_instr10t6 \
vsim:/tb/MyMips/s_instr31t26 \
vsim:/tb/MyMips/s_instr5t0 \
vsim:/tb/MyMips/s_instr15t0 \
vsim:/tb/MyMips/s_instr25t0 \
vsim:/tb/MyMips/s_Reset \
vsim:/tb/MyMips/s_AreEqual \
vsim:/tb/MyMips/s_instr25t0shift \
vsim:/tb/MyMips/ps_PCp4 \
vsim:/tb/MyMips/ps_Inst \
vsim:/tb/MyMips/p1Halt \
vsim:/tb/MyMips/p2Halt \
vsim:/tb/MyMips/p3Halt \
vsim:/tb/MyMips/ps_RegDst \
vsim:/tb/MyMips/ps_WriteRa1 \
vsim:/tb/MyMips/ps_RegWrite1 \
vsim:/tb/MyMips/ps_RegWrite2 \
vsim:/tb/MyMips/ps_WriteRa2 \
vsim:/tb/MyMips/ps_WriteRa3 \
vsim:/tb/MyMips/ps_MemToReg1 \
vsim:/tb/MyMips/ps_MemToReg2 \
vsim:/tb/MyMips/ps_MemToReg3 \
vsim:/tb/MyMips/ps_MemWrite1 \
vsim:/tb/MyMips/ps_ALUSrc \
vsim:/tb/MyMips/ps_luiOp1 \
vsim:/tb/MyMips/ps_luiOp2 \
vsim:/tb/MyMips/ps_luiOp3 \
vsim:/tb/MyMips/ps_Branch \
vsim:/tb/MyMips/ps_jump \
vsim:/tb/MyMips/ps_instr25t21 \
vsim:/tb/MyMips/ps_instr20t16 \
vsim:/tb/MyMips/ps_shamt \
vsim:/tb/MyMips/ps_RegDstMux1 \
vsim:/tb/MyMips/ps_RegDstMux2 \
vsim:/tb/MyMips/ps_Rd \
vsim:/tb/MyMips/ps_Rt \
vsim:/tb/MyMips/ps_RD1 \
vsim:/tb/MyMips/ps_RD2 \
vsim:/tb/MyMips/ps_Imm \
vsim:/tb/MyMips/ps_ALUOut1 \
vsim:/tb/MyMips/ps_ALUOut2 \
vsim:/tb/MyMips/ps_ALUSrcout \
vsim:/tb/MyMips/ps_LuiShift1 \
vsim:/tb/MyMips/ps_LuiShift2 \
vsim:/tb/MyMips/ps_DMemData \
vsim:/tb/MyMips/ps_DMemOut \
vsim:/tb/MyMips/ps_ALUOp \
vsim:/tb/MyMips/ps_LuiImm
dataset reload -f
# vsim:/tb/MyMips
