{"vcs1":{"timestamp_begin":1680798640.179580470, "rt":0.70, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680798640.914112113, "rt":1.13, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680798642.065027519, "rt":0.53, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680798639.903492722}
{"VCS_COMP_START_TIME": 1680798639.903492722}
{"VCS_COMP_END_TIME": 1680798643.269322517}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 222604}}
