arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	23.90	vpr	982.09 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	1005660	10	10	168	178	1	65	30	11	8	88	io	auto	955.6 MiB	0.40	530.545	354	720	98	607	15	982.1 MiB	0.07	0.00	6.8164	6.24473	-69.3994	-6.24473	6.24473	1.20	0.000791091	0.000726015	0.00999395	0.00933237	-1	-1	-1	-1	20	809	18	0	0	100248.	1139.18	0.32	0.0615453	0.0549812	11180	23751	-1	686	13	300	1211	67093	34049	6.82928	6.82928	-75.2585	-6.82928	0	0	125464.	1425.72	0.00	0.06	0.05	-1	-1	0.00	0.0175904	0.0163634	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	23.41	vpr	981.05 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	1004592	10	10	168	178	1	65	30	11	8	88	io	auto	955.3 MiB	0.43	530.545	354	720	99	604	17	981.0 MiB	0.07	0.00	6.8164	6.3238	-69.3132	-6.3238	6.3238	1.21	0.000306243	0.000278614	0.00850099	0.00792709	-1	-1	-1	-1	20	869	29	0	0	100248.	1139.18	0.75	0.102248	0.0887294	11180	23751	-1	747	20	502	2158	118628	62327	6.88229	6.88229	-76.2984	-6.88229	0	0	125464.	1425.72	0.00	0.07	0.03	-1	-1	0.00	0.0206847	0.0189717	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	23.46	vpr	981.24 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	1004788	10	10	168	178	1	65	30	11	8	88	io	auto	955.5 MiB	0.40	530.545	348	674	87	574	13	981.2 MiB	0.07	0.00	6.77016	6.47558	-68.8247	-6.47558	6.47558	1.77	0.000302299	0.000275771	0.0101047	0.00946453	-1	-1	-1	-1	20	855	22	0	0	100248.	1139.18	0.32	0.0582874	0.0517938	11180	23751	-1	723	18	380	1581	85060	42886	6.87909	6.87909	-76.6823	-6.87909	0	0	125464.	1425.72	0.00	0.06	0.03	-1	-1	0.00	0.0198664	0.0182689	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	25.17	vpr	981.17 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	1004716	10	10	168	178	1	65	30	11	8	88	io	auto	955.4 MiB	0.40	530.545	354	674	91	565	18	981.2 MiB	0.07	0.00	6.77016	6.34606	-68.8908	-6.34606	6.34606	1.77	0.000301652	0.000275378	0.00784185	0.00734841	-1	-1	-1	-1	22	779	20	0	0	110609.	1256.92	0.69	0.0873744	0.0764308	11258	24748	-1	724	15	335	1282	79258	39792	6.83136	6.83136	-76.0268	-6.83136	0	0	134428.	1527.59	0.00	0.08	0.03	-1	-1	0.00	0.0187977	0.01743	
