<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R600InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600InstrInfo.h - R600 Instruction Info Interface -------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Interface definition for R600InstrInfo</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="R600InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   20</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;R600GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html">   25</a></span>&#160;<span class="keyword">namespace </span>R600InstrFlags {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;enum : <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a17ad87595503db232246a276d4a03ca7">   27</a></span>&#160; <a class="code" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a17ad87595503db232246a276d4a03ca7">REGISTER_STORE</a> = UINT64_C(1) &lt;&lt; 62,</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a3b26f46bad7c43d4dd56e55b5089033c">   28</a></span>&#160; <a class="code" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a3b26f46bad7c43d4dd56e55b5089033c">REGISTER_LOAD</a> = UINT64_C(1) &lt;&lt; 63</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;};</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>DFAPacketizer;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>MachineInstrBuilder;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>R600Subtarget;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html">   38</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> final : <span class="keyword">public</span> <a class="code" href="classR600GenInstrInfo.html">R600GenInstrInfo</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> RI;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;ST;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  ExtractSrcs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;              <span class="keywordtype">unsigned</span> &amp;ConstCount) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectRead(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                        <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectWrite(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                         <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                         <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                         <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">   59</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> {</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">   60</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0,</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">   61</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">   62</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">   63</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>,</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">   64</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">   65</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  };</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">R600InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad5ee507c2b97d4f500c7baa5f7652ed7">   70</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#ad5ee507c2b97d4f500c7baa5f7652ed7">getRegisterInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> RI;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction or an</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">isExport</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">usesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">definesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// \returns The operand Index for the Sel operand given an index to one</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// of the instruction&#39;s src operands.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// \returns a pair for each src of an ALU instructions.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// The first member of a pair is the register id.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// If register is ALU_CONST, second member is SEL.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// If register is ALU_LITERAL, second member is IMM.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// Otherwise, second member value is undefined.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordtype">unsigned</span>  <a class="code" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a>(</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a>(</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// returns true and the first (in lexical order) BankSwizzle affectation</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// starting from the one already provided in the Instruction Group MIs that</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// fits Read Port limitations in BS if available. Otherwise returns false</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// and undefined content in BS.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// isLastAluTrans should be set if the last Alu of MIs will be executed on</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// apply to the last instruction.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// PV holds GPR to PV registers in the Instruction Group MIs.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad4bc494da88251a58ca644dec0d15a2e">fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                               std::vector&lt;BankSwizzle&gt; &amp;BS,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                               <span class="keywordtype">bool</span> isLastAluTrans) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// An instruction group can only access 2 channel pair (either [XY] or [ZW])</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// from KCache bank on R700+. This function check if MI set in input meet</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// this limitations</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// Same but using const index set instead of MI set.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt;&amp;) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// Vector instructions are instructions that must fill all</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// instruction slots within an instruction group.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">reverseBranchCondition</a>(</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5c764241e49b1b62cbe5153f384ef196">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                 <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span> ;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                           <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                           <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad70329ea652d85d2cdc7095f7ad9c453">ClobbersPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt;MachineOperand&gt; &amp;Pred,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                         <span class="keywordtype">bool</span> SkipDead) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                               <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// Reserve the registers that may be accessed using indirect addressing.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// Calculate the &quot;Indirect Address&quot; for the given \p RegIndex and</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// \p Channel</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// We model indirect addressing using a virtual address space that can be</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// accessed with loads and stores.  The &quot;Indirect Address&quot; is the memory</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// address in this virtual address space that maps to the given \p RegIndex</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// and \p Channel.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex, <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// \returns The register class to be used for loading and storing values</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// from an &quot;Indirect Address&quot; .</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// \returns the smallest register index that will be accessed by an indirect</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// \returns the largest register index that will be accessed by an indirect</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// Build instruction(s) for an indirect register write.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// \returns The instruction that performs the indirect register write</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectWrite(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                         <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                         <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// Build instruction(s) for an indirect register read.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// \returns The instruction that performs the indirect register read</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectRead(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">getMaxAlusPerClause</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// buildDefaultInstruction - This function returns a MachineInstr with all</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// the instruction modifiers initialized to their default values.  You can</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// use this function to avoid manually specifying each instruction modifier</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// operand when building a new instruction.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// \returns a MachineInstr with all the instruction modifiers initialized</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// to their default values.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                              <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                              <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                              <span class="keywordtype">unsigned</span> Src0Reg,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                              <span class="keywordtype">unsigned</span> Src1Reg = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">buildSlotOfVectorInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                             <span class="keywordtype">unsigned</span> Slot,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                             <span class="keywordtype">unsigned</span> DstReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">buildMovImm</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                            <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// Get the index of Op in the MachineInstr.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Get the index of \p Op for the given Opcode.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// Helper function for setting instruction flag values.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  ///Add one of the MO_FLAG* flags to the specified \p Operand.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  ///Determine if the specified \p Flag is set on this \p Operand.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">isFlagSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// \param SrcIdx The register source to set the flag on (e.g src0, src1, src2)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// \param Flag The flag being set.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// \returns the operand containing the flags for this instruction.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> SrcIdx = 0,</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// Clear the specified flag on the instruction.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// Helper functions that check the opcode for status information</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">  316</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a17ad87595503db232246a276d4a03ca7">R600InstrFlags::REGISTER_STORE</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">  320</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">isRegisterLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code" href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a3b26f46bad7c43d4dd56e55b5089033c">R600InstrFlags::REGISTER_LOAD</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;};</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600.html">  325</a></span>&#160;<span class="keyword">namespace </span>R600 {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1R600.html#a96e7635f204fb0493141024b88f19937">getLDSNoRetOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;} <span class="comment">//End namespace AMDGPU</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad80e1e5645d57c506cb63732f576ce81"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00112">R600InstrInfo.cpp:112</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_af66f57da18755676bae1d0f1d47b7da1"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr &amp;MI, unsigned Op, int64_t Imm) const</div><div class="ttdoc">Helper function for setting instruction flag values.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01362">R600InstrInfo.cpp:1362</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad4bc494da88251a58ca644dec0d15a2e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad4bc494da88251a58ca644dec0d15a2e">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const</div><div class="ttdoc">Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first ...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00511">R600InstrInfo.cpp:511</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_adbb5663da5534317c035227ab390bf36"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00166">R600InstrInfo.cpp:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6963ee4846a440960af3393b33d4e8b0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">llvm::R600InstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01185">R600InstrInfo.cpp:1185</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a55db1c9534c0011ebc83c1c5776bed98"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">llvm::R600InstrInfo::isFlagSet</a></div><div class="ttdeci">bool isFlagSet(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Determine if the specified Flag is set on this Operand.</div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a5c764241e49b1b62cbe5153f384ef196"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5c764241e49b1b62cbe5153f384ef196">llvm::R600InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00776">R600InstrInfo.cpp:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_addaf6e56f2c83eb6d2300026c5430c6d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdoc">Get the index of Op in the MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01354">R600InstrInfo.cpp:1354</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aa83513847e40eb20946e50e05d50fc3b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00873">R600InstrInfo.cpp:873</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a203427996c21180b34137c06cad60897"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">llvm::R600InstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00320">R600InstrInfo.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2fce8516b6f35622360433c3bae2b70c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same Instruction G...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00405">R600InstrInfo.cpp:405</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a89de148c8666da38bdf2b414f9e254ec"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00126">R600InstrInfo.cpp:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0220f9eee026db654316584948dede8d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00178">R600InstrInfo.cpp:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a507703ee09a583ff911a8d09cd409b68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00138">R600InstrInfo.cpp:138</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_acbfbaa0e925b1f975b016053d752e899"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00217">R600InstrInfo.cpp:217</a></div></div>
<div class="ttc" id="aclassR600GenInstrInfo_html"><div class="ttname"><a href="classR600GenInstrInfo.html">R600GenInstrInfo</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdeci">@ ALU_VEC_102_SCL_221</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00063">R600InstrInfo.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3b92da744ddde099abc9476ceca6a26a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01338">R600InstrInfo.cpp:1338</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_add24e1463a36a613e008ed84227b4785"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00174">R600InstrInfo.cpp:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_afa59b61d712578092c3cb3cc7f960498"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01348">R600InstrInfo.cpp:1348</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3f981149d5958196da00178c5640d576"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00213">R600InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a4501178e61d2f154d7b9bc4fc519fe68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00945">R600InstrInfo.cpp:945</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00073">DFAPacketizer.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3317ad36612bd0a93dad2af012182dc7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00983">R600InstrInfo.cpp:983</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a5bad3393698345347bc9ef02419fd8cd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const</div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00036">R600InstrInfo.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a74e6aef88dec63b3e87ab2a3fc6f9c78"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00609">R600InstrInfo.cpp:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a1215beb8e209f4246f9809770be405d9"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00118">R600InstrInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab4c95ecc60411327fd2f6c5d0664224c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">llvm::R600InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00997">R600InstrInfo.cpp:997</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a7f44398d0ba1f70349d99b68940febde"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00097">R600InstrInfo.cpp:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600InstrFlags_html_a190c4989bc3abfac1908f39a5e46f988a17ad87595503db232246a276d4a03ca7"><div class="ttname"><a href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a17ad87595503db232246a276d4a03ca7">llvm::R600InstrFlags::REGISTER_STORE</a></div><div class="ttdeci">@ REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00027">R600InstrInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aa21fe05557eb564cf547a20ccf43d9f5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF, const R600RegisterInfo &amp;TRI) const</div><div class="ttdoc">Reserve the registers that may be accessed using indirect addressing.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01063">R600InstrInfo.cpp:1063</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2a26ade8a5837be3ac8373a6edc81350"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00188">R600InstrInfo.cpp:188</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a508277c4ff138f71ec87b10f00063586"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00900">R600InstrInfo.cpp:900</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3a65fc2e57549e3d7a37ad516d6523f0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01083">R600InstrInfo.cpp:1083</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Subtarget_8h_source.html#l00029">R600Subtarget.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a09a1b90115b4aac78077a61018aa7f40"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00040">R600InstrInfo.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_afb8b734da10672ff4ffc3ec7bf04ec1d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Clear the specified flag on the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01460">R600InstrInfo.cpp:1460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_accae71a18e9054f96a7919785976ee15"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">Enumerate all possible Swizzle sequence to find one that can meet all read port requirements.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00474">R600InstrInfo.cpp:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600_html_a96e7635f204fb0493141024b88f19937"><div class="ttname"><a href="namespacellvm_1_1R600.html#a96e7635f204fb0493141024b88f19937">llvm::R600::getLDSNoRetOp</a></div><div class="ttdeci">int getLDSNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad5ee507c2b97d4f500c7baa5f7652ed7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad5ee507c2b97d4f500c7baa5f7652ed7">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00070">R600InstrInfo.h:70</a></div></div>
<div class="ttc" id="aR600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a891797e1ad8f29e9ed5d3443f10dc82e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00101">R600InstrInfo.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600InstrFlags_html_a190c4989bc3abfac1908f39a5e46f988a3b26f46bad7c43d4dd56e55b5089033c"><div class="ttname"><a href="namespacellvm_1_1R600InstrFlags.html#a190c4989bc3abfac1908f39a5e46f988a3b26f46bad7c43d4dd56e55b5089033c">llvm::R600InstrFlags::REGISTER_LOAD</a></div><div class="ttdeci">@ REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00028">R600InstrInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_abe6350749fb33b3fb889a5cb8b5d4ba4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr &amp;MI, unsigned SrcIdx=0, unsigned Flag=0) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01374">R600InstrInfo.cpp:1374</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab64e90b1e671bf82b2dbcc831d63ddbf"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00134">R600InstrInfo.cpp:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a648e69f41d62376b996b0b5209022fbd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">llvm::R600InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00729">R600InstrInfo.cpp:729</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdeci">@ ALU_VEC_012_SCL_210</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00060">R600InstrInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6051ea915d00d989d449bb69ab996d4b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00199">R600InstrInfo.cpp:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab334b6a433595c3b14311e50ed433119"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00850">R600InstrInfo.cpp:850</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6b3de1aca767b960a302308f3c463317"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00156">R600InstrInfo.cpp:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0bd21a3c7db6ec5b26c776c6b5fe4b13"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00991">R600InstrInfo.cpp:991</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a1f6b4a34f38efcec5ce770e58c69220f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">llvm::R600InstrInfo::R600InstrInfo</a></div><div class="ttdeci">R600InstrInfo(const R600Subtarget &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00033">R600InstrInfo.cpp:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a537788ca2a4d7bbdbfad2ac8e5dfabca"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const</div><div class="ttdoc">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00582">R600InstrInfo.cpp:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ae6f1cb7931164d888acd081fa41e6246"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00257">R600InstrInfo.cpp:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a54891e94b588b8ba0ba2586547e17e31"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01439">R600InstrInfo.cpp:1439</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2700054a144dc843858ac4954f53e2b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00892">R600InstrInfo.cpp:892</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00059">R600InstrInfo.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab39a8eb989f01d8ed539a6fe6a210ba6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00835">R600InstrInfo.cpp:835</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a086f43049b2d52208b7727be22f5e604"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">llvm::R600InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00647">R600InstrInfo.cpp:647</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a03c6876ed7ada0d971240509db503dc0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">llvm::R600InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00906">R600InstrInfo.cpp:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00038">R600InstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aca2b6568c134ce283d74d23db8d6b665"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01290">R600InstrInfo.cpp:1290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a426079288663f8c9a5cad471d1f08f7c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01207">R600InstrInfo.cpp:1207</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a8666942835ab1d1420a6cf1d83ff5262"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">llvm::R600InstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00316">R600InstrInfo.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab858beae728e107227a9e07759588087"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00233">R600InstrInfo.cpp:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a50503e8c79cfae86f42c25b30c4dee2d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00075">R600InstrInfo.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a030150151483c64bff02ae4f89a50c96"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</div><div class="ttdoc">buildDefaultInstruction - This function returns a MachineInstr with all the instruction modifiers ini...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01211">R600InstrInfo.cpp:1211</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdeci">@ ALU_VEC_201</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00064">R600InstrInfo.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad70329ea652d85d2cdc7095f7ad9c453"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad70329ea652d85d2cdc7095f7ad9c453">llvm::R600InstrInfo::ClobbersPredicate</a></div><div class="ttdeci">bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00939">R600InstrInfo.cpp:939</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdeci">@ ALU_VEC_120_SCL_212</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00062">R600InstrInfo.h:62</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ac39a8558f3e2c9d7806eab38a2bc3fa6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00979">R600InstrInfo.cpp:979</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2666dab43798128db9f7c436090e2d64"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">llvm::R600InstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01153">R600InstrInfo.cpp:1153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdeci">@ ALU_VEC_210</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00065">R600InstrInfo.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a1fddf85baa47d23103126f2a45ea3a4e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00086">R600InstrInfo.cpp:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0aa3d48f55eef628d97bb21156177f19"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00209">R600InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdeci">@ ALU_VEC_021_SCL_122</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00061">R600InstrInfo.h:61</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:48 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
