// Seed: 1640505495
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri1  id_5,
    output wor   id_6,
    input  tri0  id_7,
    input  tri   id_8,
    output uwire id_9
);
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri   id_2
    , id_10,
    output wire  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  uwire id_6
    , id_11,
    input  wire  id_7,
    output wor   id_8
);
  always #1 #1;
  module_0(
      id_0, id_6, id_1, id_6, id_6, id_8, id_3, id_7, id_2, id_3
  );
endmodule
