#define STATION_SLOW_IO_BASE_ADDR 0x01400000
#define STATION_SLOW_IO_FLASH_OFFSET 0x00200000
#define STATION_SLOW_IO_FLASH_ADDR 0x01600000
#define STATION_SLOW_IO_QSPIM_BLOCK_REG_OFFSET 0x00000000
#define STATION_SLOW_IO_QSPIM_BLOCK_REG_ADDR 0x01400000
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_OFFSET 0x00000400
#define STATION_SLOW_IO_SSPIM0_BLOCK_REG_ADDR 0x01400400
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_OFFSET 0x00000800
#define STATION_SLOW_IO_SSPIM1_BLOCK_REG_ADDR 0x01400800
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_OFFSET 0x00000c00
#define STATION_SLOW_IO_SSPIM2_BLOCK_REG_ADDR 0x01400c00
#define STATION_SLOW_IO_SPIS_BLOCK_REG_OFFSET 0x00001000
#define STATION_SLOW_IO_SPIS_BLOCK_REG_ADDR 0x01401000
#define STATION_SLOW_IO_UART0_BLOCK_REG_OFFSET 0x00001400
#define STATION_SLOW_IO_UART0_BLOCK_REG_ADDR 0x01401400
#define STATION_SLOW_IO_UART1_BLOCK_REG_OFFSET 0x00001800
#define STATION_SLOW_IO_UART1_BLOCK_REG_ADDR 0x01401800
#define STATION_SLOW_IO_UART2_BLOCK_REG_OFFSET 0x00001c00
#define STATION_SLOW_IO_UART2_BLOCK_REG_ADDR 0x01401c00
#define STATION_SLOW_IO_UART3_BLOCK_REG_OFFSET 0x00002000
#define STATION_SLOW_IO_UART3_BLOCK_REG_ADDR 0x01402000
#define STATION_SLOW_IO_I2SM_BLOCK_REG_OFFSET 0x00002400
#define STATION_SLOW_IO_I2SM_BLOCK_REG_ADDR 0x01402400
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_OFFSET 0x00002800
#define STATION_SLOW_IO_I2SS0_BLOCK_REG_ADDR 0x01402800
#define STATION_SLOW_IO_I2SS1_BLOCK_REG_OFFSET 0x00002c00
#define STATION_SLOW_IO_I2SS1_BLOCK_REG_ADDR 0x01402c00
#define STATION_SLOW_IO_I2SS2_BLOCK_REG_OFFSET 0x00003000
#define STATION_SLOW_IO_I2SS2_BLOCK_REG_ADDR 0x01403000
#define STATION_SLOW_IO_I2SS3_BLOCK_REG_OFFSET 0x00003400
#define STATION_SLOW_IO_I2SS3_BLOCK_REG_ADDR 0x01403400
#define STATION_SLOW_IO_I2SS4_BLOCK_REG_OFFSET 0x00003800
#define STATION_SLOW_IO_I2SS4_BLOCK_REG_ADDR 0x01403800
#define STATION_SLOW_IO_I2SS5_BLOCK_REG_OFFSET 0x00003c00
#define STATION_SLOW_IO_I2SS5_BLOCK_REG_ADDR 0x01403c00
#define STATION_SLOW_IO_I2C0_BLOCK_REG_OFFSET 0x00004000
#define STATION_SLOW_IO_I2C0_BLOCK_REG_ADDR 0x01404000
#define STATION_SLOW_IO_I2C1_BLOCK_REG_OFFSET 0x00004400
#define STATION_SLOW_IO_I2C1_BLOCK_REG_ADDR 0x01404400
#define STATION_SLOW_IO_I2C2_BLOCK_REG_OFFSET 0x00004800
#define STATION_SLOW_IO_I2C2_BLOCK_REG_ADDR 0x01404800
#define STATION_SLOW_IO_GPIO_BLOCK_REG_OFFSET 0x00004c00
#define STATION_SLOW_IO_GPIO_BLOCK_REG_ADDR 0x01404c00
#define STATION_SLOW_IO_RTC_BLOCK_REG_OFFSET 0x00005000
#define STATION_SLOW_IO_RTC_BLOCK_REG_ADDR 0x01405000
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_OFFSET 0x00005400
#define STATION_SLOW_IO_TIMERS_BLOCK_REG_ADDR 0x01405400
#define STATION_SLOW_IO_WDT_BLOCK_REG_OFFSET 0x00005800
#define STATION_SLOW_IO_WDT_BLOCK_REG_ADDR 0x01405800
#define STATION_SLOW_IO_S2B_I2SM_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c00
#define STATION_SLOW_IO_S2B_I2SM_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c00
#define STATION_SLOW_IO_S2B_I2SS0_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c08
#define STATION_SLOW_IO_S2B_I2SS0_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c08
#define STATION_SLOW_IO_S2B_I2SS1_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c10
#define STATION_SLOW_IO_S2B_I2SS1_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c10
#define STATION_SLOW_IO_S2B_I2SS2_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c18
#define STATION_SLOW_IO_S2B_I2SS2_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c18
#define STATION_SLOW_IO_S2B_I2SS3_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c20
#define STATION_SLOW_IO_S2B_I2SS3_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c20
#define STATION_SLOW_IO_S2B_I2SS4_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c28
#define STATION_SLOW_IO_S2B_I2SS4_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c28
#define STATION_SLOW_IO_S2B_I2SS5_CLKDIV_HALF_DIV_LESS_1_OFFSET 0x00005c30
#define STATION_SLOW_IO_S2B_I2SS5_CLKDIV_HALF_DIV_LESS_1_ADDR 0x01405c30
#define STATION_SLOW_IO_B2S_TIMER_EN_OFFSET 0x00005c38
#define STATION_SLOW_IO_B2S_TIMER_EN_ADDR 0x01405c38
#define STATION_SLOW_IO_SCU_FUNC_CLKF_OFFSET 0x00005c40
#define STATION_SLOW_IO_SCU_FUNC_CLKF_ADDR 0x01405c40
#define STATION_SLOW_IO_SCU_FUNC_BWADJ_OFFSET 0x00005c48
#define STATION_SLOW_IO_SCU_FUNC_BWADJ_ADDR 0x01405c48
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_MST_CSTATE_OFFSET 0x00005c50
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_MST_CSTATE_ADDR 0x01405c50
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_MST_CSTATE_OFFSET 0x00005c58
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_MST_CSTATE_ADDR 0x01405c58
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_MST_CSTATE_OFFSET 0x00005c60
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_MST_CSTATE_ADDR 0x01405c60
#define STATION_SLOW_IO_SCU_FUNC_CLKR_OFFSET 0x00005c68
#define STATION_SLOW_IO_SCU_FUNC_CLKR_ADDR 0x01405c68
#define STATION_SLOW_IO_SCU_FUNC_CLKOD_OFFSET 0x00005c70
#define STATION_SLOW_IO_SCU_FUNC_CLKOD_ADDR 0x01405c70
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_SLV_CSTATE_OFFSET 0x00005c78
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_SLV_CSTATE_ADDR 0x01405c78
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_SLV_CSTATE_OFFSET 0x00005c80
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_SLV_CSTATE_ADDR 0x01405c80
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_SLV_CSTATE_OFFSET 0x00005c88
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_SLV_CSTATE_ADDR 0x01405c88
#define STATION_SLOW_IO_SCU_LP_MODE_OFFSET 0x00005c90
#define STATION_SLOW_IO_SCU_LP_MODE_ADDR 0x01405c90
#define STATION_SLOW_IO_SSP_SHARED_SEL_0_OFFSET 0x00005c98
#define STATION_SLOW_IO_SSP_SHARED_SEL_0_ADDR 0x01405c98
#define STATION_SLOW_IO_SSP_SHARED_SEL_1_OFFSET 0x00005ca0
#define STATION_SLOW_IO_SSP_SHARED_SEL_1_ADDR 0x01405ca0
#define STATION_SLOW_IO_SSP_SHARED_SEL_2_OFFSET 0x00005ca8
#define STATION_SLOW_IO_SSP_SHARED_SEL_2_ADDR 0x01405ca8
#define STATION_SLOW_IO_SSP_SHARED_SEL_3_OFFSET 0x00005cb0
#define STATION_SLOW_IO_SSP_SHARED_SEL_3_ADDR 0x01405cb0
#define STATION_SLOW_IO_SSP_SHARED_SEL_4_OFFSET 0x00005cb8
#define STATION_SLOW_IO_SSP_SHARED_SEL_4_ADDR 0x01405cb8
#define STATION_SLOW_IO_SSP_SHARED_SEL_5_OFFSET 0x00005cc0
#define STATION_SLOW_IO_SSP_SHARED_SEL_5_ADDR 0x01405cc0
#define STATION_SLOW_IO_SSP_SHARED_SEL_6_OFFSET 0x00005cc8
#define STATION_SLOW_IO_SSP_SHARED_SEL_6_ADDR 0x01405cc8
#define STATION_SLOW_IO_SSP_SHARED_SEL_7_OFFSET 0x00005cd0
#define STATION_SLOW_IO_SSP_SHARED_SEL_7_ADDR 0x01405cd0
#define STATION_SLOW_IO_SSP_SHARED_SEL_8_OFFSET 0x00005cd8
#define STATION_SLOW_IO_SSP_SHARED_SEL_8_ADDR 0x01405cd8
#define STATION_SLOW_IO_SSP_SHARED_SEL_9_OFFSET 0x00005ce0
#define STATION_SLOW_IO_SSP_SHARED_SEL_9_ADDR 0x01405ce0
#define STATION_SLOW_IO_SSP_SHARED_SEL_10_OFFSET 0x00005ce8
#define STATION_SLOW_IO_SSP_SHARED_SEL_10_ADDR 0x01405ce8
#define STATION_SLOW_IO_SSP_SHARED_SEL_11_OFFSET 0x00005cf0
#define STATION_SLOW_IO_SSP_SHARED_SEL_11_ADDR 0x01405cf0
#define STATION_SLOW_IO_SSP_SHARED_SEL_12_OFFSET 0x00005cf8
#define STATION_SLOW_IO_SSP_SHARED_SEL_12_ADDR 0x01405cf8
#define STATION_SLOW_IO_SSP_SHARED_SEL_13_OFFSET 0x00005d00
#define STATION_SLOW_IO_SSP_SHARED_SEL_13_ADDR 0x01405d00
#define STATION_SLOW_IO_SSP_SHARED_SEL_14_OFFSET 0x00005d08
#define STATION_SLOW_IO_SSP_SHARED_SEL_14_ADDR 0x01405d08
#define STATION_SLOW_IO_SSP_SHARED_SEL_15_OFFSET 0x00005d10
#define STATION_SLOW_IO_SSP_SHARED_SEL_15_ADDR 0x01405d10
#define STATION_SLOW_IO_SSP_SHARED_SEL_16_OFFSET 0x00005d18
#define STATION_SLOW_IO_SSP_SHARED_SEL_16_ADDR 0x01405d18
#define STATION_SLOW_IO_SSP_SHARED_SEL_17_OFFSET 0x00005d20
#define STATION_SLOW_IO_SSP_SHARED_SEL_17_ADDR 0x01405d20
#define STATION_SLOW_IO_SSP_SHARED_SEL_18_OFFSET 0x00005d28
#define STATION_SLOW_IO_SSP_SHARED_SEL_18_ADDR 0x01405d28
#define STATION_SLOW_IO_SSP_SHARED_SEL_19_OFFSET 0x00005d30
#define STATION_SLOW_IO_SSP_SHARED_SEL_19_ADDR 0x01405d30
#define STATION_SLOW_IO_SSP_SHARED_SEL_20_OFFSET 0x00005d38
#define STATION_SLOW_IO_SSP_SHARED_SEL_20_ADDR 0x01405d38
#define STATION_SLOW_IO_SSP_SHARED_SEL_21_OFFSET 0x00005d40
#define STATION_SLOW_IO_SSP_SHARED_SEL_21_ADDR 0x01405d40
#define STATION_SLOW_IO_SSP_SHARED_SEL_22_OFFSET 0x00005d48
#define STATION_SLOW_IO_SSP_SHARED_SEL_22_ADDR 0x01405d48
#define STATION_SLOW_IO_SSP_SHARED_SEL_23_OFFSET 0x00005d50
#define STATION_SLOW_IO_SSP_SHARED_SEL_23_ADDR 0x01405d50
#define STATION_SLOW_IO_SSP_SHARED_SEL_24_OFFSET 0x00005d58
#define STATION_SLOW_IO_SSP_SHARED_SEL_24_ADDR 0x01405d58
#define STATION_SLOW_IO_SSP_SHARED_SEL_25_OFFSET 0x00005d60
#define STATION_SLOW_IO_SSP_SHARED_SEL_25_ADDR 0x01405d60
#define STATION_SLOW_IO_SSP_SHARED_SEL_26_OFFSET 0x00005d68
#define STATION_SLOW_IO_SSP_SHARED_SEL_26_ADDR 0x01405d68
#define STATION_SLOW_IO_SSP_SHARED_SEL_27_OFFSET 0x00005d70
#define STATION_SLOW_IO_SSP_SHARED_SEL_27_ADDR 0x01405d70
#define STATION_SLOW_IO_SSP_SHARED_SEL_28_OFFSET 0x00005d78
#define STATION_SLOW_IO_SSP_SHARED_SEL_28_ADDR 0x01405d78
#define STATION_SLOW_IO_SSP_SHARED_SEL_29_OFFSET 0x00005d80
#define STATION_SLOW_IO_SSP_SHARED_SEL_29_ADDR 0x01405d80
#define STATION_SLOW_IO_SSP_SHARED_SEL_30_OFFSET 0x00005d88
#define STATION_SLOW_IO_SSP_SHARED_SEL_30_ADDR 0x01405d88
#define STATION_SLOW_IO_SSP_SHARED_SEL_31_OFFSET 0x00005d90
#define STATION_SLOW_IO_SSP_SHARED_SEL_31_ADDR 0x01405d90
#define STATION_SLOW_IO_SSP_SHARED_SEL_32_OFFSET 0x00005d98
#define STATION_SLOW_IO_SSP_SHARED_SEL_32_ADDR 0x01405d98
#define STATION_SLOW_IO_SSP_SHARED_SEL_33_OFFSET 0x00005da0
#define STATION_SLOW_IO_SSP_SHARED_SEL_33_ADDR 0x01405da0
#define STATION_SLOW_IO_SSP_SHARED_SEL_34_OFFSET 0x00005da8
#define STATION_SLOW_IO_SSP_SHARED_SEL_34_ADDR 0x01405da8
#define STATION_SLOW_IO_SSP_SHARED_SEL_35_OFFSET 0x00005db0
#define STATION_SLOW_IO_SSP_SHARED_SEL_35_ADDR 0x01405db0
#define STATION_SLOW_IO_SSP_SHARED_SEL_36_OFFSET 0x00005db8
#define STATION_SLOW_IO_SSP_SHARED_SEL_36_ADDR 0x01405db8
#define STATION_SLOW_IO_SSP_SHARED_SEL_37_OFFSET 0x00005dc0
#define STATION_SLOW_IO_SSP_SHARED_SEL_37_ADDR 0x01405dc0
#define STATION_SLOW_IO_SSP_SHARED_SEL_38_OFFSET 0x00005dc8
#define STATION_SLOW_IO_SSP_SHARED_SEL_38_ADDR 0x01405dc8
#define STATION_SLOW_IO_SSP_SHARED_SEL_39_OFFSET 0x00005dd0
#define STATION_SLOW_IO_SSP_SHARED_SEL_39_ADDR 0x01405dd0
#define STATION_SLOW_IO_SSP_SHARED_SEL_40_OFFSET 0x00005dd8
#define STATION_SLOW_IO_SSP_SHARED_SEL_40_ADDR 0x01405dd8
#define STATION_SLOW_IO_SSP_SHARED_SEL_41_OFFSET 0x00005de0
#define STATION_SLOW_IO_SSP_SHARED_SEL_41_ADDR 0x01405de0
#define STATION_SLOW_IO_SSP_SHARED_SEL_42_OFFSET 0x00005de8
#define STATION_SLOW_IO_SSP_SHARED_SEL_42_ADDR 0x01405de8
#define STATION_SLOW_IO_SSP_SHARED_SEL_43_OFFSET 0x00005df0
#define STATION_SLOW_IO_SSP_SHARED_SEL_43_ADDR 0x01405df0
#define STATION_SLOW_IO_SSP_SHARED_SEL_44_OFFSET 0x00005df8
#define STATION_SLOW_IO_SSP_SHARED_SEL_44_ADDR 0x01405df8
#define STATION_SLOW_IO_SSP_SHARED_SEL_45_OFFSET 0x00005e00
#define STATION_SLOW_IO_SSP_SHARED_SEL_45_ADDR 0x01405e00
#define STATION_SLOW_IO_SSP_SHARED_SEL_46_OFFSET 0x00005e08
#define STATION_SLOW_IO_SSP_SHARED_SEL_46_ADDR 0x01405e08
#define STATION_SLOW_IO_SSP_SHARED_SEL_47_OFFSET 0x00005e10
#define STATION_SLOW_IO_SSP_SHARED_SEL_47_ADDR 0x01405e10
#define STATION_SLOW_IO_SCU_FUNC_RESET_OFFSET 0x00005e18
#define STATION_SLOW_IO_SCU_FUNC_RESET_ADDR 0x01405e18
#define STATION_SLOW_IO_SCU_FUNC_INTFB_OFFSET 0x00005e20
#define STATION_SLOW_IO_SCU_FUNC_INTFB_ADDR 0x01405e20
#define STATION_SLOW_IO_SCU_FUNC_BYPASS_OFFSET 0x00005e28
#define STATION_SLOW_IO_SCU_FUNC_BYPASS_ADDR 0x01405e28
#define STATION_SLOW_IO_SCU_FUNC_TEST_OFFSET 0x00005e30
#define STATION_SLOW_IO_SCU_FUNC_TEST_ADDR 0x01405e30
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_OFFSET 0x00005e38
#define STATION_SLOW_IO_SCU_FUNC_PWRDN_ADDR 0x01405e38
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_OFFSET 0x00005e40
#define STATION_SLOW_IO_SCU_FUNC_CLK_SEL_ADDR 0x01405e40
#define STATION_SLOW_IO_SCU_FUNC_PROG_DONE_OFFSET 0x00005e48
#define STATION_SLOW_IO_SCU_FUNC_PROG_DONE_ADDR 0x01405e48
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_OFFSET 0x00005e50
#define STATION_SLOW_IO_SCU_PLLCLK_ICG_EN_ADDR 0x01405e50
#define STATION_SLOW_IO_SCU_INTR_OFFSET 0x00005e58
#define STATION_SLOW_IO_SCU_INTR_ADDR 0x01405e58
#define STATION_SLOW_IO_S2B_I2SM_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e60
#define STATION_SLOW_IO_S2B_I2SM_CLKDIV_DIVCLK_SEL_ADDR 0x01405e60
#define STATION_SLOW_IO_S2B_I2SS0_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e68
#define STATION_SLOW_IO_S2B_I2SS0_CLKDIV_DIVCLK_SEL_ADDR 0x01405e68
#define STATION_SLOW_IO_S2B_I2SS1_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e70
#define STATION_SLOW_IO_S2B_I2SS1_CLKDIV_DIVCLK_SEL_ADDR 0x01405e70
#define STATION_SLOW_IO_S2B_I2SS2_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e78
#define STATION_SLOW_IO_S2B_I2SS2_CLKDIV_DIVCLK_SEL_ADDR 0x01405e78
#define STATION_SLOW_IO_S2B_I2SS3_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e80
#define STATION_SLOW_IO_S2B_I2SS3_CLKDIV_DIVCLK_SEL_ADDR 0x01405e80
#define STATION_SLOW_IO_S2B_I2SS4_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e88
#define STATION_SLOW_IO_S2B_I2SS4_CLKDIV_DIVCLK_SEL_ADDR 0x01405e88
#define STATION_SLOW_IO_S2B_I2SS5_CLKDIV_DIVCLK_SEL_OFFSET 0x00005e90
#define STATION_SLOW_IO_S2B_I2SS5_CLKDIV_DIVCLK_SEL_ADDR 0x01405e90
#define STATION_SLOW_IO_B2S_QSPIM_SSI_BUSY_OFFSET 0x00005e98
#define STATION_SLOW_IO_B2S_QSPIM_SSI_BUSY_ADDR 0x01405e98
#define STATION_SLOW_IO_B2S_QSPIM_SSI_SLEEP_OFFSET 0x00005ea0
#define STATION_SLOW_IO_B2S_QSPIM_SSI_SLEEP_ADDR 0x01405ea0
#define STATION_SLOW_IO_S2B_QSPIM_SSI_CLK_EN_OFFSET 0x00005ea8
#define STATION_SLOW_IO_S2B_QSPIM_SSI_CLK_EN_ADDR 0x01405ea8
#define STATION_SLOW_IO_B2S_SSPIM0_SSI_SLEEP_OFFSET 0x00005eb0
#define STATION_SLOW_IO_B2S_SSPIM0_SSI_SLEEP_ADDR 0x01405eb0
#define STATION_SLOW_IO_S2B_SSPIM0_SSI_CLK_EN_OFFSET 0x00005eb8
#define STATION_SLOW_IO_S2B_SSPIM0_SSI_CLK_EN_ADDR 0x01405eb8
#define STATION_SLOW_IO_B2S_SSPIM1_SSI_SLEEP_OFFSET 0x00005ec0
#define STATION_SLOW_IO_B2S_SSPIM1_SSI_SLEEP_ADDR 0x01405ec0
#define STATION_SLOW_IO_S2B_SSPIM1_SSI_CLK_EN_OFFSET 0x00005ec8
#define STATION_SLOW_IO_S2B_SSPIM1_SSI_CLK_EN_ADDR 0x01405ec8
#define STATION_SLOW_IO_B2S_SSPIM2_SSI_SLEEP_OFFSET 0x00005ed0
#define STATION_SLOW_IO_B2S_SSPIM2_SSI_SLEEP_ADDR 0x01405ed0
#define STATION_SLOW_IO_S2B_SSPIM2_SSI_CLK_EN_OFFSET 0x00005ed8
#define STATION_SLOW_IO_S2B_SSPIM2_SSI_CLK_EN_ADDR 0x01405ed8
#define STATION_SLOW_IO_B2S_SPIS_SSI_SLEEP_OFFSET 0x00005ee0
#define STATION_SLOW_IO_B2S_SPIS_SSI_SLEEP_ADDR 0x01405ee0
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_ADDR_OFFSET 0x00005ee8
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_ADDR_ADDR 0x01405ee8
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_ADDR_10BIT_OFFSET 0x00005ef0
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_ADDR_10BIT_ADDR 0x01405ef0
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_DATA_OFFSET 0x00005ef8
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_DATA_ADDR 0x01405ef8
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_HS_OFFSET 0x00005f00
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_HS_ADDR 0x01405f00
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_MASTER_ACT_OFFSET 0x00005f08
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_MASTER_ACT_ADDR 0x01405f08
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_P_GEN_OFFSET 0x00005f10
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_P_GEN_ADDR 0x01405f10
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_RD_OFFSET 0x00005f18
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_RD_ADDR 0x01405f18
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_S_GEN_OFFSET 0x00005f20
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_S_GEN_ADDR 0x01405f20
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_SLAVE_ACT_OFFSET 0x00005f28
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_SLAVE_ACT_ADDR 0x01405f28
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_WR_OFFSET 0x00005f30
#define STATION_SLOW_IO_B2S_I2C0_DEBUG_WR_ADDR 0x01405f30
#define STATION_SLOW_IO_S2B_I2C0_CLK_EN_OFFSET 0x00005f38
#define STATION_SLOW_IO_S2B_I2C0_CLK_EN_ADDR 0x01405f38
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_ADDR_OFFSET 0x00005f40
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_ADDR_ADDR 0x01405f40
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_ADDR_10BIT_OFFSET 0x00005f48
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_ADDR_10BIT_ADDR 0x01405f48
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_DATA_OFFSET 0x00005f50
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_DATA_ADDR 0x01405f50
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_HS_OFFSET 0x00005f58
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_HS_ADDR 0x01405f58
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_MASTER_ACT_OFFSET 0x00005f60
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_MASTER_ACT_ADDR 0x01405f60
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_P_GEN_OFFSET 0x00005f68
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_P_GEN_ADDR 0x01405f68
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_RD_OFFSET 0x00005f70
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_RD_ADDR 0x01405f70
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_S_GEN_OFFSET 0x00005f78
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_S_GEN_ADDR 0x01405f78
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_SLAVE_ACT_OFFSET 0x00005f80
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_SLAVE_ACT_ADDR 0x01405f80
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_WR_OFFSET 0x00005f88
#define STATION_SLOW_IO_B2S_I2C1_DEBUG_WR_ADDR 0x01405f88
#define STATION_SLOW_IO_S2B_I2C1_CLK_EN_OFFSET 0x00005f90
#define STATION_SLOW_IO_S2B_I2C1_CLK_EN_ADDR 0x01405f90
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_ADDR_OFFSET 0x00005f98
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_ADDR_ADDR 0x01405f98
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_ADDR_10BIT_OFFSET 0x00005fa0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_ADDR_10BIT_ADDR 0x01405fa0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_DATA_OFFSET 0x00005fa8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_DATA_ADDR 0x01405fa8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_HS_OFFSET 0x00005fb0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_HS_ADDR 0x01405fb0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_MASTER_ACT_OFFSET 0x00005fb8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_MASTER_ACT_ADDR 0x01405fb8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_P_GEN_OFFSET 0x00005fc0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_P_GEN_ADDR 0x01405fc0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_RD_OFFSET 0x00005fc8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_RD_ADDR 0x01405fc8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_S_GEN_OFFSET 0x00005fd0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_S_GEN_ADDR 0x01405fd0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_SLAVE_ACT_OFFSET 0x00005fd8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_SLAVE_ACT_ADDR 0x01405fd8
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_WR_OFFSET 0x00005fe0
#define STATION_SLOW_IO_B2S_I2C2_DEBUG_WR_ADDR 0x01405fe0
#define STATION_SLOW_IO_S2B_I2C2_CLK_EN_OFFSET 0x00005fe8
#define STATION_SLOW_IO_S2B_I2C2_CLK_EN_ADDR 0x01405fe8
#define STATION_SLOW_IO_S2B_GPIO_CLK_EN_OFFSET 0x00005ff0
#define STATION_SLOW_IO_S2B_GPIO_CLK_EN_ADDR 0x01405ff0
#define STATION_SLOW_IO_S2B_RTC_CLK_EN_OFFSET 0x00005ff8
#define STATION_SLOW_IO_S2B_RTC_CLK_EN_ADDR 0x01405ff8
#define STATION_SLOW_IO_B2S_RTC_EN_OFFSET 0x00006000
#define STATION_SLOW_IO_B2S_RTC_EN_ADDR 0x01406000
#define STATION_SLOW_IO_S2B_TIMERS_1_RESETN_OFFSET 0x00006008
#define STATION_SLOW_IO_S2B_TIMERS_1_RESETN_ADDR 0x01406008
#define STATION_SLOW_IO_S2B_TIMERS_2_RESETN_OFFSET 0x00006010
#define STATION_SLOW_IO_S2B_TIMERS_2_RESETN_ADDR 0x01406010
#define STATION_SLOW_IO_S2B_TIMERS_3_RESETN_OFFSET 0x00006018
#define STATION_SLOW_IO_S2B_TIMERS_3_RESETN_ADDR 0x01406018
#define STATION_SLOW_IO_S2B_TIMERS_4_RESETN_OFFSET 0x00006020
#define STATION_SLOW_IO_S2B_TIMERS_4_RESETN_ADDR 0x01406020
#define STATION_SLOW_IO_S2B_TIMERS_5_RESETN_OFFSET 0x00006028
#define STATION_SLOW_IO_S2B_TIMERS_5_RESETN_ADDR 0x01406028
#define STATION_SLOW_IO_S2B_TIMERS_6_RESETN_OFFSET 0x00006030
#define STATION_SLOW_IO_S2B_TIMERS_6_RESETN_ADDR 0x01406030
#define STATION_SLOW_IO_S2B_TIMERS_7_RESETN_OFFSET 0x00006038
#define STATION_SLOW_IO_S2B_TIMERS_7_RESETN_ADDR 0x01406038
#define STATION_SLOW_IO_S2B_TIMERS_8_RESETN_OFFSET 0x00006040
#define STATION_SLOW_IO_S2B_TIMERS_8_RESETN_ADDR 0x01406040
#define STATION_SLOW_IO_S2B_WDT_CLK_EN_OFFSET 0x00006048
#define STATION_SLOW_IO_S2B_WDT_CLK_EN_ADDR 0x01406048
#define STATION_SLOW_IO_S2B_WDT_PAUSE_OFFSET 0x00006050
#define STATION_SLOW_IO_S2B_WDT_PAUSE_ADDR 0x01406050
#define STATION_SLOW_IO_S2B_WDT_SPEED_UP_OFFSET 0x00006058
#define STATION_SLOW_IO_S2B_WDT_SPEED_UP_ADDR 0x01406058
#define STATION_SLOW_IO_S2B_BOOTUP_ENA_OFFSET 0x00006060
#define STATION_SLOW_IO_S2B_BOOTUP_ENA_ADDR 0x01406060
#define STATION_SLOW_IO_S2B_BOOTUP_ENA_SW_CTRL_OFFSET 0x00006068
#define STATION_SLOW_IO_S2B_BOOTUP_ENA_SW_CTRL_ADDR 0x01406068
#define STATION_SLOW_IO_S2B_BOOT_FROM_FLASH_ENA_OFFSET 0x00006070
#define STATION_SLOW_IO_S2B_BOOT_FROM_FLASH_ENA_ADDR 0x01406070
#define STATION_SLOW_IO_S2B_BOOT_FROM_FLASH_ENA_SW_CTRL_OFFSET 0x00006078
#define STATION_SLOW_IO_S2B_BOOT_FROM_FLASH_ENA_SW_CTRL_ADDR 0x01406078
#define STATION_SLOW_IO_S2ICG_QSPIM_PCLK_EN_OFFSET 0x00006080
#define STATION_SLOW_IO_S2ICG_QSPIM_PCLK_EN_ADDR 0x01406080
#define STATION_SLOW_IO_S2ICG_SSPIM0_PCLK_EN_OFFSET 0x00006088
#define STATION_SLOW_IO_S2ICG_SSPIM0_PCLK_EN_ADDR 0x01406088
#define STATION_SLOW_IO_S2ICG_SSPIM1_PCLK_EN_OFFSET 0x00006090
#define STATION_SLOW_IO_S2ICG_SSPIM1_PCLK_EN_ADDR 0x01406090
#define STATION_SLOW_IO_S2ICG_SSPIM2_PCLK_EN_OFFSET 0x00006098
#define STATION_SLOW_IO_S2ICG_SSPIM2_PCLK_EN_ADDR 0x01406098
#define STATION_SLOW_IO_S2ICG_SPIS_PCLK_EN_OFFSET 0x000060a0
#define STATION_SLOW_IO_S2ICG_SPIS_PCLK_EN_ADDR 0x014060a0
#define STATION_SLOW_IO_S2ICG_UART0_PCLK_EN_OFFSET 0x000060a8
#define STATION_SLOW_IO_S2ICG_UART0_PCLK_EN_ADDR 0x014060a8
#define STATION_SLOW_IO_S2ICG_UART1_PCLK_EN_OFFSET 0x000060b0
#define STATION_SLOW_IO_S2ICG_UART1_PCLK_EN_ADDR 0x014060b0
#define STATION_SLOW_IO_S2ICG_UART2_PCLK_EN_OFFSET 0x000060b8
#define STATION_SLOW_IO_S2ICG_UART2_PCLK_EN_ADDR 0x014060b8
#define STATION_SLOW_IO_S2ICG_UART3_PCLK_EN_OFFSET 0x000060c0
#define STATION_SLOW_IO_S2ICG_UART3_PCLK_EN_ADDR 0x014060c0
#define STATION_SLOW_IO_S2ICG_I2SM_PCLK_EN_OFFSET 0x000060c8
#define STATION_SLOW_IO_S2ICG_I2SM_PCLK_EN_ADDR 0x014060c8
#define STATION_SLOW_IO_S2ICG_I2SS0_PCLK_EN_OFFSET 0x000060d0
#define STATION_SLOW_IO_S2ICG_I2SS0_PCLK_EN_ADDR 0x014060d0
#define STATION_SLOW_IO_S2ICG_I2SS1_PCLK_EN_OFFSET 0x000060d8
#define STATION_SLOW_IO_S2ICG_I2SS1_PCLK_EN_ADDR 0x014060d8
#define STATION_SLOW_IO_S2ICG_I2SS2_PCLK_EN_OFFSET 0x000060e0
#define STATION_SLOW_IO_S2ICG_I2SS2_PCLK_EN_ADDR 0x014060e0
#define STATION_SLOW_IO_S2ICG_I2SS3_PCLK_EN_OFFSET 0x000060e8
#define STATION_SLOW_IO_S2ICG_I2SS3_PCLK_EN_ADDR 0x014060e8
#define STATION_SLOW_IO_S2ICG_I2SS4_PCLK_EN_OFFSET 0x000060f0
#define STATION_SLOW_IO_S2ICG_I2SS4_PCLK_EN_ADDR 0x014060f0
#define STATION_SLOW_IO_S2ICG_I2SS5_PCLK_EN_OFFSET 0x000060f8
#define STATION_SLOW_IO_S2ICG_I2SS5_PCLK_EN_ADDR 0x014060f8
#define STATION_SLOW_IO_S2ICG_I2C0_PCLK_EN_OFFSET 0x00006100
#define STATION_SLOW_IO_S2ICG_I2C0_PCLK_EN_ADDR 0x01406100
#define STATION_SLOW_IO_S2ICG_I2C1_PCLK_EN_OFFSET 0x00006108
#define STATION_SLOW_IO_S2ICG_I2C1_PCLK_EN_ADDR 0x01406108
#define STATION_SLOW_IO_S2ICG_I2C2_PCLK_EN_OFFSET 0x00006110
#define STATION_SLOW_IO_S2ICG_I2C2_PCLK_EN_ADDR 0x01406110
#define STATION_SLOW_IO_S2ICG_GPIO_PCLK_EN_OFFSET 0x00006118
#define STATION_SLOW_IO_S2ICG_GPIO_PCLK_EN_ADDR 0x01406118
#define STATION_SLOW_IO_S2ICG_RTC_PCLK_EN_OFFSET 0x00006120
#define STATION_SLOW_IO_S2ICG_RTC_PCLK_EN_ADDR 0x01406120
#define STATION_SLOW_IO_S2ICG_TIMERS_PCLK_EN_OFFSET 0x00006128
#define STATION_SLOW_IO_S2ICG_TIMERS_PCLK_EN_ADDR 0x01406128
#define STATION_SLOW_IO_S2ICG_WDT_PCLK_EN_OFFSET 0x00006130
#define STATION_SLOW_IO_S2ICG_WDT_PCLK_EN_ADDR 0x01406130
#define STATION_SLOW_IO_DEBUG_INFO_ENABLE_OFFSET 0x00006138
#define STATION_SLOW_IO_DEBUG_INFO_ENABLE_ADDR 0x01406138
