// Seed: 1515819820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  generate
    assign id_1 = id_5;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    output wor id_12,
    output uwire id_13,
    input wand id_14,
    output tri1 id_15,
    output wire id_16,
    input supply0 id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19
  );
endmodule
