{
  "performanceSummary":
  {
    "name":"Kernel Summary"
    , "columns":
    ["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"]
    , "children":
    [
      {
        "name":"conv2d1x1"
        , "data":
        [
          "NDRange"
          , "No"
          , "n/a"
          , 1
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: NDRange"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 512"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":3
            }
          ]
        ]
      }
    ]
  }
  , "estimatedResources":
  {
    "name":"Estimated Resource Usage"
    , "columns":
    ["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"]
    , "children":
    [
      {
        "name":"conv2d1x1"
        , "data":
        [20635, 32375.7, 2287, 17, 137]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":3
            }
          ]
        ]
      }
      , {
        "name":"Global Interconnect"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [935, 4429, 18, 0, 0]
      }
      , {
        "name":"Board Interface"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [65540, 131080, 176, 0, 0]
      }
      , {
        "name":"System description ROM"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [0, 67, 2, 0, 0]
      }
      , {
        "name":"Total"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [87110, 167951, 2483, 17, 137]
        , "data_percent":
        [10.1955, 9.82865, 91.5223, 1.11989]
      }
      , {
        "name":"Available"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [854400, 1708800, 2713, 1518, 0]
      }
    ]
  }
  , "compileWarnings":
  {
    "name":"Compile Warnings"
    , "children":
    [
      {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":32
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":33
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":34
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":35
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
              , "line":42
            }
          ]
        ]
      }
    ]
  }
}
