# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MINISRC_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/MD_Mux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MD_Mux
# 
# Top level modules:
# 	MD_Mux
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/encoder_32_to_5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/Mux_32_to_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_32_to_1
# 
# Top level modules:
# 	Mux_32_to_1
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bit_stage_cell
# -- Compiling module four_bit_adder
# -- Compiling module sixteen_bit_carry_adder
# -- Compiling module thirtytwo_bit_carry_adder
# -- Compiling module thirtytwo_bit_twos_complement
# -- Compiling module thirtytwo_bit_subtractor
# -- Compiling module thirtytwo_bit_booth_algorithm
# -- Compiling module nonrestoring_divison_algo
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/REG32_MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reg32
# -- Compiling module Reg64
# -- Compiling module mdr_reg
# 
# Top level modules:
# 	Reg64
# 	mdr_reg
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/Datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dataPath
# 
# Top level modules:
# 	dataPath
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Christopher\ Masloub/Documents/GitHub/Virtual-Processor {C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/datapath_test.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath_test
# 
# Top level modules:
# 	datapath_test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  datapath_test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps datapath_test 
# Loading work.datapath_test
# Loading work.dataPath
# Loading work.Reg32
# Loading work.Reg64
# Loading work.MD_Mux
# Loading work.encoder_32_to_5
# Loading work.Mux_32_to_1
# Loading work.alu
# Loading work.thirtytwo_bit_twos_complement
# Loading work.thirtytwo_bit_carry_adder
# Loading work.sixteen_bit_carry_adder
# Loading work.four_bit_adder
# Loading work.bit_stage_cell
# Loading work.thirtytwo_bit_subtractor
# Loading work.thirtytwo_bit_booth_algorithm
# Loading work.nonrestoring_divison_algo
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/datapath_test.v(37): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'R5in'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/Datapath.v(7).
# 
#         Region: /datapath_test/DUT
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/datapath_test.v(37): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'control'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/Datapath.v(8).
# 
#         Region: /datapath_test/DUT
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(103): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_0'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(84).
# 
#         Region: /datapath_test/DUT/Alu/c/ttb
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(212): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_0'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(84).
# 
#         Region: /datapath_test/DUT/Alu/a
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(103): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_0'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(84).
# 
#         Region: /datapath_test/DUT/Alu/s/compliment/ttb
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(111): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_0'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(84).
# 
#         Region: /datapath_test/DUT/Alu/s/sub
# ** Warning: (vsim-3015) C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(229): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_0'. The port definition is at: C:/Users/Christopher Masloub/Documents/GitHub/Virtual-Processor/ALU.v(84).
# 
#         Region: /datapath_test/DUT/Alu/a2
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Christopher Masloub  Hostname: LAPTOP-R5L73M9C  ProcessID: 524
# 
#           Attempting to use alternate WLF file "./wlftyji7q3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftyji7q3
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
