Analysis & Synthesis report for space_shooter
Mon Sep 16 13:53:23 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |project|shipMove_controlpath:sc0|ShipMove_current_state
 11. State Machine - |project|vga_dataPath:dataP|imageSelector
 12. State Machine - |project|vga_controlPath:controlP|current_state
 13. State Machine - |project|avconf:avc|mSetup_ST
 14. State Machine - |project|keyboard:kb|kCurrentState
 15. State Machine - |project|keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver
 16. State Machine - |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Source assignments for bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated
 29. Source assignments for vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated
 30. Source assignments for vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component|altsyncram_nuf1:auto_generated
 31. Source assignments for vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component|altsyncram_vuf1:auto_generated
 32. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated
 33. Parameter Settings for User Entity Instance: keyboard:kb|PS2_Controller:PS2
 34. Parameter Settings for User Entity Instance: keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 35. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 36. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 37. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 42. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 43. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 45. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 46. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: avconf:avc
 48. Parameter Settings for User Entity Instance: bgm_ram:bgm52556|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: vga_adapter:VGA
 53. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 54. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 55. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 57. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 58. Parameter Settings for Inferred Entity Instance: frameCounter:c4|lpm_divide:Div0
 59. scfifo Parameter Settings by Entity Instance
 60. altpll Parameter Settings by Entity Instance
 61. altsyncram Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "score:score1|hex_decoder:hexd2"
 63. Port Connectivity Checks: "score:score1"
 64. Port Connectivity Checks: "TimeCounter:t5"
 65. Port Connectivity Checks: "TimeCounter:t4"
 66. Port Connectivity Checks: "TimeCounter:t3"
 67. Port Connectivity Checks: "TimeCounter:t2"
 68. Port Connectivity Checks: "TimeCounter:t1"
 69. Port Connectivity Checks: "TimeCounter:t0"
 70. Port Connectivity Checks: "meteor_movement:m6"
 71. Port Connectivity Checks: "meteor_movement:m5"
 72. Port Connectivity Checks: "meteor_movement:m4"
 73. Port Connectivity Checks: "meteor_movement:m3"
 74. Port Connectivity Checks: "meteor_movement:m2"
 75. Port Connectivity Checks: "meteor_movement:m1"
 76. Port Connectivity Checks: "shipMove_controlpath:sc0"
 77. Port Connectivity Checks: "vga_adapter:VGA"
 78. Port Connectivity Checks: "vga_dataPath:dataP"
 79. Port Connectivity Checks: "bgm_ram:bgm52556"
 80. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 81. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 82. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 83. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 84. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 85. Port Connectivity Checks: "frameCounter:c6"
 86. Port Connectivity Checks: "keyboard:kb|PS2_Controller:PS2"
 87. Port Connectivity Checks: "keyboard:kb"
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 16 13:53:23 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; space_shooter                               ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1191                                        ;
; Total pins                      ; 85                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,353,750                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; space_shooter      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; PS2/PS2_Controller.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/PS2/PS2_Controller.v                    ;         ;
; PS2/Altera_UP_PS2_Data_In.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/PS2/Altera_UP_PS2_Data_In.v             ;         ;
; PS2/Altera_UP_PS2_Command_Out.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/PS2/Altera_UP_PS2_Command_Out.v         ;         ;
; Audio/I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/I2C_Controller.v                  ;         ;
; Audio/avconf.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v                          ;         ;
; Audio/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v                ;         ;
; Audio/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Clock.v                     ;         ;
; Audio/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Clock_Edge.v            ;         ;
; Audio/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio/Files/bgm_ram.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm_ram.v                   ;         ;
; starRom.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/starRom.v                               ;         ;
; space_ROM.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/space_ROM.v                             ;         ;
; shipROM.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/shipROM.v                               ;         ;
; vga_pll.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/Jimmy/Desktop/Final_version/vga_pll.v                               ;         ;
; vga_controller.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/vga_controller.v                        ;         ;
; vga_address_translator.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/vga_address_translator.v                ;         ;
; vga_adapter.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v                           ;         ;
; speed.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/speed.v                                 ;         ;
; sixK.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/sixK.v                                  ;         ;
; shipMoveFSM.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v                           ;         ;
; score.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/score.v                                 ;         ;
; project.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/project.v                               ;         ;
; meteor_movement.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/meteor_movement.v                       ;         ;
; keyboard.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Jimmy/Desktop/Final_version/keyboard.v                              ;         ;
; scfifo.tdf                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; aglobal170.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; db/scfifo_7ba1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/scfifo_7ba1.tdf                      ;         ;
; db/a_dpfifo_q2a1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf                    ;         ;
; db/altsyncram_n3i1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf                  ;         ;
; db/cmpr_6l8.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/cmpr_6l8.tdf                         ;         ;
; db/cntr_h2b.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/cntr_h2b.tdf                         ;         ;
; db/cntr_u27.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/cntr_u27.tdf                         ;         ;
; db/cntr_i2b.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/cntr_i2b.tdf                         ;         ;
; altpll.tdf                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/audio_clock_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/audio_clock_altpll.v                 ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_bnp1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_bnp1.tdf                  ;         ;
; ./Audio/Files/bgm52556.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm52556.mif                ;         ;
; db/decode_cla.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/decode_cla.tdf                       ;         ;
; db/decode_51a.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/decode_51a.tdf                       ;         ;
; db/mux_sfb.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/mux_sfb.tdf                          ;         ;
; db/altsyncram_76g1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_76g1.tdf                  ;         ;
; space.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jimmy/Desktop/Final_version/space.mif                               ;         ;
; db/decode_g2a.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/decode_g2a.tdf                       ;         ;
; db/mux_5hb.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/mux_5hb.tdf                          ;         ;
; db/altsyncram_nuf1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_nuf1.tdf                  ;         ;
; ship.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jimmy/Desktop/Final_version/ship.mif                                ;         ;
; db/altsyncram_vuf1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_vuf1.tdf                  ;         ;
; star.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jimmy/Desktop/Final_version/star.mif                                ;         ;
; db/altsyncram_i7m1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_i7m1.tdf                  ;         ;
; black.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jimmy/Desktop/Final_version/black.mif                               ;         ;
; db/decode_nma.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/decode_nma.tdf                       ;         ;
; db/altpll_80u.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/altpll_80u.tdf                       ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_6dm.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/lpm_divide_6dm.tdf                   ;         ;
; db/sign_div_unsign_9nh.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/sign_div_unsign_9nh.tdf              ;         ;
; db/alt_u_div_o2f.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jimmy/Desktop/Final_version/db/alt_u_div_o2f.tdf                    ;         ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2252           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4094           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 365            ;
;     -- 5 input functions                    ; 850            ;
;     -- 4 input functions                    ; 1339           ;
;     -- <=3 input functions                  ; 1530           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1191           ;
;                                             ;                ;
; I/O pins                                    ; 85             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1353750        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1337           ;
; Total fan-out                               ; 24362          ;
; Average fan-out                             ; 4.26           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                      ; Entity Name                    ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |project                                                    ; 4094 (45)           ; 1191 (16)                 ; 1353750           ; 0          ; 85   ; 0            ; |project                                                                                                                                                                                                                                 ; project                        ; work         ;
;    |Audio_Controller:Audio_Controller|                      ; 151 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 148 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                    ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                  ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                       ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                       ; work         ;
;                      |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                    ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 46 (23)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                  ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                       ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                       ; work         ;
;                      |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                       ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;       |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;             |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll             ; work         ;
;    |ShipenMove_datapath:SMD0|                               ; 75 (75)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ShipenMove_datapath:SMD0                                                                                                                                                                                                        ; ShipenMove_datapath            ; work         ;
;    |TimeCounter:t0|                                         ; 60 (60)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t0                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |TimeCounter:t1|                                         ; 60 (60)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t1                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |TimeCounter:t2|                                         ; 61 (61)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t2                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |TimeCounter:t3|                                         ; 60 (60)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t3                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |TimeCounter:t4|                                         ; 60 (60)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t4                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |TimeCounter:t5|                                         ; 61 (61)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |project|TimeCounter:t5                                                                                                                                                                                                                  ; TimeCounter                    ; work         ;
;    |avconf:avc|                                             ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |project|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;       |I2C_Controller:u0|                                   ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |project|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;    |bgm_ram:bgm52556|                                       ; 7 (0)               ; 3 (0)                     ; 420448            ; 0          ; 0    ; 0            ; |project|bgm_ram:bgm52556                                                                                                                                                                                                                ; bgm_ram                        ; work         ;
;       |altsyncram:altsyncram_component|                     ; 7 (0)               ; 3 (0)                     ; 420448            ; 0          ; 0    ; 0            ; |project|bgm_ram:bgm52556|altsyncram:altsyncram_component                                                                                                                                                                                ; altsyncram                     ; work         ;
;          |altsyncram_bnp1:auto_generated|                   ; 7 (0)               ; 3 (3)                     ; 420448            ; 0          ; 0    ; 0            ; |project|bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated                                                                                                                                                 ; altsyncram_bnp1                ; work         ;
;             |decode_51a:rden_decode|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated|decode_51a:rden_decode                                                                                                                          ; decode_51a                     ; work         ;
;    |frameCounter:c4|                                        ; 1162 (60)           ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c4                                                                                                                                                                                                                 ; frameCounter                   ; work         ;
;       |lpm_divide:Div0|                                     ; 1102 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c4|lpm_divide:Div0                                                                                                                                                                                                 ; lpm_divide                     ; work         ;
;          |lpm_divide_6dm:auto_generated|                    ; 1102 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c4|lpm_divide:Div0|lpm_divide_6dm:auto_generated                                                                                                                                                                   ; lpm_divide_6dm                 ; work         ;
;             |sign_div_unsign_9nh:divider|                   ; 1102 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c4|lpm_divide:Div0|lpm_divide_6dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                       ; sign_div_unsign_9nh            ; work         ;
;                |alt_u_div_o2f:divider|                      ; 1102 (1102)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c4|lpm_divide:Div0|lpm_divide_6dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                 ; alt_u_div_o2f                  ; work         ;
;    |frameCounter:c6|                                        ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |project|frameCounter:c6                                                                                                                                                                                                                 ; frameCounter                   ; work         ;
;    |keyboard:kb|                                            ; 123 (19)            ; 97 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |project|keyboard:kb                                                                                                                                                                                                                     ; keyboard                       ; work         ;
;       |PS2_Controller:PS2|                                  ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |project|keyboard:kb|PS2_Controller:PS2                                                                                                                                                                                                  ; PS2_Controller                 ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|        ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                        ; Altera_UP_PS2_Command_Out      ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                ; Altera_UP_PS2_Data_In          ; work         ;
;    |meteor_movement:m1|                                     ; 33 (33)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m1                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteor_movement:m2|                                     ; 30 (30)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m2                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteor_movement:m3|                                     ; 33 (33)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m3                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteor_movement:m4|                                     ; 33 (33)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m4                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteor_movement:m5|                                     ; 15 (15)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m5                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteor_movement:m6|                                     ; 33 (33)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteor_movement:m6                                                                                                                                                                                                              ; meteor_movement                ; work         ;
;    |meteorspeed:s2|                                         ; 33 (33)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |project|meteorspeed:s2                                                                                                                                                                                                                  ; meteorspeed                    ; work         ;
;    |score:score1|                                           ; 32 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |project|score:score1                                                                                                                                                                                                                    ; score                          ; work         ;
;       |hex_decoder:hexd0|                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|score:score1|hex_decoder:hexd0                                                                                                                                                                                                  ; hex_decoder                    ; work         ;
;       |hex_decoder:hexd1|                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|score:score1|hex_decoder:hexd1                                                                                                                                                                                                  ; hex_decoder                    ; work         ;
;       |hex_decoder:hexd2|                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|score:score1|hex_decoder:hexd2                                                                                                                                                                                                  ; hex_decoder                    ; work         ;
;    |shipMove_controlpath:sc0|                               ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |project|shipMove_controlpath:sc0                                                                                                                                                                                                        ; shipMove_controlpath           ; work         ;
;    |sixK:six6|                                              ; 17 (17)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |project|sixK:six6                                                                                                                                                                                                                       ; sixK                           ; work         ;
;    |vga_adapter:VGA|                                        ; 100 (2)             ; 34 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                                                                                                                                                 ; vga_adapter                    ; work         ;
;       |altsyncram:VideoMemory|                              ; 44 (0)              ; 8 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                          ; altsyncram                     ; work         ;
;          |altsyncram_i7m1:auto_generated|                   ; 44 (0)              ; 8 (8)                     ; 460800            ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated                                                                                                                                                           ; altsyncram_i7m1                ; work         ;
;             |decode_g2a:rden_decode_b|                      ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                  ; decode_g2a                     ; work         ;
;             |decode_nma:decode2|                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|decode_nma:decode2                                                                                                                                        ; decode_nma                     ; work         ;
;             |mux_5hb:mux3|                                  ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|mux_5hb:mux3                                                                                                                                              ; mux_5hb                        ; work         ;
;       |vga_address_translator:user_input_translator|        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                    ; vga_address_translator         ; work         ;
;       |vga_controller:controller|                           ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                       ; vga_controller                 ; work         ;
;          |vga_address_translator:controller_translator|     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                          ; vga_address_translator         ; work         ;
;       |vga_pll:mypll|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                   ; vga_pll                        ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                           ; altpll                         ; work         ;
;             |altpll_80u:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                 ; altpll_80u                     ; work         ;
;    |vga_controlPath:controlP|                               ; 38 (38)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |project|vga_controlPath:controlP                                                                                                                                                                                                        ; vga_controlPath                ; work         ;
;    |vga_dataPath:dataP|                                     ; 1630 (1620)         ; 227 (223)                 ; 464310            ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP                                                                                                                                                                                                              ; vga_dataPath                   ; work         ;
;       |shipROM:shipcolor|                                   ; 0 (0)               ; 0 (0)                     ; 2340              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|shipROM:shipcolor                                                                                                                                                                                            ; shipROM                        ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 2340              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;             |altsyncram_nuf1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 2340              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component|altsyncram_nuf1:auto_generated                                                                                                                             ; altsyncram_nuf1                ; work         ;
;       |space_ROM:space_background|                          ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|space_ROM:space_background                                                                                                                                                                                   ; space_ROM                      ; work         ;
;          |altsyncram:altsyncram_component|                  ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                     ; work         ;
;             |altsyncram_76g1:auto_generated|                ; 10 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated                                                                                                                    ; altsyncram_76g1                ; work         ;
;                |decode_g2a:rden_decode|                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated|decode_g2a:rden_decode                                                                                             ; decode_g2a                     ; work         ;
;       |starRom:starcolor|                                   ; 0 (0)               ; 0 (0)                     ; 1170              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|starRom:starcolor                                                                                                                                                                                            ; starRom                        ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 1170              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;             |altsyncram_vuf1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 1170              ; 0          ; 0    ; 0            ; |project|vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component|altsyncram_vuf1:auto_generated                                                                                                                             ; altsyncram_vuf1                ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                       ;
; bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Single Port      ; 52556        ; 8            ; --           ; --           ; 420448 ; ./Audio/Files/bgm52556.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; black.mif                  ;
; vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component|altsyncram_nuf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; ROM              ; 390          ; 6            ; --           ; --           ; 2340   ; ship.mif                   ;
; vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; space.mif                  ;
; vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component|altsyncram_vuf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; ROM              ; 195          ; 6            ; --           ; --           ; 1170   ; star.mif                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |project|bgm_ram:bgm52556 ; Audio/Files/bgm_ram.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|shipMove_controlpath:sc0|ShipMove_current_state                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------+-----------------------------------------+
; Name                                          ; ShipMove_current_state.S_SHIP_RIGHT ; ShipMove_current_state.S_SHIP_LEFT ; ShipMove_current_state.S_SHIP_DOWN ; ShipMove_current_state.S_SHIP_UP ; ShipMove_current_state.S_SHIP_RIGHT_IDLE_WAIT ; ShipMove_current_state.S_SHIP_LEFT_IDLE_WAIT ; ShipMove_current_state.S_SHIP_DOWN_IDLE_WAIT ; ShipMove_current_state.S_SHIP_UP_IDLE_WAIT ; ShipMove_current_state.S_SHIP_IDLE ; ShipMove_current_state.S_SHIP_GAMESTART ;
+-----------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------+-----------------------------------------+
; ShipMove_current_state.S_SHIP_GAMESTART       ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 0                                       ;
; ShipMove_current_state.S_SHIP_IDLE            ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 1                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_UP_IDLE_WAIT    ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 1                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_DOWN_IDLE_WAIT  ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 1                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_LEFT_IDLE_WAIT  ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 1                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_RIGHT_IDLE_WAIT ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 1                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_UP              ; 0                                   ; 0                                  ; 0                                  ; 1                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_DOWN            ; 0                                   ; 0                                  ; 1                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_LEFT            ; 0                                   ; 1                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
; ShipMove_current_state.S_SHIP_RIGHT           ; 1                                   ; 0                                  ; 0                                  ; 0                                ; 0                                             ; 0                                            ; 0                                            ; 0                                          ; 0                                  ; 1                                       ;
+-----------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |project|vga_dataPath:dataP|imageSelector                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; imageSelector.011 ; imageSelector.010 ; imageSelector.001 ; imageSelector.000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; imageSelector.000 ; 0                 ; 0                 ; 0                 ; 0                 ;
; imageSelector.001 ; 0                 ; 0                 ; 1                 ; 1                 ;
; imageSelector.010 ; 0                 ; 1                 ; 0                 ; 1                 ;
; imageSelector.011 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|vga_controlPath:controlP|current_state                                                                                                                                                                                                                                                           ;
+-------------------------------+-------------------------+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+-------------------------------+-------------------------+------------------------+----------------------+--------------------------+
; Name                          ; current_state.S_PLOT_M5 ; current_state.S_PLOT_M4 ; current_state.S_PLOT_M3 ; current_state.S_CLEAN ; current_state.S_PLOT_M2 ; current_state.S_lose ; current_state.S_check_collide ; current_state.S_PLOT_M1 ; current_state.S_PLOT_M ; current_state.S_PLOT ; current_state.S_LOAD_XYC ;
+-------------------------------+-------------------------+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+-------------------------------+-------------------------+------------------------+----------------------+--------------------------+
; current_state.S_LOAD_XYC      ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 0                        ;
; current_state.S_PLOT          ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 1                    ; 1                        ;
; current_state.S_PLOT_M        ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 1                      ; 0                    ; 1                        ;
; current_state.S_PLOT_M1       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 1                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_check_collide ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 1                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_lose          ; 0                       ; 0                       ; 0                       ; 0                     ; 0                       ; 1                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_PLOT_M2       ; 0                       ; 0                       ; 0                       ; 0                     ; 1                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_CLEAN         ; 0                       ; 0                       ; 0                       ; 1                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_PLOT_M3       ; 0                       ; 0                       ; 1                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_PLOT_M4       ; 0                       ; 1                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
; current_state.S_PLOT_M5       ; 1                       ; 0                       ; 0                       ; 0                     ; 0                       ; 0                    ; 0                             ; 0                       ; 0                      ; 0                    ; 1                        ;
+-------------------------------+-------------------------+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+-------------------------------+-------------------------+------------------------+----------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |project|avconf:avc|mSetup_ST                     ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|keyboard:kb|kCurrentState                                                                                                                                                                                                                      ;
+---------------------------+----------------------+---------------------+-------------------------+----------------------+-----------------------+----------------------+----------------------+--------------------+---------------------------+------------------------+
; Name                      ; kCurrentState.S_HOME ; kCurrentState.S_END ; kCurrentState.S_RELEASE ; kCurrentState.S_CTRL ; kCurrentState.S_RIGHT ; kCurrentState.S_LEFT ; kCurrentState.S_DOWN ; kCurrentState.S_UP ; kCurrentState.S_INITIAL_P ; kCurrentState.S_IDLE_K ;
+---------------------------+----------------------+---------------------+-------------------------+----------------------+-----------------------+----------------------+----------------------+--------------------+---------------------------+------------------------+
; kCurrentState.S_IDLE_K    ; 0                    ; 0                   ; 0                       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                  ; 0                         ; 0                      ;
; kCurrentState.S_INITIAL_P ; 0                    ; 0                   ; 0                       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                  ; 1                         ; 1                      ;
; kCurrentState.S_UP        ; 0                    ; 0                   ; 0                       ; 0                    ; 0                     ; 0                    ; 0                    ; 1                  ; 0                         ; 1                      ;
; kCurrentState.S_DOWN      ; 0                    ; 0                   ; 0                       ; 0                    ; 0                     ; 0                    ; 1                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_LEFT      ; 0                    ; 0                   ; 0                       ; 0                    ; 0                     ; 1                    ; 0                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_RIGHT     ; 0                    ; 0                   ; 0                       ; 0                    ; 1                     ; 0                    ; 0                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_CTRL      ; 0                    ; 0                   ; 0                       ; 1                    ; 0                     ; 0                    ; 0                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_RELEASE   ; 0                    ; 0                   ; 1                       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_END       ; 0                    ; 1                   ; 0                       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                  ; 0                         ; 1                      ;
; kCurrentState.S_HOME      ; 1                    ; 0                   ; 0                       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                  ; 0                         ; 1                      ;
+---------------------------+----------------------+---------------------+-------------------------+----------------------+-----------------------+----------------------+----------------------+--------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                               ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+---------------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                           ; Free of Timing Hazards ;
+---------------------------------------------------------+-----------------------------------------------+------------------------+
; vga_controlPath:controlP|next_state.S_LOAD_XYC_211      ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M_251        ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_check_collide_235 ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_CLEAN_267         ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M4_195       ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_259          ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_lose_227          ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M3_203       ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M1_243       ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M5_187       ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; vga_controlPath:controlP|next_state.S_PLOT_M2_219       ; vga_controlPath:controlP|current_state.S_lose ; yes                    ;
; Number of user-specified and inferred latches = 11      ;                                               ;                        ;
+---------------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                         ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                              ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                            ; Merged with keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; meteor_movement:m5|x[8]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[8]                                                                 ;
; meteor_movement:m5|x[0]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[0]                                                                 ;
; meteor_movement:m5|x[1]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[1]                                                                 ;
; meteor_movement:m5|x[2]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[2]                                                                 ;
; meteor_movement:m5|x[3]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[3]                                                                 ;
; meteor_movement:m5|x[4]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[4]                                                                 ;
; meteor_movement:m5|x[5]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[5]                                                                 ;
; meteor_movement:m5|x[6]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[6]                                                                 ;
; meteor_movement:m5|x[7]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[7]                                                                 ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                     ;
; meteor_movement:m5|m_dir_x                                                                                                                                                                                                                            ; Merged with meteor_movement:m3|m_dir_x                                                              ;
; meteor_movement:m5|x[9]                                                                                                                                                                                                                               ; Merged with meteor_movement:m3|x[9]                                                                 ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with avconf:avc|mI2C_DATA[18]                                                                ;
; vga_dataPath:dataP|current_y[9]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y[9]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y1[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y2[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y3[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y4[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|temp_y5[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                              ;
; shipMove_controlpath:sc0|ShipMove_current_state~2                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; shipMove_controlpath:sc0|ShipMove_current_state~3                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; shipMove_controlpath:sc0|ShipMove_current_state~4                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; shipMove_controlpath:sc0|ShipMove_current_state~5                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; shipMove_controlpath:sc0|ShipMove_current_state~6                                                                                                                                                                                                     ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|imageSelector~2                                                                                                                                                                                                                    ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|imageSelector~3                                                                                                                                                                                                                    ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|imageSelector~4                                                                                                                                                                                                                    ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~2                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~3                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~4                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~5                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~6                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; vga_controlPath:controlP|current_state~7                                                                                                                                                                                                              ; Lost fanout                                                                                         ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                                         ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState~2                                                                                                                                                                                                                           ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState~3                                                                                                                                                                                                                           ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState~4                                                                                                                                                                                                                           ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState~5                                                                                                                                                                                                                           ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState~6                                                                                                                                                                                                                           ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                    ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                                    ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                          ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                          ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                          ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                     ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                     ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|imageSelector.000                                                                                                                                                                                                                  ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState.S_CTRL                                                                                                                                                                                                                      ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState.S_END                                                                                                                                                                                                                       ; Lost fanout                                                                                         ;
; keyboard:kb|kCurrentState.S_HOME                                                                                                                                                                                                                      ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                             ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                              ;
; score:score1|data[11]                                                                                                                                                                                                                                 ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|star_address[8..16]                                                                                                                                                                                                                ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|ship_address[9..16]                                                                                                                                                                                                                ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                               ; Lost fanout                                                                                         ;
; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                             ; Lost fanout                                                                                         ;
; vga_dataPath:dataP|ycount[4]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                              ;
; vga_dataPath:dataP|xcount[4]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                              ;
; Total Number of Removed Registers = 219                                                                                                                                                                                                               ;                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]   ;
; vga_dataPath:dataP|star_address[16]                                                                                                                                                                               ; Lost Fanouts              ; vga_dataPath:dataP|star_address[15], vga_dataPath:dataP|star_address[14],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|star_address[13], vga_dataPath:dataP|star_address[12],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|star_address[11], vga_dataPath:dataP|star_address[10],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|star_address[9], vga_dataPath:dataP|star_address[8]                                                                                                                                                                              ;
; vga_dataPath:dataP|ship_address[16]                                                                                                                                                                               ; Lost Fanouts              ; vga_dataPath:dataP|ship_address[15], vga_dataPath:dataP|ship_address[14],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|ship_address[13], vga_dataPath:dataP|ship_address[12],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|ship_address[11], vga_dataPath:dataP|ship_address[10],                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; vga_dataPath:dataP|ship_address[9]                                                                                                                                                                                                                  ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; keyboard:kb|PS2_Controller:PS2|idle_counter[3]                                                                                                                                                                    ; Lost Fanouts              ; keyboard:kb|PS2_Controller:PS2|idle_counter[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|idle_counter[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|idle_counter[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|idle_counter[7]                                                                                                                                                                                                      ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                ; Lost Fanouts              ; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                                                                                                                          ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                            ;
;                                                                                                                                                                                                                   ;                           ; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                           ;
; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                          ; Stuck at GND              ; keyboard:kb|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                                                                                                                          ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff ; Lost Fanouts              ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                             ;
; avconf:avc|mI2C_DATA[23]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[19]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[17]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[16]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; keyboard:kb|kCurrentState~2                                                                                                                                                                                       ; Lost Fanouts              ; keyboard:kb|kCurrentState.S_HOME                                                                                                                                                                                                                    ;
; keyboard:kb|kCurrentState~3                                                                                                                                                                                       ; Lost Fanouts              ; keyboard:kb|kCurrentState.S_CTRL                                                                                                                                                                                                                    ;
; keyboard:kb|kCurrentState~5                                                                                                                                                                                       ; Lost Fanouts              ; keyboard:kb|kCurrentState.S_END                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1191  ;
; Number of registers using Synchronous Clear  ; 736   ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 571   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; vga_dataPath:dataP|x[7]                    ; 2       ;
; vga_dataPath:dataP|x[1]                    ; 1       ;
; vga_dataPath:dataP|x[2]                    ; 1       ;
; vga_dataPath:dataP|x[3]                    ; 1       ;
; vga_dataPath:dataP|x[4]                    ; 1       ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; TimeCounter:t5|cycle[0]                    ; 3       ;
; TimeCounter:t3|cycle[0]                    ; 3       ;
; TimeCounter:t0|cycle[0]                    ; 3       ;
; TimeCounter:t1|cycle[0]                    ; 3       ;
; ShipenMove_datapath:SMD0|ShipInitX[7]      ; 4       ;
; ShipenMove_datapath:SMD0|ShipInitY[7]      ; 4       ;
; ShipenMove_datapath:SMD0|ShipInitY[6]      ; 4       ;
; ShipenMove_datapath:SMD0|ShipInitX[5]      ; 4       ;
; ShipenMove_datapath:SMD0|ShipInitY[0]      ; 4       ;
; ShipenMove_datapath:SMD0|ShipInitY[1]      ; 4       ;
; TimeCounter:t2|cycle[0]                    ; 2       ;
; TimeCounter:t4|cycle[0]                    ; 2       ;
; Total number of inverted registers = 26    ;         ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|current_y[0]                                                                              ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_x[0]                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_y1[3]                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_x2[7]                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_x3[0]                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_x4[2]                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |project|vga_dataPath:dataP|temp_x5[1]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|meteorspeed:s2|speed[19]                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t0|cycle[3]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t1|cycle[1]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t2|cycle[2]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t3|cycle[7]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t4|cycle[1]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|TimeCounter:t5|cycle[7]                                                                                      ;
; 3:1                ; 104 bits  ; 208 LEs       ; 104 LEs              ; 104 LEs                ; Yes        ; |project|meteor_movement:m3|y[2]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |project|keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|ShipenMove_datapath:SMD0|ShipInitX[0]                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|ShipenMove_datapath:SMD0|ShipInitY[4]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project|vga_dataPath:dataP|xcount[4]                                                                                 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project|vga_dataPath:dataP|ycount[1]                                                                                 ;
; 16:1               ; 12 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; Yes        ; |project|vga_dataPath:dataP|y[5]                                                                                      ;
; 14:1               ; 17 bits   ; 153 LEs       ; 0 LEs                ; 153 LEs                ; Yes        ; |project|vga_dataPath:dataP|star_address[14]                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|ShipenMove_datapath:SMD0|ShipInitX[5]                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|ShipenMove_datapath:SMD0|ShipInitY[6]                                                                        ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |project|vga_dataPath:dataP|x[1]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|shipMove_controlpath:sc0|ShipMove_next_state                                                                 ;
; 7:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |project|vga_dataPath:dataP|Add5                                                                                      ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|mux_5hb:mux3|l4_w1_n0_mux_dataout      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |project|keyboard:kb|kNextState                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |project|right_channel_audio_out[28]                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project|vga_dataPath:dataP|imageSelector                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project|vga_dataPath:dataP|imageSelector                                                                             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |project|vga_dataPath:dataP|Selector4                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component|altsyncram_nuf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component|altsyncram_vuf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:kb|PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------------------+
; Parameter Name   ; Value ; Type                                             ;
+------------------+-------+--------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                   ;
+------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                           ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                           ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                            ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                            ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                           ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                           ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                           ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                           ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                           ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                           ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                           ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                           ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm_ram:bgm52556|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------+
; Parameter Name                     ; Value                      ; Type                        ;
+------------------------------------+----------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                     ;
; WIDTH_A                            ; 8                          ; Signed Integer              ;
; WIDTHAD_A                          ; 16                         ; Signed Integer              ;
; NUMWORDS_A                         ; 52556                      ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                     ;
; WIDTH_B                            ; 1                          ; Untyped                     ;
; WIDTHAD_B                          ; 1                          ; Untyped                     ;
; NUMWORDS_B                         ; 1                          ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                     ;
; BYTE_SIZE                          ; 8                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                     ;
; INIT_FILE                          ; ./Audio/Files/bgm52556.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bnp1            ; Untyped                     ;
+------------------------------------+----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; space.mif            ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_76g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 6                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 390                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ship.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_nuf1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 6                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 195                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; star.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_vuf1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_i7m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frameCounter:c4|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                             ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                             ;
; Entity Instance                           ; bgm_ram:bgm52556|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 52556                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 6                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 6                                                                             ;
;     -- NUMWORDS_A                         ; 390                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 6                                                                             ;
;     -- NUMWORDS_A                         ; 195                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 6                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 6                                                                             ;
;     -- NUMWORDS_B                         ; 76800                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:score1|hex_decoder:hexd2"                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:score1"                                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; data ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "data[11..1]" have no fanouts ;
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t5"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t4"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t3"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[3..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t2"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t1"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:t0"                                                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[7..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m6"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[9..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[5..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[0]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[4..3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[8..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m5"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[6..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[9..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[4..3]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[2..1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[8..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[5..3]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m4"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[5..4]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[9..6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[3..2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[6]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[5]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[4]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m3"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[6..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[9..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[4..3]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[7..6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[5..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m2"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[9..5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[3]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[8..5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[3]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "meteor_movement:m1"                                                                                                                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_x           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m_x[6..3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_x[9..7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_x[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; m_y[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; m_y[6..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_y[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_x     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_x[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; set_dir_y     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; set_dir_y[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_dir_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m_dir_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shipMove_controlpath:sc0"                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en_play_buck_sound ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y     ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; VGA_R ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts                                                         ;
; VGA_G ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts                                                         ;
; VGA_B ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts                                                         ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_dataPath:dataP"                                                                                                                                         ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; x[9]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; y[9..8]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; initialY    ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "initialY[9..9]" will be connected to GND.    ;
; m_initialy  ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy[9..9]" will be connected to GND.  ;
; m_initialy1 ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy1[9..9]" will be connected to GND. ;
; m_initialy2 ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy2[9..9]" will be connected to GND. ;
; m_initialy3 ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy3[9..9]" will be connected to GND. ;
; m_initialy4 ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy4[9..9]" will be connected to GND. ;
; m_initialy5 ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "m_initialy5[9..9]" will be connected to GND. ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm_ram:bgm52556"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"               ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; read_audio_in                  ; Input  ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory         ; Input  ; Info     ; Explicitly unconnected ;
; left_channel_audio_out[24..1]  ; Input  ; Info     ; Stuck at GND           ;
; right_channel_audio_out[24..1] ; Input  ; Info     ; Stuck at GND           ;
; audio_in_available             ; Output ; Info     ; Explicitly unconnected ;
; left_channel_audio_in          ; Output ; Info     ; Explicitly unconnected ;
; right_channel_audio_in         ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "frameCounter:c6"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; speed[31..1] ; Input ; Info     ; Stuck at GND ;
; speed[0]     ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:kb|PS2_Controller:PS2"                                                                                                                                       ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:kb"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; CTRL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; END  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HOME ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1191                        ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 114                         ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 391                         ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 288                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 34                          ;
;     plain             ; 252                         ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 4098                        ;
;     arith             ; 1708                        ;
;         0 data inputs ; 87                          ;
;         1 data inputs ; 1010                        ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 480                         ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 2358                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 1325                        ;
;         5 data inputs ; 370                         ;
;         6 data inputs ; 365                         ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 85                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 252                         ;
;                       ;                             ;
; Max LUT depth         ; 88.00                       ;
; Average LUT depth     ; 23.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Sep 16 13:52:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off space_shooter -c space_shooter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Jimmy/Desktop/Final_version/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Jimmy/Desktop/Final_version/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Jimmy/Desktop/Final_version/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Warning (12019): Can't analyze file -- file greybox_tmp/greybox_tmp/mg8k21.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file audio/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Jimmy/Desktop/Final_version/Audio/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/files/terminate_ram.v
    Info (12023): Found entity 1: terminate_ram File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/terminate_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/files/hitsound_ram.v
    Info (12023): Found entity 1: hitSound_ram File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/hitSound_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/files/bucksound_ram.v
    Info (12023): Found entity 1: buckSound_ram File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/buckSound_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/files/bgm_ram.v
    Info (12023): Found entity 1: bgm_ram File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/files/alarm_ram.v
    Info (12023): Found entity 1: alarm_ram File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/alarm_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file starrom.v
    Info (12023): Found entity 1: starRom File: C:/Users/Jimmy/Desktop/Final_version/starRom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file space_rom.v
    Info (12023): Found entity 1: space_ROM File: C:/Users/Jimmy/Desktop/Final_version/space_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file shiprom.v
    Info (12023): Found entity 1: shipROM File: C:/Users/Jimmy/Desktop/Final_version/shipROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Jimmy/Desktop/Final_version/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Jimmy/Desktop/Final_version/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Jimmy/Desktop/Final_version/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file speed.v
    Info (12023): Found entity 1: speed File: C:/Users/Jimmy/Desktop/Final_version/speed.v Line: 1
    Info (12023): Found entity 2: meteorspeed File: C:/Users/Jimmy/Desktop/Final_version/speed.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sixk.v
    Info (12023): Found entity 1: sixK File: C:/Users/Jimmy/Desktop/Final_version/sixK.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file shipmovefsm.v
    Info (12023): Found entity 1: shipMove_controlpath File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 1
    Info (12023): Found entity 2: ShipenMove_datapath File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 92
Info (12021): Found 2 design units, including 2 entities, in source file score.v
    Info (12023): Found entity 1: score File: C:/Users/Jimmy/Desktop/Final_version/score.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: C:/Users/Jimmy/Desktop/Final_version/score.v Line: 25
Info (12021): Found 5 design units, including 5 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1
    Info (12023): Found entity 2: vga_controlPath File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 414
    Info (12023): Found entity 3: vga_dataPath File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 507
    Info (12023): Found entity 4: TimeCounter File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1048
    Info (12023): Found entity 5: frameCounter File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1081
Info (12021): Found 1 design units, including 1 entities, in source file meteor_movement.v
    Info (12023): Found entity 1: meteor_movement File: C:/Users/Jimmy/Desktop/Final_version/meteor_movement.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file main_ship.v
    Info (12023): Found entity 1: ship_control File: C:/Users/Jimmy/Desktop/Final_version/main_ship.v Line: 1
    Info (12023): Found entity 2: combined File: C:/Users/Jimmy/Desktop/Final_version/main_ship.v Line: 86
    Info (12023): Found entity 3: datapath File: C:/Users/Jimmy/Desktop/Final_version/main_ship.v Line: 132
    Info (12023): Found entity 4: control File: C:/Users/Jimmy/Desktop/Final_version/main_ship.v Line: 194
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Jimmy/Desktop/Final_version/keyboard.v Line: 2
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:kb" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 62
Warning (10270): Verilog HDL Case Statement warning at keyboard.v(76): incomplete case statement has no default case item File: C:/Users/Jimmy/Desktop/Final_version/keyboard.v Line: 76
Info (10264): Verilog HDL Case Statement information at keyboard.v(76): all case item expressions in this case statement are onehot File: C:/Users/Jimmy/Desktop/Final_version/keyboard.v Line: 76
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "keyboard:kb|PS2_Controller:PS2" File: C:/Users/Jimmy/Desktop/Final_version/keyboard.v Line: 19
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Jimmy/Desktop/Final_version/PS2/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "keyboard:kb|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Jimmy/Desktop/Final_version/PS2/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "frameCounter" for hierarchy "frameCounter:c6" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 92
Warning (10230): Verilog HDL assignment warning at project.v(1090): truncated value with size 32 to match size of target (27) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1090
Warning (10230): Verilog HDL assignment warning at project.v(1095): truncated value with size 32 to match size of target (27) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1095
Info (12128): Elaborating entity "meteorspeed" for hierarchy "meteorspeed:s2" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 93
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 129
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/Audio/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/Jimmy/Desktop/Final_version/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/Jimmy/Desktop/Final_version/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Jimmy/Desktop/Final_version/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Jimmy/Desktop/Final_version/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Jimmy/Desktop/Final_version/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Jimmy/Desktop/Final_version/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Jimmy/Desktop/Final_version/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/Audio/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/Jimmy/Desktop/Final_version/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 135
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Jimmy/Desktop/Final_version/Audio/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Jimmy/Desktop/Final_version/Audio/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/Jimmy/Desktop/Final_version/Audio/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "sixK" for hierarchy "sixK:six6" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 138
Info (12128): Elaborating entity "bgm_ram" for hierarchy "bgm_ram:bgm52556" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 148
Info (12128): Elaborating entity "altsyncram" for hierarchy "bgm_ram:bgm52556|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "bgm_ram:bgm52556|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm_ram.v Line: 85
Info (12133): Instantiated megafunction "bgm_ram:bgm52556|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Audio/Files/bgm52556.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "52556"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnp1.tdf
    Info (12023): Found entity 1: altsyncram_bnp1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_bnp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_bnp1" for hierarchy "bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113016): Width of data items in "bgm52556.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/Jimmy/Desktop/Final_version/Audio/Files/bgm52556.mif Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cla.tdf
    Info (12023): Found entity 1: decode_cla File: C:/Users/Jimmy/Desktop/Final_version/db/decode_cla.tdf Line: 23
Info (12128): Elaborating entity "decode_cla" for hierarchy "bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated|decode_cla:decode3" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_bnp1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51a.tdf
    Info (12023): Found entity 1: decode_51a File: C:/Users/Jimmy/Desktop/Final_version/db/decode_51a.tdf Line: 23
Info (12128): Elaborating entity "decode_51a" for hierarchy "bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated|decode_51a:rden_decode" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_bnp1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sfb.tdf
    Info (12023): Found entity 1: mux_sfb File: C:/Users/Jimmy/Desktop/Final_version/db/mux_sfb.tdf Line: 23
Info (12128): Elaborating entity "mux_sfb" for hierarchy "bgm_ram:bgm52556|altsyncram:altsyncram_component|altsyncram_bnp1:auto_generated|mux_sfb:mux2" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_bnp1.tdf Line: 46
Info (12128): Elaborating entity "vga_controlPath" for hierarchy "vga_controlPath:controlP" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 186
Warning (10270): Verilog HDL Case Statement warning at project.v(444): incomplete case statement has no default case item File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 444
Info (10264): Verilog HDL Case Statement information at project.v(444): all case item expressions in this case statement are onehot File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 444
Warning (10240): Verilog HDL Always Construct warning at project.v(443): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Warning (10240): Verilog HDL Always Construct warning at project.v(462): inferring latch(es) for variable "check", which holds its previous value in one or more paths through the always construct File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 462
Info (10041): Inferred latch for "check" at project.v(462) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 462
Info (10041): Inferred latch for "next_state.S_PLOT_M5" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT_M4" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT_M3" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_LOAD_XYC" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT_M2" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_lose" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_check_collide" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT_M1" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT_M" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_PLOT" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (10041): Inferred latch for "next_state.S_CLEAN" at project.v(443) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 443
Info (12128): Elaborating entity "vga_dataPath" for hierarchy "vga_dataPath:dataP" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at project.v(596): object "plotting" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 596
Warning (10036): Verilog HDL or VHDL warning at project.v(597): object "plotting1" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 597
Warning (10036): Verilog HDL or VHDL warning at project.v(598): object "plotting2" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 598
Warning (10036): Verilog HDL or VHDL warning at project.v(599): object "plotting3" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 599
Warning (10036): Verilog HDL or VHDL warning at project.v(600): object "plotting4" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 600
Warning (10036): Verilog HDL or VHDL warning at project.v(601): object "plotting5" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 601
Warning (10036): Verilog HDL or VHDL warning at project.v(602): object "plotting6" assigned a value but never read File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 602
Warning (10230): Verilog HDL assignment warning at project.v(708): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 708
Warning (10230): Verilog HDL assignment warning at project.v(714): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 714
Warning (10230): Verilog HDL assignment warning at project.v(726): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 726
Warning (10230): Verilog HDL assignment warning at project.v(747): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 747
Warning (10230): Verilog HDL assignment warning at project.v(748): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 748
Warning (10230): Verilog HDL assignment warning at project.v(755): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 755
Warning (10230): Verilog HDL assignment warning at project.v(786): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 786
Warning (10230): Verilog HDL assignment warning at project.v(787): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 787
Warning (10230): Verilog HDL assignment warning at project.v(799): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 799
Warning (10230): Verilog HDL assignment warning at project.v(826): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 826
Warning (10230): Verilog HDL assignment warning at project.v(827): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 827
Warning (10230): Verilog HDL assignment warning at project.v(839): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 839
Warning (10230): Verilog HDL assignment warning at project.v(869): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 869
Warning (10230): Verilog HDL assignment warning at project.v(870): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 870
Warning (10230): Verilog HDL assignment warning at project.v(877): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 877
Warning (10230): Verilog HDL assignment warning at project.v(908): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 908
Warning (10230): Verilog HDL assignment warning at project.v(909): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 909
Warning (10230): Verilog HDL assignment warning at project.v(916): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 916
Warning (10230): Verilog HDL assignment warning at project.v(947): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 947
Warning (10230): Verilog HDL assignment warning at project.v(948): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 948
Warning (10230): Verilog HDL assignment warning at project.v(955): truncated value with size 32 to match size of target (17) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 955
Warning (10230): Verilog HDL assignment warning at project.v(986): truncated value with size 8 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 986
Warning (10230): Verilog HDL assignment warning at project.v(987): truncated value with size 7 to match size of target (5) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 987
Info (12128): Elaborating entity "space_ROM" for hierarchy "vga_dataPath:dataP|space_ROM:space_background" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 613
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/space_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/space_ROM.v Line: 81
Info (12133): Instantiated megafunction "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/space_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "space.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_76g1.tdf
    Info (12023): Found entity 1: altsyncram_76g1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_76g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_76g1" for hierarchy "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Jimmy/Desktop/Final_version/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated|decode_g2a:rden_decode" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_76g1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Jimmy/Desktop/Final_version/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_dataPath:dataP|space_ROM:space_background|altsyncram:altsyncram_component|altsyncram_76g1:auto_generated|mux_5hb:mux2" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_76g1.tdf Line: 41
Info (12128): Elaborating entity "shipROM" for hierarchy "vga_dataPath:dataP|shipROM:shipcolor" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 619
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/shipROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/shipROM.v Line: 81
Info (12133): Instantiated megafunction "vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/shipROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ship.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "390"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nuf1.tdf
    Info (12023): Found entity 1: altsyncram_nuf1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_nuf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nuf1" for hierarchy "vga_dataPath:dataP|shipROM:shipcolor|altsyncram:altsyncram_component|altsyncram_nuf1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "starRom" for hierarchy "vga_dataPath:dataP|starRom:starcolor" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 625
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/starRom.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component" File: C:/Users/Jimmy/Desktop/Final_version/starRom.v Line: 81
Info (12133): Instantiated megafunction "vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/starRom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "195"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuf1.tdf
    Info (12023): Found entity 1: altsyncram_vuf1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_vuf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vuf1" for hierarchy "vga_dataPath:dataP|starRom:starcolor|altsyncram:altsyncram_component|altsyncram_vuf1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 256
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7m1.tdf
    Info (12023): Found entity 1: altsyncram_i7m1 File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_i7m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_i7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Jimmy/Desktop/Final_version/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_i7m1:auto_generated|decode_nma:decode2" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_i7m1.tdf Line: 47
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jimmy/Desktop/Final_version/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jimmy/Desktop/Final_version/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Jimmy/Desktop/Final_version/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Jimmy/Desktop/Final_version/vga_adapter.v Line: 252
Info (12128): Elaborating entity "shipMove_controlpath" for hierarchy "shipMove_controlpath:sc0" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 284
Warning (10270): Verilog HDL Case Statement warning at shipMoveFSM.v(67): incomplete case statement has no default case item File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 67
Info (10264): Verilog HDL Case Statement information at shipMoveFSM.v(67): all case item expressions in this case statement are onehot File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 67
Info (12128): Elaborating entity "ShipenMove_datapath" for hierarchy "ShipenMove_datapath:SMD0" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 295
Warning (10230): Verilog HDL assignment warning at shipMoveFSM.v(128): truncated value with size 32 to match size of target (9) File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 128
Warning (10230): Verilog HDL assignment warning at shipMoveFSM.v(131): truncated value with size 32 to match size of target (9) File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 131
Warning (10230): Verilog HDL assignment warning at shipMoveFSM.v(134): truncated value with size 32 to match size of target (10) File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 134
Warning (10230): Verilog HDL assignment warning at shipMoveFSM.v(137): truncated value with size 32 to match size of target (10) File: C:/Users/Jimmy/Desktop/Final_version/shipMoveFSM.v Line: 137
Info (12128): Elaborating entity "meteor_movement" for hierarchy "meteor_movement:m1" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 309
Warning (10230): Verilog HDL assignment warning at meteor_movement.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/Jimmy/Desktop/Final_version/meteor_movement.v Line: 54
Warning (10230): Verilog HDL assignment warning at meteor_movement.v(55): truncated value with size 32 to match size of target (9) File: C:/Users/Jimmy/Desktop/Final_version/meteor_movement.v Line: 55
Info (12128): Elaborating entity "TimeCounter" for hierarchy "TimeCounter:t0" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 387
Warning (10230): Verilog HDL assignment warning at project.v(1067): truncated value with size 32 to match size of target (8) File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1067
Info (12128): Elaborating entity "score" for hierarchy "score:score1" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 403
Warning (10230): Verilog HDL assignment warning at score.v(15): truncated value with size 32 to match size of target (12) File: C:/Users/Jimmy/Desktop/Final_version/score.v Line: 15
Info (12128): Elaborating entity "hex_decoder" for hierarchy "score:score1|hex_decoder:hexd0" File: C:/Users/Jimmy/Desktop/Final_version/score.v Line: 19
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/Users/Jimmy/Desktop/Final_version/db/altsyncram_n3i1.tdf Line: 968
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Jimmy/Desktop/Final_version/Audio/avconf.v Line: 131
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frameCounter:c4|Div0" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1090
Info (12130): Elaborated megafunction instantiation "frameCounter:c4|lpm_divide:Div0" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1090
Info (12133): Instantiated megafunction "frameCounter:c4|lpm_divide:Div0" with the following parameter: File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 1090
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm File: C:/Users/Jimmy/Desktop/Final_version/db/lpm_divide_6dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Jimmy/Desktop/Final_version/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Jimmy/Desktop/Final_version/db/alt_u_div_o2f.tdf Line: 23
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 30
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 174 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jimmy/Desktop/Final_version/output_files/space_shooter.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Jimmy/Desktop/Final_version/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Jimmy/Desktop/Final_version/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 29
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Jimmy/Desktop/Final_version/project.v Line: 97
Info (21057): Implemented 4747 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 4408 logic cells
    Info (21064): Implemented 252 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Mon Sep 16 13:53:23 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jimmy/Desktop/Final_version/output_files/space_shooter.map.smsg.


