<profile>

<ReportVersion>
<Version>2023.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu11p-flga2577-1-e</Part>
<TopModelName>process_data_Pipeline_VITIS_LOOP_160_2</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.365</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>6002</Best-caseLatency>
<Average-caseLatency>6002</Average-caseLatency>
<Worst-caseLatency>6002</Worst-caseLatency>
<Best-caseRealTimeLatency>60.020 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.020 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.020 us</Worst-caseRealTimeLatency>
<Interval-min>6002</Interval-min>
<Interval-max>6002</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_160_2>
<Slack>7.30</Slack>
<TripCount>6000</TripCount>
<Latency>6000</Latency>
<AbsoluteTimeLatency>60000</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_160_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>43</FF>
<LUT>197</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9216</DSP>
<FF>2592000</FF>
<LUT>1296000</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>process_data_Pipeline_VITIS_LOOP_160_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mul_ln163</name>
<Object>mul_ln163</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>22</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>phi_mul24</name>
<Object>phi_mul24</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>zext_ln160_1</name>
<Object>zext_ln160_1</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_q0</name>
<Object>process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>planes2_address0</name>
<Object>planes2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>planes2_ce0</name>
<Object>planes2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>planes2_we0</name>
<Object>planes2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>planes2_d0</name>
<Object>planes2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
