#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f8fc9cd7c0 .scope module, "UC_Adder2comp_tb" "UC_Adder2comp_tb" 2 2;
 .timescale -8 -10;
v000001f8fcc92e30_0 .var "RESET_tb", 0 0;
v000001f8fcc92ed0_0 .var "S_tb", 0 0;
v000001f8fcc93e20_0 .net "add_sub_tb", 0 0, v000001f8fc9cdae0_0;  1 drivers
v000001f8fcc931a0_0 .var "clk_tb", 0 0;
v000001f8fcc93ec0_0 .net "compmag_tb", 0 0, v000001f8fcc029e0_0;  1 drivers
v000001f8fcc93a60_0 .net "compsigns_tb", 0 0, v000001f8fcc02a80_0;  1 drivers
v000001f8fcc93ce0_0 .net "done_tb", 0 0, v000001f8fcc02b20_0;  1 drivers
v000001f8fcc93c40_0 .net "loadAB_tb", 0 0, v000001f8fcc02bc0_0;  1 drivers
v000001f8fcc93b00_0 .net "loadmagAB_tb", 0 0, v000001f8fcc92c50_0;  1 drivers
v000001f8fcc92fc0_0 .net "loadres_tb", 0 0, v000001f8fcc92cf0_0;  1 drivers
S_000001f8fc9cd950 .scope module, "UUT" "UC_Adder2comp" 2 12, 3 1 0, S_000001f8fc9cd7c0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "loadAB";
    .port_info 4 /OUTPUT 1 "loadmagAB";
    .port_info 5 /OUTPUT 1 "compmag";
    .port_info 6 /OUTPUT 1 "compsigns";
    .port_info 7 /OUTPUT 1 "add_sub";
    .port_info 8 /OUTPUT 1 "loadres";
    .port_info 9 /OUTPUT 1 "done";
P_000001f8fcc02810 .param/l "IDLE" 0 3 13, +C4<00000000000000000000000000000000>;
P_000001f8fcc02848 .param/l "START" 0 3 13, +C4<00000000000000000000000000000001>;
P_000001f8fcc02880 .param/l "_add_sub" 0 3 13, +C4<00000000000000000000000000000110>;
P_000001f8fcc028b8 .param/l "_compmag" 0 3 13, +C4<00000000000000000000000000000100>;
P_000001f8fcc028f0 .param/l "_compsigns" 0 3 13, +C4<00000000000000000000000000000101>;
P_000001f8fcc02928 .param/l "_done" 0 3 13, +C4<00000000000000000000000000000111>;
P_000001f8fcc02960 .param/l "_loadAB" 0 3 13, +C4<00000000000000000000000000000010>;
P_000001f8fcc02998 .param/l "_loadmagAB" 0 3 13, +C4<00000000000000000000000000000011>;
v000001f8fcc03060_0 .net "RESET", 0 0, v000001f8fcc92e30_0;  1 drivers
v000001f8fcc2a6c0_0 .net "S", 0 0, v000001f8fcc92ed0_0;  1 drivers
v000001f8fc9cdae0_0 .var "add_sub", 0 0;
v000001f8fc9cdb80_0 .net "clk", 0 0, v000001f8fcc931a0_0;  1 drivers
v000001f8fcc029e0_0 .var "compmag", 0 0;
v000001f8fcc02a80_0 .var "compsigns", 0 0;
v000001f8fcc02b20_0 .var "done", 0 0;
v000001f8fcc02bc0_0 .var "loadAB", 0 0;
v000001f8fcc92c50_0 .var "loadmagAB", 0 0;
v000001f8fcc92cf0_0 .var "loadres", 0 0;
v000001f8fcc92d90_0 .var "states", 2 0;
E_000001f8fcc25510 .event posedge, v000001f8fc9cdb80_0;
E_000001f8fcc24a10 .event posedge, v000001f8fcc03060_0, v000001f8fcc2a6c0_0, v000001f8fc9cdb80_0;
    .scope S_000001f8fc9cd950;
T_0 ;
    %wait E_000001f8fcc24a10;
    %load/vec4 v000001f8fcc03060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f8fcc92d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001f8fcc2a6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001f8fcc02b20_0;
    %pad/u 3;
    %assign/vec4 v000001f8fcc92d90_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f8fc9cd950;
T_1 ;
    %wait E_000001f8fcc25510;
    %load/vec4 v000001f8fcc92d90_0;
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %load/vec4 v000001f8fc9cdae0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %load/vec4 v000001f8fcc02b20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc02bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc92c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc029e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc02a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fc9cdae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc02b20_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc02bc0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc02bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc92c50_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc92c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc029e0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc029e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc02a80_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fcc02a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fc9cdae0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8fc9cdae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc02b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8fcc92cf0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f8fc9cd7c0;
T_2 ;
    %vpi_call 2 15 "$monitor", "loadAB_tb = %d || loadmag_tb = %d || compmag_tb = %d || compsigns_tb = %d || add_sub_tb = %d || loadres_tb = %d || done_tb = %d ", v000001f8fcc93c40_0, v000001f8fcc93b00_0, v000001f8fcc93ec0_0, v000001f8fcc93a60_0, v000001f8fcc93e20_0, v000001f8fcc92fc0_0, v000001f8fcc93ce0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8fcc931a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8fcc92e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8fcc92ed0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8fcc92e30_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8fcc92e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8fcc92ed0_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8fcc92e30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f8fc9cd7c0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v000001f8fcc931a0_0;
    %inv;
    %store/vec4 v000001f8fcc931a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\UC_Adder2comp_tb.v";
    ".\UC_Adder2comp.v";
