Warning (10268): Verilog HDL information at fechadura.sv(30): always construct contains both blocking and non-blocking assignments File: C:/Users/mynon/Documents/Projetos_Circuitos_Logicos_2/fechadura/fechadura.sv Line: 30
