<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="190" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1936" height="1168" x="-1928" y="939" />
 <generation
   testbench_system="STANDARD"
   simulation="VERILOG"
   path="_PROJECT_NAME_" />
</preferences>
