Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:56:01 2025
| Host         : Felix-Surface-Pro-8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_7_top_level_timing_summary_routed.rpt -pb lab_7_top_level_timing_summary_routed.pb -rpx lab_7_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_7_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.165        0.000                      0                13444        0.028        0.000                      0                13444        4.020        0.000                       0                  6722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.165        0.000                      0                13444        0.028        0.000                      0                13444        4.020        0.000                       0                  6722  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/bcd_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.906ns (30.423%)  route 4.359ns (69.577%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.699    11.320    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X41Y76         FDRE                                         r  VALUES_MUX/BIN2BCD/bcd_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.422    14.763    VALUES_MUX/BIN2BCD/CLK
    SLICE_X41Y76         FDRE                                         r  VALUES_MUX/BIN2BCD/bcd_out_reg[0]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X41Y76         FDRE (Setup_fdre_C_R)       -0.429    14.485    VALUES_MUX/BIN2BCD/bcd_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/bcd_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.906ns (30.423%)  route 4.359ns (69.577%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.699    11.320    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X41Y76         FDRE                                         r  VALUES_MUX/BIN2BCD/bcd_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.422    14.763    VALUES_MUX/BIN2BCD/CLK
    SLICE_X41Y76         FDRE                                         r  VALUES_MUX/BIN2BCD/bcd_out_reg[4]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X41Y76         FDRE (Setup_fdre_C_R)       -0.429    14.485    VALUES_MUX/BIN2BCD/bcd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.906ns (31.083%)  route 4.226ns (68.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.566    11.187    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[16]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[16]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.906ns (31.083%)  route 4.226ns (68.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.566    11.187    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[25]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[25]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.906ns (31.083%)  route 4.226ns (68.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.566    11.187    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[26]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[26]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.906ns (31.083%)  route 4.226ns (68.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.566    11.187    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[27]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[27]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.906ns (31.083%)  route 4.226ns (68.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.566    11.187    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X44Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[28]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X44Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[28]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.906ns (31.105%)  route 4.222ns (68.895%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.562    11.182    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[0]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.906ns (31.105%)  route 4.222ns (68.895%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.562    11.182    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[10]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[10]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES_MUX/BIN2BCD/scratch_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.906ns (31.105%)  route 4.222ns (68.895%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[10]
                         net (fo=4, routed)           1.374     7.643    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[10]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[10]_i_3/O
                         net (fo=2, routed)           0.477     8.244    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]_1
    SLICE_X48Y76         LUT5 (Prop_lut5_I0_O)        0.118     8.362 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[10]_i_2/O
                         net (fo=2, routed)           1.086     9.447    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/sum_reg[10]_1
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.773 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/clkcnt[4]_i_5/O
                         net (fo=14, routed)          0.723    10.497    XADC_SUBSYSTEM/XADC_AVERAGER/bcd_out_reg[12]_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  XADC_SUBSYSTEM/XADC_AVERAGER/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.562    11.182    VALUES_MUX/BIN2BCD/SR[0]
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.426    14.767    VALUES_MUX/BIN2BCD/CLK
    SLICE_X45Y78         FDRE                                         r  VALUES_MUX/BIN2BCD/scratch_reg[11]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X45Y78         FDRE (Setup_fdre_C_R)       -0.429    14.489    VALUES_MUX/BIN2BCD/scratch_reg[11]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_1288/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_1289/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.199%)  route 0.219ns (60.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  REG_ARRAY_reg_r_1288/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  REG_ARRAY_reg_r_1288/Q
                         net (fo=1, routed)           0.219     1.801    REG_ARRAY_reg_r_1288_n_0
    SLICE_X32Y33         FDRE                                         r  REG_ARRAY_reg_r_1289/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.825     1.952    clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  REG_ARRAY_reg_r_1289/C
                         clock pessimism             -0.249     1.703    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    REG_ARRAY_reg_r_1289
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3436/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3437/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.140%)  route 0.162ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  REG_ARRAY_reg_r_3436/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  REG_ARRAY_reg_r_3436/Q
                         net (fo=1, routed)           0.162     1.733    REG_ARRAY_reg_r_3436_n_0
    SLICE_X36Y53         FDRE                                         r  REG_ARRAY_reg_r_3437/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.829     1.957    clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  REG_ARRAY_reg_r_3437/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)        -0.007     1.701    REG_ARRAY_reg_r_3437
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3291/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3292/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.439%)  route 0.236ns (62.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  REG_ARRAY_reg_r_3291/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  REG_ARRAY_reg_r_3291/Q
                         net (fo=1, routed)           0.236     1.824    REG_ARRAY_reg_r_3291_n_0
    SLICE_X33Y50         FDRE                                         r  REG_ARRAY_reg_r_3292/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  REG_ARRAY_reg_r_3292/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.070     1.784    REG_ARRAY_reg_r_3292
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_520/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_521/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.120%)  route 0.176ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.567     1.450    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  REG_ARRAY_reg_r_520/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  REG_ARRAY_reg_r_520/Q
                         net (fo=1, routed)           0.176     1.754    REG_ARRAY_reg_r_520_n_0
    SLICE_X57Y49         FDRE                                         r  REG_ARRAY_reg_r_521/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.838     1.965    clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  REG_ARRAY_reg_r_521/C
                         clock pessimism             -0.244     1.721    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)        -0.007     1.714    REG_ARRAY_reg_r_521
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_1296/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_1297/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.895%)  route 0.231ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  REG_ARRAY_reg_r_1296/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  REG_ARRAY_reg_r_1296/Q
                         net (fo=1, routed)           0.231     1.813    REG_ARRAY_reg_r_1296_n_0
    SLICE_X36Y33         FDRE                                         r  REG_ARRAY_reg_r_1297/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.825     1.952    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  REG_ARRAY_reg_r_1297/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    REG_ARRAY_reg_r_1297
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3235/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3236/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.387%)  route 0.232ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  REG_ARRAY_reg_r_3235/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  REG_ARRAY_reg_r_3235/Q
                         net (fo=1, routed)           0.232     1.840    REG_ARRAY_reg_r_3235_n_0
    SLICE_X35Y49         FDRE                                         r  REG_ARRAY_reg_r_3236/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  REG_ARRAY_reg_r_3236/C
                         clock pessimism             -0.244     1.715    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.070     1.785    REG_ARRAY_reg_r_3236
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_770/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_771/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.938%)  route 0.192ns (60.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.567     1.450    clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  REG_ARRAY_reg_r_770/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  REG_ARRAY_reg_r_770/Q
                         net (fo=1, routed)           0.192     1.771    REG_ARRAY_reg_r_770_n_0
    SLICE_X53Y50         FDRE                                         r  REG_ARRAY_reg_r_771/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.835     1.963    clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  REG_ARRAY_reg_r_771/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)        -0.007     1.712    REG_ARRAY_reg_r_771
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3755/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3756/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.679%)  route 0.212ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  REG_ARRAY_reg_r_3755/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  REG_ARRAY_reg_r_3755/Q
                         net (fo=1, routed)           0.212     1.783    REG_ARRAY_reg_r_3755_n_0
    SLICE_X35Y58         FDRE                                         r  REG_ARRAY_reg_r_3756/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.827     1.955    clk_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  REG_ARRAY_reg_r_3756/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017     1.723    REG_ARRAY_reg_r_3756
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3160/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3161/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.842%)  route 0.229ns (64.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  REG_ARRAY_reg_r_3160/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  REG_ARRAY_reg_r_3160/Q
                         net (fo=1, routed)           0.229     1.802    REG_ARRAY_reg_r_3160_n_0
    SLICE_X38Y49         FDRE                                         r  REG_ARRAY_reg_r_3161/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  REG_ARRAY_reg_r_3161/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.022     1.738    REG_ARRAY_reg_r_3161
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_3969/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_3970/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.705%)  route 0.243ns (63.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  REG_ARRAY_reg_r_3969/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG_ARRAY_reg_r_3969/Q
                         net (fo=1, routed)           0.243     1.826    REG_ARRAY_reg_r_3969_n_0
    SLICE_X39Y58         FDRE                                         r  REG_ARRAY_reg_r_3970/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.828     1.956    clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  REG_ARRAY_reg_r_3970/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.047     1.754    REG_ARRAY_reg_r_3970
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_SUBSYSTEM/XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y30    DISCRETE_ADC_SUBSYSTEM/ramp_scaled_duty_cycle_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y31    XADC_SUBSYSTEM/scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y64   REG_ARRAY_reg[4095][0]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y73   REG_ARRAY_reg[4095][10]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y72   REG_ARRAY_reg[4095][11]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y74   REG_ARRAY_reg[4095][12]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y73   REG_ARRAY_reg[4095][13]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y78   REG_ARRAY_reg[4095][14]_REG_ARRAY_reg_r_4093/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y61   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y61   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y82   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y82   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y61   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y61   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y82   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y82   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.921ns  (logic 5.824ns (29.237%)  route 14.096ns (70.763%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 r  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.955    12.491    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.152    12.643 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.565    16.208    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.712    19.921 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    19.921    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.715ns  (logic 5.849ns (29.669%)  route 13.866ns (70.331%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 r  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.953    12.489    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.152    12.641 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.336    15.978    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.738    19.715 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    19.715    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.637ns  (logic 5.848ns (29.782%)  route 13.789ns (70.218%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.159     6.622    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  VALUES_MUX/BIN2BCD/clkcnt[4]_i_10/O
                         net (fo=20, routed)          1.174     7.921    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[10]
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.045 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CA_OBUF_inst_i_20/O
                         net (fo=2, routed)           1.181     9.226    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4_1
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.350 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.795    10.144    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_12_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.792    12.060    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.154    12.214 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.688    15.902    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    19.637 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    19.637    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.482ns  (logic 5.619ns (28.841%)  route 13.863ns (71.159%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 f  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 f  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.955    12.491    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.615 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.332    15.947    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.482 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    19.482    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.253ns  (logic 5.595ns (29.057%)  route 13.659ns (70.943%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 r  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.783    12.319    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124    12.443 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.299    15.743    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.253 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    19.253    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.219ns  (logic 5.613ns (29.205%)  route 13.606ns (70.795%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 r  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.953    12.489    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124    12.613 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.077    15.690    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.219 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    19.219    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.202ns  (logic 5.604ns (29.183%)  route 13.598ns (70.817%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           5.227     6.691    VALUES_MUX/BIN2BCD/data_type_select_IBUF[2]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.815 r  VALUES_MUX/BIN2BCD/scratch[7]_i_5/O
                         net (fo=8, routed)           1.499     8.314    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[2]_i_2
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.438 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/scratch[4]_i_4/O
                         net (fo=1, routed)           0.634     9.072    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]_0
    SLICE_X51Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.196 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216    10.412    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.536 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.551    12.087    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I0_O)        0.124    12.211 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.470    15.682    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.202 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    19.202    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[2]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.215ns  (logic 5.209ns (36.648%)  route 9.005ns (63.352%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  data_type_select[2] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  data_type_select_IBUF[2]_inst/O
                         net (fo=7, routed)           4.192     5.655    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/data_type_select_IBUF[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.124     5.779 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.473     6.253    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.377 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.341    10.717    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.215 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.215    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            R2R_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 5.305ns (46.956%)  route 5.993ns (53.044%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  mode_select_IBUF[1]_inst/O
                         net (fo=22, routed)          3.514     4.969    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I1_O)        0.152     5.121 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.479     7.600    R2R_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.698    11.298 r  R2R_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.298    R2R_out[3]
    G2                                                                r  R2R_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.144ns  (logic 5.317ns (47.716%)  route 5.826ns (52.284%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_select_IBUF[2]_inst/O
                         net (fo=22, routed)          3.312     4.768    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[2]
    SLICE_X48Y88         LUT4 (Prop_lut4_I0_O)        0.152     4.920 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.514     7.434    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         3.709    11.144 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.144    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.286ns  (logic 1.474ns (44.858%)  route 1.812ns (55.142%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  mode_select_IBUF[2]_inst/O
                         net (fo=22, routed)          1.242     1.466    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/mode_select_IBUF[2]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.511 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.570     2.081    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.286 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.286    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.325ns  (logic 1.472ns (44.273%)  route 1.853ns (55.727%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.209     1.430    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.119    R2R_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.325 r  R2R_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.325    R2R_out[0]
    J1                                                                r  R2R_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.548ns (46.304%)  route 1.795ns (53.696%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.209     1.430    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.048     1.478 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.064    R2R_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.279     3.343 r  R2R_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.343    R2R_out[1]
    L2                                                                r  R2R_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.475ns (43.371%)  route 1.926ns (56.629%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.285     1.506    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.551 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.192    R2R_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.401 r  R2R_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.401    R2R_out[2]
    J2                                                                r  R2R_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.437ns  (logic 1.472ns (42.824%)  route 1.965ns (57.176%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.317     1.538    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.583 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.231    R2R_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.437 r  R2R_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.437    R2R_out[4]
    H1                                                                r  R2R_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.489ns  (logic 1.539ns (44.108%)  route 1.950ns (55.892%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.317     1.538    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.583 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.216    R2R_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.489 r  R2R_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.489    R2R_out[5]
    K2                                                                r  R2R_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            R2R_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.519ns  (logic 1.478ns (42.008%)  route 2.041ns (57.992%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  mode_select_IBUF[1]_inst/O
                         net (fo=22, routed)          1.367     1.591    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[1]
    SLICE_X48Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.636 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.309    R2R_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.519 r  R2R_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.519    R2R_out[6]
    H2                                                                r  R2R_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            R2R_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.537ns  (logic 1.522ns (43.037%)  route 2.015ns (56.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  mode_select_IBUF[0]_inst/O
                         net (fo=22, routed)          1.285     1.506    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I2_O)        0.043     1.549 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.279    R2R_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.258     3.537 r  R2R_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.537    R2R_out[3]
    G2                                                                r  R2R_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.643ns  (logic 1.535ns (42.150%)  route 2.107ns (57.850%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  mode_select_IBUF[1]_inst/O
                         net (fo=22, routed)          1.367     1.591    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/mode_select_IBUF[1]
    SLICE_X48Y88         LUT4 (Prop_lut4_I1_O)        0.042     1.633 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.740     2.373    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         1.270     3.643 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.643    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_type_select[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.859ns  (logic 1.510ns (31.072%)  route 3.349ns (68.928%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_type_select[0] (IN)
                         net (fo=0)                   0.000     0.000    data_type_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_type_select_IBUF[0]_inst/O
                         net (fo=7, routed)           1.603     1.824    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/data_type_select_IBUF[0]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.155     2.024    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.069 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.591     3.660    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.859 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.859    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.336ns  (logic 5.090ns (35.507%)  route 9.246ns (64.493%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X43Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.419     5.474 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           1.321     6.795    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/d[1]
    SLICE_X43Y76         LUT4 (Prop_lut4_I2_O)        0.327     7.122 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit/O
                         net (fo=14, routed)          1.564     8.686    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     9.018 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.890     9.908    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.032 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.783    11.815    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.154    11.969 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.688    15.657    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    19.391 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    19.391    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 5.450ns (38.600%)  route 8.670ns (61.400%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[4]
                         net (fo=4, routed)           1.263     7.532    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.656 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[4]_i_3/O
                         net (fo=1, routed)           0.671     8.327    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216     9.667    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.791 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.955    11.746    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.152    11.898 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.565    15.463    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.712    19.175 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    19.175    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.915ns  (logic 5.476ns (39.350%)  route 8.439ns (60.650%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[4]
                         net (fo=4, routed)           1.263     7.532    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.656 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[4]_i_3/O
                         net (fo=1, routed)           0.671     8.327    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216     9.667    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.791 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.953    11.744    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.152    11.896 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.336    15.232    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.738    18.970 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.970    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.874ns  (logic 4.846ns (34.928%)  route 9.028ns (65.072%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X43Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.419     5.474 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           1.321     6.795    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/d[1]
    SLICE_X43Y76         LUT4 (Prop_lut4_I2_O)        0.327     7.122 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit/O
                         net (fo=14, routed)          1.564     8.686    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     9.018 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.890     9.908    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.032 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.783    11.815    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.124    11.939 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.470    15.409    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.929 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.929    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.699ns  (logic 4.837ns (35.308%)  route 8.862ns (64.692%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X43Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.419     5.474 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           1.321     6.795    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/d[1]
    SLICE_X43Y76         LUT4 (Prop_lut4_I2_O)        0.327     7.122 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit/O
                         net (fo=14, routed)          1.564     8.686    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_7_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.332     9.018 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.890     9.908    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.032 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.788    11.820    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.124    11.944 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.299    15.243    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.754 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.754    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.682ns  (logic 5.245ns (38.336%)  route 8.437ns (61.664%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 f  XADC_SUBSYSTEM/XADC_INST/inst/DO[4]
                         net (fo=4, routed)           1.263     7.532    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[4]_i_3/O
                         net (fo=1, routed)           0.671     8.327    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.124     8.451 f  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216     9.667    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.791 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.955    11.746    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.124    11.870 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.332    15.202    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.737 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    18.737    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_SUBSYSTEM/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 5.239ns (39.043%)  route 8.180ns (60.957%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    XADC_SUBSYSTEM/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_SUBSYSTEM/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XADC_SUBSYSTEM/XADC_INST/inst/DO[4]
                         net (fo=4, routed)           1.263     7.532    XADC_SUBSYSTEM/XADC_AVERAGER/do_out[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.656 r  XADC_SUBSYSTEM/XADC_AVERAGER/scratch[4]_i_3/O
                         net (fo=1, routed)           0.671     8.327    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch_reg[4]
    SLICE_X51Y77         LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/scratch[4]_i_2/O
                         net (fo=3, routed)           1.216     9.667    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.791 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.953    11.744    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.868 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.077    14.945    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.474 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.474    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.078ns (43.293%)  route 5.341ns (56.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X41Y75         FDRE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.000     6.511    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/d[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.635 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.341    10.976    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.473 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.473    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.090ns (45.586%)  route 4.882ns (54.414%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.534     5.055    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X41Y75         FDRE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.858     6.369    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/d[0]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.493 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.024    10.517    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.028 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000    14.028    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.877ns (54.721%)  route 4.036ns (45.279%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.556     5.077    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/CLK
    SLICE_X48Y89         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/counter_reg[1]/Q
                         net (fo=9, routed)           1.019     6.515    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/counter_reg[1]
    SLICE_X49Y88         LUT4 (Prop_lut4_I2_O)        0.299     6.814 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.814    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out0_carry_i_8_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.346 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.881     8.226    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out0_carry_n_0
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.137    10.487    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    13.990 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.990    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.396ns (59.572%)  route 0.947ns (40.428%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X48Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[6]/Q
                         net (fo=7, routed)           0.274     1.858    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[6]
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.577    R2R_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.786 r  R2R_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.786    R2R_out[6]
    H2                                                                r  R2R_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.392ns (59.159%)  route 0.961ns (40.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X51Y85         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/Q
                         net (fo=12, routed)          0.318     1.902    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[0]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.947 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.590    R2R_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.796 r  R2R_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.796    R2R_out[0]
    J1                                                                r  R2R_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.436ns (59.631%)  route 0.972ns (40.369%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X51Y85         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[0]/Q
                         net (fo=12, routed)          0.309     1.893    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[0]
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.938 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_out_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.094     2.032    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out
    SLICE_X49Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/pwm_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.570     2.646    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.851 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.851    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.392ns (57.629%)  route 1.023ns (42.371%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X49Y84         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[4]/Q
                         net (fo=8, routed)           0.375     1.959    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[4]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.004 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.652    R2R_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.858 r  R2R_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.858    R2R_out[4]
    H1                                                                r  R2R_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.395ns (55.780%)  route 1.106ns (44.220%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X48Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[2]/Q
                         net (fo=10, routed)          0.465     2.050    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[2]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.095 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.735    R2R_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.944 r  R2R_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.944    R2R_out[2]
    J2                                                                r  R2R_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.448ns (57.480%)  route 1.071ns (42.520%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X48Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[3]/Q
                         net (fo=9, routed)           0.342     1.926    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[3]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.049     1.975 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.704    R2R_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.258     3.963 r  R2R_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.963    R2R_out[3]
    G2                                                                r  R2R_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.455ns (57.442%)  route 1.078ns (42.558%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X48Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[7]/Q
                         net (fo=6, routed)           0.338     1.922    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[7]
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.044     1.966 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.740     2.706    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         1.270     3.977 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.977    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.458ns (57.339%)  route 1.085ns (42.661%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X49Y84         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[5]/Q
                         net (fo=7, routed)           0.451     2.035    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[5]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.044     2.079 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.713    R2R_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.986 r  R2R_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.986    R2R_out[5]
    K2                                                                r  R2R_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.464ns (55.707%)  route 1.164ns (44.293%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.560     1.443    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/CLK
    SLICE_X49Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/duty_cycle_reg[1]/Q
                         net (fo=11, routed)          0.578     2.163    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/Q[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.044     2.207 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/R2R_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.792    R2R_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.279     4.071 r  R2R_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    R2R_out[1]
    L2                                                                r  R2R_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.451ns (49.157%)  route 1.501ns (50.843%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.548     1.431    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X43Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.128     1.559 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           0.401     1.960    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/d[1]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.099     2.059 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.100     3.159    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.383 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     4.383    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5077 Endpoints
Min Delay          5077 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4315/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.051ns  (logic 1.441ns (9.576%)  route 13.610ns (90.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.610    15.051    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4315/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4315/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4316/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.051ns  (logic 1.441ns (9.576%)  route 13.610ns (90.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.610    15.051    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4316/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4316/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4317/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.051ns  (logic 1.441ns (9.576%)  route 13.610ns (90.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.610    15.051    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4317/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4317/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4318/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.051ns  (logic 1.441ns (9.576%)  route 13.610ns (90.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.610    15.051    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4318/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X58Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4318/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4311/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.047ns  (logic 1.441ns (9.579%)  route 13.606ns (90.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.606    15.047    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4311/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4311/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4312/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.047ns  (logic 1.441ns (9.579%)  route 13.606ns (90.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.606    15.047    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4312/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4312/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4313/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.047ns  (logic 1.441ns (9.579%)  route 13.606ns (90.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.606    15.047    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4313/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4313/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4314/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.047ns  (logic 1.441ns (9.579%)  route 13.606ns (90.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.606    15.047    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4314/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.508     4.849    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X59Y93         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4314/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.878ns  (logic 1.441ns (9.688%)  route 13.437ns (90.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.437    14.878    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X55Y97         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.443     4.784    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X55Y97         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4094/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.878ns  (logic 1.441ns (9.688%)  route 13.437ns (90.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4547, routed)       13.437    14.878    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/reset_IBUF
    SLICE_X55Y97         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4094/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        1.443     4.784    DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/CLK
    SLICE_X55Y97         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/PWM_AVERAGER/REG_ARRAY_reg_r_4094/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.269ns (22.108%)  route 0.949ns (77.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[2]_inst/O
                         net (fo=22, routed)          0.949     1.173    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/mode_select_IBUF[2]
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.218 r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/zero_i_1/O
                         net (fo=1, routed)           0.000     1.218    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/zero_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.856     1.984    DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/CLK
    SLICE_X59Y86         FDRE                                         r  DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/zero_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1705/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1705/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1705/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1706/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1706/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1706/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1707/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1707/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1707/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1708/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1708/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  REG_ARRAY_reg_r_1708/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1709/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1709/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1709/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1710/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1710/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1710/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1711/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1711/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1711/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1712/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.210ns (16.676%)  route 1.047ns (83.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.047     1.256    reset_IBUF
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1712/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  REG_ARRAY_reg_r_1712/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_1691/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.210ns (15.990%)  route 1.101ns (84.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4547, routed)        1.101     1.310    reset_IBUF
    SLICE_X10Y42         FDRE                                         r  REG_ARRAY_reg_r_1691/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6721, routed)        0.835     1.962    clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  REG_ARRAY_reg_r_1691/C





