<profile>

<section name = "Vivado HLS Report for 'xfMat2hlsStrm9'" level="0">
<item name = "Date">Tue Dec 30 00:00:35 2025
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Canny</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.510, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5, 921604, 5, 921604, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1">1, 921600, 2, 1, 1, 1 ~ 921600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 193</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 165</column>
<column name="Register">-, -, 257, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_i_i_i_i_fu_162_p2">*, 3, 0, 20, 32, 32</column>
<column name="indvars_iv_next_i_i_s_fu_237_p2">+, 0, 0, 37, 1, 30</column>
<column name="p_neg_i_i_i_i_fu_186_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_neg_t_i_i_i_i_fu_206_p2">-, 0, 0, 37, 1, 30</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_3_i_i_i_i_fu_227_p2">icmp, 0, 0, 18, 31, 31</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="dstStrm_V_V_din">select, 0, 0, 2, 1, 2</column>
<column name="loop_count_fu_212_p3">select, 0, 0, 30, 1, 30</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4">9, 2, 30, 60</column>
<column name="ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4">9, 2, 30, 60</column>
<column name="dstPtr_V_offset_blk_n">9, 2, 1, 2</column>
<column name="dstPtr_V_offset_out_blk_n">9, 2, 1, 2</column>
<column name="dstStrm_V_V_blk_n">9, 2, 1, 2</column>
<column name="idx_out_i_i_i_i_reg_150">9, 2, 30, 60</column>
<column name="indvars_iv_i_i_i_i_reg_138">9, 2, 30, 60</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="srcMat_cols_blk_n">9, 2, 1, 2</column>
<column name="srcMat_cols_out_blk_n">9, 2, 1, 2</column>
<column name="srcMat_rows_blk_n">9, 2, 1, 2</column>
<column name="srcMat_rows_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cols_reg_257">32, 0, 32, 0</column>
<column name="idx_out_i_i_i_i_reg_150">30, 0, 30, 0</column>
<column name="indvars_iv_i_i_i_i_reg_138">30, 0, 30, 0</column>
<column name="indvars_iv_next_i_i_s_reg_291">30, 0, 30, 0</column>
<column name="loop_count_cast_i_i_s_reg_277">31, 0, 31, 0</column>
<column name="rows_reg_252">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_2_reg_272">1, 0, 1, 0</column>
<column name="tmp_3_i_i_i_i_reg_282">1, 0, 1, 0</column>
<column name="tmp_i_i_i_i_reg_262">32, 0, 32, 0</column>
<column name="tmp_reg_267">29, 0, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, xfMat2hlsStrm9, return value</column>
<column name="srcMat_rows_dout">in, 32, ap_fifo, srcMat_rows, pointer</column>
<column name="srcMat_rows_empty_n">in, 1, ap_fifo, srcMat_rows, pointer</column>
<column name="srcMat_rows_read">out, 1, ap_fifo, srcMat_rows, pointer</column>
<column name="srcMat_cols_dout">in, 32, ap_fifo, srcMat_cols, pointer</column>
<column name="srcMat_cols_empty_n">in, 1, ap_fifo, srcMat_cols, pointer</column>
<column name="srcMat_cols_read">out, 1, ap_fifo, srcMat_cols, pointer</column>
<column name="srcMat_data_V_address0">out, 20, ap_memory, srcMat_data_V, array</column>
<column name="srcMat_data_V_ce0">out, 1, ap_memory, srcMat_data_V, array</column>
<column name="srcMat_data_V_q0">in, 1, ap_memory, srcMat_data_V, array</column>
<column name="dstStrm_V_V_din">out, 8, ap_fifo, dstStrm_V_V, pointer</column>
<column name="dstStrm_V_V_full_n">in, 1, ap_fifo, dstStrm_V_V, pointer</column>
<column name="dstStrm_V_V_write">out, 1, ap_fifo, dstStrm_V_V, pointer</column>
<column name="srcMat_rows_out_din">out, 32, ap_fifo, srcMat_rows_out, pointer</column>
<column name="srcMat_rows_out_full_n">in, 1, ap_fifo, srcMat_rows_out, pointer</column>
<column name="srcMat_rows_out_write">out, 1, ap_fifo, srcMat_rows_out, pointer</column>
<column name="srcMat_cols_out_din">out, 32, ap_fifo, srcMat_cols_out, pointer</column>
<column name="srcMat_cols_out_full_n">in, 1, ap_fifo, srcMat_cols_out, pointer</column>
<column name="srcMat_cols_out_write">out, 1, ap_fifo, srcMat_cols_out, pointer</column>
<column name="dstPtr_V_offset_dout">in, 32, ap_fifo, dstPtr_V_offset, pointer</column>
<column name="dstPtr_V_offset_empty_n">in, 1, ap_fifo, dstPtr_V_offset, pointer</column>
<column name="dstPtr_V_offset_read">out, 1, ap_fifo, dstPtr_V_offset, pointer</column>
<column name="dstPtr_V_offset_out_din">out, 32, ap_fifo, dstPtr_V_offset_out, pointer</column>
<column name="dstPtr_V_offset_out_full_n">in, 1, ap_fifo, dstPtr_V_offset_out, pointer</column>
<column name="dstPtr_V_offset_out_write">out, 1, ap_fifo, dstPtr_V_offset_out, pointer</column>
</table>
</item>
</section>
</profile>
