$date
	Sun Oct 23 09:22:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#813864
b11010 !
1"
#813866
b11010 &
b11010 %
1$
#813867
0"
#813870
b1101 &
b1101 %
#813874
b101000 &
b101000 %
#813878
b10100 &
b10100 %
#813882
b1010 &
b1010 %
#813886
b101 &
b101 %
#813890
b10000 &
b10000 %
#813894
b1000 &
b1000 %
#813898
b100 &
b100 %
#813902
b10 &
b10 %
#813906
b1 &
b1 %
1#
#813910
b0 &
0#
b0 %
0$
#1758757
b10100 !
1"
#1758758
b10100 &
b10100 %
1$
#1758759
0"
#1758762
b1010 &
b1010 %
#1758766
b101 &
b101 %
#1758770
b10000 &
b10000 %
#1758774
b1000 &
b1000 %
#1758778
b100 &
b100 %
#1758782
b10 &
b10 %
#1758786
b1 &
b1 %
1#
#1758790
b0 &
0#
b0 %
0$
#2788965
b1101 !
1"
#2788966
b1101 &
b1101 %
1$
#2788967
0"
#2788970
b101000 &
b101000 %
#2788974
b10100 &
b10100 %
#2788978
b1010 &
b1010 %
#2788982
b101 &
b101 %
#2788986
b10000 &
b10000 %
#2788990
b1000 &
b1000 %
#2788994
b100 &
b100 %
#2788998
b10 &
b10 %
#2789002
b1 &
b1 %
1#
#2789006
b0 &
0#
b0 %
0$
#4500012
