#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  3 15:30:26 2022
# Process ID: 20932
# Current directory: D:/Vfile/OExp00/Water_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23852 D:\Vfile\OExp00\Water_LED\Water_LED.xpr
# Log file: D:/Vfile/OExp00/Water_LED/vivado.log
# Journal file: D:/Vfile/OExp00/Water_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vfile/OExp00/Water_LED/Water_LED.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vfile/OExp00/Water_LED/Water_LED.runs/impl_1/Water_LED.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
close_project
create_project T_rom D:/Vfile/T_rom -part xc7k160tffg676-2L
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name rom_d
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {rom_d} CONFIG.memory_type {rom}] [get_ips rom_d]
generate_target {instantiation_template} [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
catch { config_ip_cache -export [get_ips -all rom_d] }
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
launch_runs rom_d_synth_1 -jobs 4
wait_on_run rom_d_synth_1
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom.coe}] [get_ips rom_d]
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci]
catch { config_ip_cache -export [get_ips -all rom_d] }
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -no_script -sync -force -quiet
reset_run rom_d_synth_1
launch_runs rom_d_synth_1 -jobs 4
wait_on_run rom_d_synth_1
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/rom_d/rom_d.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips ram]
generate_target {instantiation_template} [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
set_property generate_synth_checkpoint false [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
generate_target all [get_files  d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vfile/T_rom/T_rom.srcs/sources_1/ip/ram/ram.xci] -directory D:/Vfile/T_rom/T_rom.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/T_rom/T_rom.ip_user_files -ipstatic_source_dir D:/Vfile/T_rom/T_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/T_rom/T_rom.cache/compile_simlib/modelsim} {questa=D:/Vfile/T_rom/T_rom.cache/compile_simlib/questa} {riviera=D:/Vfile/T_rom/T_rom.cache/compile_simlib/riviera} {activehdl=D:/Vfile/T_rom/T_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
