strict digraph "" {
	node [label="\N"];
	"283:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5196690>",
		fillcolor=firebrick,
		label="283:NS
CPU_rd_dout <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5196690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_281:AL"	 [def_var="['CPU_rd_dout']",
		label="Leaf_281:AL"];
	"283:NS" -> "Leaf_281:AL"	 [cond="[]",
		lineno=None];
	"285:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac51967d0>",
		fillcolor=firebrick,
		label="285:NS
CPU_rd_dout <= Douta;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac51967d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"285:NS" -> "Leaf_281:AL"	 [cond="[]",
		lineno=None];
	"281:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7ac51968d0>",
		clk_sens=True,
		fillcolor=gold,
		label="281:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Pipeline', 'StateCPU', 'Douta', 'CurrentState']"];
	"282:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5196a50>",
		fillcolor=springgreen,
		label="282:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"281:AL" -> "282:IF"	 [cond="[]",
		lineno=None];
	"284:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5196a90>",
		fillcolor=springgreen,
		label="284:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"284:IF" -> "285:NS"	 [cond="['Pipeline', 'CurrentState', 'StateCPU']",
		label="(Pipeline && (CurrentState == StateCPU))",
		lineno=284];
	"282:IF" -> "283:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=282];
	"282:IF" -> "284:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=282];
}
