ARM GAS  /tmp/cc8LTbbr.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB149:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** #include "nrf24l01.h"
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc8LTbbr.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:../../CM7/Core/Src/main.c **** 
  44:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:../../CM7/Core/Src/main.c **** 
  54:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  55:../../CM7/Core/Src/main.c **** 
  56:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  58:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  60:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void);
  61:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:../../CM7/Core/Src/main.c **** 
  63:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  64:../../CM7/Core/Src/main.c **** 
  65:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:../../CM7/Core/Src/main.c **** #ifdef __GNUC__
  68:../../CM7/Core/Src/main.c **** #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
  69:../../CM7/Core/Src/main.c **** #else
  70:../../CM7/Core/Src/main.c **** #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
  71:../../CM7/Core/Src/main.c **** #endif
  72:../../CM7/Core/Src/main.c **** 
  73:../../CM7/Core/Src/main.c **** PUTCHAR_PROTOTYPE
  74:../../CM7/Core/Src/main.c **** {
  75:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  76:../../CM7/Core/Src/main.c ****   return ch;
  77:../../CM7/Core/Src/main.c **** }
  78:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  79:../../CM7/Core/Src/main.c **** 
  80:../../CM7/Core/Src/main.c **** /**
  81:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  82:../../CM7/Core/Src/main.c ****   * @retval int
  83:../../CM7/Core/Src/main.c ****   */
  84:../../CM7/Core/Src/main.c **** int main(void)
  85:../../CM7/Core/Src/main.c **** {
  86:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  87:../../CM7/Core/Src/main.c **** 
  88:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  89:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
ARM GAS  /tmp/cc8LTbbr.s 			page 3


  90:../../CM7/Core/Src/main.c ****   int32_t timeout;
  91:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  92:../../CM7/Core/Src/main.c **** 
  93:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  94:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  95:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  96:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  97:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
  98:../../CM7/Core/Src/main.c ****   {
  99:../../CM7/Core/Src/main.c ****   Error_Handler();
 100:../../CM7/Core/Src/main.c ****   }
 101:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 102:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 103:../../CM7/Core/Src/main.c **** 
 104:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 105:../../CM7/Core/Src/main.c ****   HAL_Init();
 106:../../CM7/Core/Src/main.c **** 
 107:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 108:../../CM7/Core/Src/main.c **** 
 109:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 110:../../CM7/Core/Src/main.c **** 
 111:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 112:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 113:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 114:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 115:../../CM7/Core/Src/main.c **** HSEM notification */
 116:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 117:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 118:../../CM7/Core/Src/main.c **** /*Take HSEM */
 119:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 120:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 121:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 122:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 123:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 124:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 125:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 126:../../CM7/Core/Src/main.c **** {
 127:../../CM7/Core/Src/main.c **** Error_Handler();
 128:../../CM7/Core/Src/main.c **** }
 129:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 130:../../CM7/Core/Src/main.c **** 
 131:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 132:../../CM7/Core/Src/main.c **** 
 133:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 134:../../CM7/Core/Src/main.c **** 
 135:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 136:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 137:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 138:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 139:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 140:../../CM7/Core/Src/main.c ****   printf("Inititalised...\r\n");
 141:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 142:../../CM7/Core/Src/main.c **** 
 143:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 144:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 145:../../CM7/Core/Src/main.c ****   while (1)
 146:../../CM7/Core/Src/main.c ****   {
ARM GAS  /tmp/cc8LTbbr.s 			page 4


 147:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 148:../../CM7/Core/Src/main.c **** 
 149:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 150:../../CM7/Core/Src/main.c ****   }
 151:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 152:../../CM7/Core/Src/main.c **** }
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c **** /**
 155:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 156:../../CM7/Core/Src/main.c ****   * @retval None
 157:../../CM7/Core/Src/main.c ****   */
 158:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 159:../../CM7/Core/Src/main.c **** {
 160:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 161:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162:../../CM7/Core/Src/main.c **** 
 163:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 164:../../CM7/Core/Src/main.c ****   */
 165:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 166:../../CM7/Core/Src/main.c **** 
 167:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:../../CM7/Core/Src/main.c ****   */
 169:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 170:../../CM7/Core/Src/main.c **** 
 171:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 172:../../CM7/Core/Src/main.c **** 
 173:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 174:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 175:../../CM7/Core/Src/main.c ****   */
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 183:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 184:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 185:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 186:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 187:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 188:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 189:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190:../../CM7/Core/Src/main.c ****   {
 191:../../CM7/Core/Src/main.c ****     Error_Handler();
 192:../../CM7/Core/Src/main.c ****   }
 193:../../CM7/Core/Src/main.c **** 
 194:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 195:../../CM7/Core/Src/main.c ****   */
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 197:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 198:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 201:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 202:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 203:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
ARM GAS  /tmp/cc8LTbbr.s 			page 5


 204:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 205:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 206:../../CM7/Core/Src/main.c **** 
 207:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 208:../../CM7/Core/Src/main.c ****   {
 209:../../CM7/Core/Src/main.c ****     Error_Handler();
 210:../../CM7/Core/Src/main.c ****   }
 211:../../CM7/Core/Src/main.c **** }
 212:../../CM7/Core/Src/main.c **** 
 213:../../CM7/Core/Src/main.c **** /**
 214:../../CM7/Core/Src/main.c ****   * @brief SPI1 Initialization Function
 215:../../CM7/Core/Src/main.c ****   * @param None
 216:../../CM7/Core/Src/main.c ****   * @retval None
 217:../../CM7/Core/Src/main.c ****   */
 218:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void)
 219:../../CM7/Core/Src/main.c **** {
 220:../../CM7/Core/Src/main.c **** 
 221:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 222:../../CM7/Core/Src/main.c **** 
 223:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 226:../../CM7/Core/Src/main.c **** 
 227:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 228:../../CM7/Core/Src/main.c ****   /* SPI1 parameter configuration*/
 229:../../CM7/Core/Src/main.c ****   hspi1.Instance = SPI1;
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 244:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 245:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 246:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 247:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 250:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 251:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 252:../../CM7/Core/Src/main.c ****   {
 253:../../CM7/Core/Src/main.c ****     Error_Handler();
 254:../../CM7/Core/Src/main.c ****   }
 255:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 256:../../CM7/Core/Src/main.c **** 
 257:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 258:../../CM7/Core/Src/main.c **** 
 259:../../CM7/Core/Src/main.c **** }
 260:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc8LTbbr.s 			page 6


 261:../../CM7/Core/Src/main.c **** /**
 262:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 263:../../CM7/Core/Src/main.c ****   * @param None
 264:../../CM7/Core/Src/main.c ****   * @retval None
 265:../../CM7/Core/Src/main.c ****   */
 266:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 267:../../CM7/Core/Src/main.c **** {
 268:../../CM7/Core/Src/main.c **** 
 269:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 270:../../CM7/Core/Src/main.c **** 
 271:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 272:../../CM7/Core/Src/main.c **** 
 273:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 274:../../CM7/Core/Src/main.c **** 
 275:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 276:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 277:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 278:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 279:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 280:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 281:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 282:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 283:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 284:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 285:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 286:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 287:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 288:../../CM7/Core/Src/main.c ****   {
 289:../../CM7/Core/Src/main.c ****     Error_Handler();
 290:../../CM7/Core/Src/main.c ****   }
 291:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 292:../../CM7/Core/Src/main.c ****   {
 293:../../CM7/Core/Src/main.c ****     Error_Handler();
 294:../../CM7/Core/Src/main.c ****   }
 295:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 296:../../CM7/Core/Src/main.c ****   {
 297:../../CM7/Core/Src/main.c ****     Error_Handler();
 298:../../CM7/Core/Src/main.c ****   }
 299:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 300:../../CM7/Core/Src/main.c ****   {
 301:../../CM7/Core/Src/main.c ****     Error_Handler();
 302:../../CM7/Core/Src/main.c ****   }
 303:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 304:../../CM7/Core/Src/main.c **** 
 305:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 306:../../CM7/Core/Src/main.c **** 
 307:../../CM7/Core/Src/main.c **** }
 308:../../CM7/Core/Src/main.c **** 
 309:../../CM7/Core/Src/main.c **** /**
 310:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 311:../../CM7/Core/Src/main.c ****   * @param None
 312:../../CM7/Core/Src/main.c ****   * @retval None
 313:../../CM7/Core/Src/main.c ****   */
 314:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 315:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 315 1 view -0
  28              		.cfi_startproc
ARM GAS  /tmp/cc8LTbbr.s 			page 7


  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 64
 316:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 316 3 view .LVU1
  43              		.loc 1 316 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 317:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 318:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 319:../../CM7/Core/Src/main.c **** 
 320:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 321:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 321 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 321 3 view .LVU4
  53              		.loc 1 321 3 view .LVU5
  54 0010 294B     		ldr	r3, .L3
  55 0012 D3F8E020 		ldr	r2, [r3, #224]
  56 0016 42F00102 		orr	r2, r2, #1
  57 001a C3F8E020 		str	r2, [r3, #224]
  58              		.loc 1 321 3 view .LVU6
  59 001e D3F8E020 		ldr	r2, [r3, #224]
  60 0022 02F00102 		and	r2, r2, #1
  61 0026 0192     		str	r2, [sp, #4]
  62              		.loc 1 321 3 view .LVU7
  63 0028 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 321 3 view .LVU8
 322:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  66              		.loc 1 322 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 322 3 view .LVU10
  69              		.loc 1 322 3 view .LVU11
  70 002a D3F8E020 		ldr	r2, [r3, #224]
  71 002e 42F00202 		orr	r2, r2, #2
  72 0032 C3F8E020 		str	r2, [r3, #224]
  73              		.loc 1 322 3 view .LVU12
  74 0036 D3F8E020 		ldr	r2, [r3, #224]
  75 003a 02F00202 		and	r2, r2, #2
  76 003e 0292     		str	r2, [sp, #8]
  77              		.loc 1 322 3 view .LVU13
  78 0040 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/cc8LTbbr.s 			page 8


  79              	.LBE5:
  80              		.loc 1 322 3 view .LVU14
 323:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  81              		.loc 1 323 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 323 3 view .LVU16
  84              		.loc 1 323 3 view .LVU17
  85 0042 D3F8E020 		ldr	r2, [r3, #224]
  86 0046 42F00802 		orr	r2, r2, #8
  87 004a C3F8E020 		str	r2, [r3, #224]
  88              		.loc 1 323 3 view .LVU18
  89 004e D3F8E020 		ldr	r2, [r3, #224]
  90 0052 02F00802 		and	r2, r2, #8
  91 0056 0392     		str	r2, [sp, #12]
  92              		.loc 1 323 3 view .LVU19
  93 0058 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 323 3 view .LVU20
 324:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  96              		.loc 1 324 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 324 3 view .LVU22
  99              		.loc 1 324 3 view .LVU23
 100 005a D3F8E020 		ldr	r2, [r3, #224]
 101 005e 42F01002 		orr	r2, r2, #16
 102 0062 C3F8E020 		str	r2, [r3, #224]
 103              		.loc 1 324 3 view .LVU24
 104 0066 D3F8E030 		ldr	r3, [r3, #224]
 105 006a 03F01003 		and	r3, r3, #16
 106 006e 0493     		str	r3, [sp, #16]
 107              		.loc 1 324 3 view .LVU25
 108 0070 049B     		ldr	r3, [sp, #16]
 109              	.LBE7:
 110              		.loc 1 324 3 view .LVU26
 325:../../CM7/Core/Src/main.c **** 
 326:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 327:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_SET);
 111              		.loc 1 327 3 view .LVU27
 112 0072 124F     		ldr	r7, .L3+4
 113 0074 0122     		movs	r2, #1
 114 0076 44F20101 		movw	r1, #16385
 115 007a 3846     		mov	r0, r7
 116 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL0:
 328:../../CM7/Core/Src/main.c **** 
 329:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 330:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_SET);
 118              		.loc 1 330 3 view .LVU28
 119 0080 0F4D     		ldr	r5, .L3+8
 120 0082 0122     		movs	r2, #1
 121 0084 0221     		movs	r1, #2
 122 0086 2846     		mov	r0, r5
 123 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
 331:../../CM7/Core/Src/main.c **** 
 332:../../CM7/Core/Src/main.c ****   /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
 333:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
ARM GAS  /tmp/cc8LTbbr.s 			page 9


 125              		.loc 1 333 3 view .LVU29
 126              		.loc 1 333 23 is_stmt 0 view .LVU30
 127 008c 44F20103 		movw	r3, #16385
 128 0090 0593     		str	r3, [sp, #20]
 334:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 129              		.loc 1 334 3 is_stmt 1 view .LVU31
 130              		.loc 1 334 24 is_stmt 0 view .LVU32
 131 0092 0126     		movs	r6, #1
 132 0094 0696     		str	r6, [sp, #24]
 335:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 133              		.loc 1 335 3 is_stmt 1 view .LVU33
 134              		.loc 1 335 24 is_stmt 0 view .LVU34
 135 0096 0794     		str	r4, [sp, #28]
 336:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 136              		.loc 1 336 3 is_stmt 1 view .LVU35
 137              		.loc 1 336 25 is_stmt 0 view .LVU36
 138 0098 0894     		str	r4, [sp, #32]
 337:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139              		.loc 1 337 3 is_stmt 1 view .LVU37
 140 009a 05A9     		add	r1, sp, #20
 141 009c 3846     		mov	r0, r7
 142 009e FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 338:../../CM7/Core/Src/main.c **** 
 339:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LED_YELLOW_Pin */
 340:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 144              		.loc 1 340 3 view .LVU38
 145              		.loc 1 340 23 is_stmt 0 view .LVU39
 146 00a2 0223     		movs	r3, #2
 147 00a4 0593     		str	r3, [sp, #20]
 341:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 341 3 is_stmt 1 view .LVU40
 149              		.loc 1 341 24 is_stmt 0 view .LVU41
 150 00a6 0696     		str	r6, [sp, #24]
 342:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 151              		.loc 1 342 3 is_stmt 1 view .LVU42
 152              		.loc 1 342 24 is_stmt 0 view .LVU43
 153 00a8 0794     		str	r4, [sp, #28]
 343:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 154              		.loc 1 343 3 is_stmt 1 view .LVU44
 155              		.loc 1 343 25 is_stmt 0 view .LVU45
 156 00aa 0894     		str	r4, [sp, #32]
 344:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 157              		.loc 1 344 3 is_stmt 1 view .LVU46
 158 00ac 05A9     		add	r1, sp, #20
 159 00ae 2846     		mov	r0, r5
 160 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL3:
 345:../../CM7/Core/Src/main.c **** 
 346:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 347:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 348:../../CM7/Core/Src/main.c **** }
 162              		.loc 1 348 1 is_stmt 0 view .LVU47
 163 00b4 0BB0     		add	sp, sp, #44
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 20
 166              		@ sp needed
ARM GAS  /tmp/cc8LTbbr.s 			page 10


 167 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 168              	.L4:
 169              		.align	2
 170              	.L3:
 171 00b8 00440258 		.word	1476543488
 172 00bc 00040258 		.word	1476527104
 173 00c0 00100258 		.word	1476530176
 174              		.cfi_endproc
 175              	.LFE149:
 177              		.section	.text.__io_putchar,"ax",%progbits
 178              		.align	1
 179              		.global	__io_putchar
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	__io_putchar:
 185              	.LVL4:
 186              	.LFB144:
  74:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 187              		.loc 1 74 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 8
 190              		@ frame_needed = 0, uses_anonymous_args = 0
  74:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 191              		.loc 1 74 1 is_stmt 0 view .LVU49
 192 0000 00B5     		push	{lr}
 193              	.LCFI3:
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 14, -4
 196 0002 83B0     		sub	sp, sp, #12
 197              	.LCFI4:
 198              		.cfi_def_cfa_offset 16
 199 0004 0190     		str	r0, [sp, #4]
  75:../../CM7/Core/Src/main.c ****   return ch;
 200              		.loc 1 75 3 is_stmt 1 view .LVU50
 201 0006 4FF0FF33 		mov	r3, #-1
 202 000a 0122     		movs	r2, #1
 203 000c 01A9     		add	r1, sp, #4
 204 000e 0348     		ldr	r0, .L7
 205              	.LVL5:
  75:../../CM7/Core/Src/main.c ****   return ch;
 206              		.loc 1 75 3 is_stmt 0 view .LVU51
 207 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 208              	.LVL6:
  76:../../CM7/Core/Src/main.c **** }
 209              		.loc 1 76 3 is_stmt 1 view .LVU52
  77:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 210              		.loc 1 77 1 is_stmt 0 view .LVU53
 211 0014 0198     		ldr	r0, [sp, #4]
 212 0016 03B0     		add	sp, sp, #12
 213              	.LCFI5:
 214              		.cfi_def_cfa_offset 4
 215              		@ sp needed
 216 0018 5DF804FB 		ldr	pc, [sp], #4
 217              	.L8:
 218              		.align	2
 219              	.L7:
ARM GAS  /tmp/cc8LTbbr.s 			page 11


 220 001c 00000000 		.word	huart3
 221              		.cfi_endproc
 222              	.LFE144:
 224              		.section	.text.Error_Handler,"ax",%progbits
 225              		.align	1
 226              		.global	Error_Handler
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	Error_Handler:
 232              	.LFB150:
 349:../../CM7/Core/Src/main.c **** 
 350:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 351:../../CM7/Core/Src/main.c **** 
 352:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 353:../../CM7/Core/Src/main.c **** 
 354:../../CM7/Core/Src/main.c **** /**
 355:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 356:../../CM7/Core/Src/main.c ****   * @retval None
 357:../../CM7/Core/Src/main.c ****   */
 358:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 359:../../CM7/Core/Src/main.c **** {
 233              		.loc 1 359 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ Volatile: function does not return.
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 360:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 361:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 362:../../CM7/Core/Src/main.c ****   __disable_irq();
 239              		.loc 1 362 3 view .LVU55
 240              	.LBB8:
 241              	.LBI8:
 242              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  /tmp/cc8LTbbr.s 			page 12


  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/cc8LTbbr.s 			page 13


  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
ARM GAS  /tmp/cc8LTbbr.s 			page 14


 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/cc8LTbbr.s 			page 15


 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 243              		.loc 2 207 27 view .LVU56
 244              	.LBB9:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 245              		.loc 2 209 3 view .LVU57
 246              		.syntax unified
 247              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 248 0000 72B6     		cpsid i
 249              	@ 0 "" 2
 250              		.thumb
 251              		.syntax unified
 252              	.L10:
 253              	.LBE9:
 254              	.LBE8:
 363:../../CM7/Core/Src/main.c ****   while (1)
 255              		.loc 1 363 3 view .LVU58
 364:../../CM7/Core/Src/main.c ****   {
 365:../../CM7/Core/Src/main.c ****   }
 256              		.loc 1 365 3 view .LVU59
 363:../../CM7/Core/Src/main.c ****   while (1)
 257              		.loc 1 363 9 view .LVU60
 258 0002 FEE7     		b	.L10
 259              		.cfi_endproc
 260              	.LFE150:
 262              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 263              		.align	1
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	MX_USART3_UART_Init:
 269              	.LFB148:
 267:../../CM7/Core/Src/main.c **** 
 270              		.loc 1 267 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 08B5     		push	{r3, lr}
 275              	.LCFI6:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 3, -8
 278              		.cfi_offset 14, -4
 276:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 279              		.loc 1 276 3 view .LVU62
ARM GAS  /tmp/cc8LTbbr.s 			page 16


 276:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 280              		.loc 1 276 19 is_stmt 0 view .LVU63
 281 0002 1548     		ldr	r0, .L21
 282 0004 154B     		ldr	r3, .L21+4
 283 0006 0360     		str	r3, [r0]
 277:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 284              		.loc 1 277 3 is_stmt 1 view .LVU64
 277:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 285              		.loc 1 277 24 is_stmt 0 view .LVU65
 286 0008 4FF4E133 		mov	r3, #115200
 287 000c 4360     		str	r3, [r0, #4]
 278:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 288              		.loc 1 278 3 is_stmt 1 view .LVU66
 278:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 289              		.loc 1 278 26 is_stmt 0 view .LVU67
 290 000e 0023     		movs	r3, #0
 291 0010 8360     		str	r3, [r0, #8]
 279:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 292              		.loc 1 279 3 is_stmt 1 view .LVU68
 279:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 293              		.loc 1 279 24 is_stmt 0 view .LVU69
 294 0012 C360     		str	r3, [r0, #12]
 280:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 295              		.loc 1 280 3 is_stmt 1 view .LVU70
 280:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 296              		.loc 1 280 22 is_stmt 0 view .LVU71
 297 0014 0361     		str	r3, [r0, #16]
 281:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 298              		.loc 1 281 3 is_stmt 1 view .LVU72
 281:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 299              		.loc 1 281 20 is_stmt 0 view .LVU73
 300 0016 0C22     		movs	r2, #12
 301 0018 4261     		str	r2, [r0, #20]
 282:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 302              		.loc 1 282 3 is_stmt 1 view .LVU74
 282:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 303              		.loc 1 282 25 is_stmt 0 view .LVU75
 304 001a 8361     		str	r3, [r0, #24]
 283:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 305              		.loc 1 283 3 is_stmt 1 view .LVU76
 283:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 306              		.loc 1 283 28 is_stmt 0 view .LVU77
 307 001c C361     		str	r3, [r0, #28]
 284:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 308              		.loc 1 284 3 is_stmt 1 view .LVU78
 284:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 309              		.loc 1 284 30 is_stmt 0 view .LVU79
 310 001e 0362     		str	r3, [r0, #32]
 285:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 311              		.loc 1 285 3 is_stmt 1 view .LVU80
 285:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 312              		.loc 1 285 30 is_stmt 0 view .LVU81
 313 0020 4362     		str	r3, [r0, #36]
 286:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 314              		.loc 1 286 3 is_stmt 1 view .LVU82
 286:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 315              		.loc 1 286 38 is_stmt 0 view .LVU83
ARM GAS  /tmp/cc8LTbbr.s 			page 17


 316 0022 8362     		str	r3, [r0, #40]
 287:../../CM7/Core/Src/main.c ****   {
 317              		.loc 1 287 3 is_stmt 1 view .LVU84
 287:../../CM7/Core/Src/main.c ****   {
 318              		.loc 1 287 7 is_stmt 0 view .LVU85
 319 0024 FFF7FEFF 		bl	HAL_UART_Init
 320              	.LVL7:
 287:../../CM7/Core/Src/main.c ****   {
 321              		.loc 1 287 6 discriminator 1 view .LVU86
 322 0028 70B9     		cbnz	r0, .L17
 291:../../CM7/Core/Src/main.c ****   {
 323              		.loc 1 291 3 is_stmt 1 view .LVU87
 291:../../CM7/Core/Src/main.c ****   {
 324              		.loc 1 291 7 is_stmt 0 view .LVU88
 325 002a 0021     		movs	r1, #0
 326 002c 0A48     		ldr	r0, .L21
 327 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 328              	.LVL8:
 291:../../CM7/Core/Src/main.c ****   {
 329              		.loc 1 291 6 discriminator 1 view .LVU89
 330 0032 58B9     		cbnz	r0, .L18
 295:../../CM7/Core/Src/main.c ****   {
 331              		.loc 1 295 3 is_stmt 1 view .LVU90
 295:../../CM7/Core/Src/main.c ****   {
 332              		.loc 1 295 7 is_stmt 0 view .LVU91
 333 0034 0021     		movs	r1, #0
 334 0036 0848     		ldr	r0, .L21
 335 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 336              	.LVL9:
 295:../../CM7/Core/Src/main.c ****   {
 337              		.loc 1 295 6 discriminator 1 view .LVU92
 338 003c 40B9     		cbnz	r0, .L19
 299:../../CM7/Core/Src/main.c ****   {
 339              		.loc 1 299 3 is_stmt 1 view .LVU93
 299:../../CM7/Core/Src/main.c ****   {
 340              		.loc 1 299 7 is_stmt 0 view .LVU94
 341 003e 0648     		ldr	r0, .L21
 342 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 343              	.LVL10:
 299:../../CM7/Core/Src/main.c ****   {
 344              		.loc 1 299 6 discriminator 1 view .LVU95
 345 0044 30B9     		cbnz	r0, .L20
 307:../../CM7/Core/Src/main.c **** 
 346              		.loc 1 307 1 view .LVU96
 347 0046 08BD     		pop	{r3, pc}
 348              	.L17:
 289:../../CM7/Core/Src/main.c ****   }
 349              		.loc 1 289 5 is_stmt 1 view .LVU97
 350 0048 FFF7FEFF 		bl	Error_Handler
 351              	.LVL11:
 352              	.L18:
 293:../../CM7/Core/Src/main.c ****   }
 353              		.loc 1 293 5 view .LVU98
 354 004c FFF7FEFF 		bl	Error_Handler
 355              	.LVL12:
 356              	.L19:
 297:../../CM7/Core/Src/main.c ****   }
ARM GAS  /tmp/cc8LTbbr.s 			page 18


 357              		.loc 1 297 5 view .LVU99
 358 0050 FFF7FEFF 		bl	Error_Handler
 359              	.LVL13:
 360              	.L20:
 301:../../CM7/Core/Src/main.c ****   }
 361              		.loc 1 301 5 view .LVU100
 362 0054 FFF7FEFF 		bl	Error_Handler
 363              	.LVL14:
 364              	.L22:
 365              		.align	2
 366              	.L21:
 367 0058 00000000 		.word	huart3
 368 005c 00480040 		.word	1073760256
 369              		.cfi_endproc
 370              	.LFE148:
 372              		.section	.text.MX_SPI1_Init,"ax",%progbits
 373              		.align	1
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	MX_SPI1_Init:
 379              	.LFB147:
 219:../../CM7/Core/Src/main.c **** 
 380              		.loc 1 219 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 08B5     		push	{r3, lr}
 385              	.LCFI7:
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 3, -8
 388              		.cfi_offset 14, -4
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 389              		.loc 1 229 3 view .LVU102
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 390              		.loc 1 229 18 is_stmt 0 view .LVU103
 391 0002 1348     		ldr	r0, .L27
 392 0004 134B     		ldr	r3, .L27+4
 393 0006 0360     		str	r3, [r0]
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 394              		.loc 1 230 3 is_stmt 1 view .LVU104
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 395              		.loc 1 230 19 is_stmt 0 view .LVU105
 396 0008 4FF48003 		mov	r3, #4194304
 397 000c 4360     		str	r3, [r0, #4]
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 398              		.loc 1 231 3 is_stmt 1 view .LVU106
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 399              		.loc 1 231 24 is_stmt 0 view .LVU107
 400 000e 0023     		movs	r3, #0
 401 0010 8360     		str	r3, [r0, #8]
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 402              		.loc 1 232 3 is_stmt 1 view .LVU108
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 403              		.loc 1 232 23 is_stmt 0 view .LVU109
 404 0012 0722     		movs	r2, #7
 405 0014 C260     		str	r2, [r0, #12]
ARM GAS  /tmp/cc8LTbbr.s 			page 19


 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 406              		.loc 1 233 3 is_stmt 1 view .LVU110
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 407              		.loc 1 233 26 is_stmt 0 view .LVU111
 408 0016 0361     		str	r3, [r0, #16]
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 409              		.loc 1 234 3 is_stmt 1 view .LVU112
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 410              		.loc 1 234 23 is_stmt 0 view .LVU113
 411 0018 4361     		str	r3, [r0, #20]
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 412              		.loc 1 235 3 is_stmt 1 view .LVU114
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 413              		.loc 1 235 18 is_stmt 0 view .LVU115
 414 001a 4FF08062 		mov	r2, #67108864
 415 001e 8261     		str	r2, [r0, #24]
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 416              		.loc 1 236 3 is_stmt 1 view .LVU116
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 417              		.loc 1 236 32 is_stmt 0 view .LVU117
 418 0020 4FF08042 		mov	r2, #1073741824
 419 0024 C261     		str	r2, [r0, #28]
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 420              		.loc 1 237 3 is_stmt 1 view .LVU118
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 421              		.loc 1 237 23 is_stmt 0 view .LVU119
 422 0026 0362     		str	r3, [r0, #32]
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 423              		.loc 1 238 3 is_stmt 1 view .LVU120
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 424              		.loc 1 238 21 is_stmt 0 view .LVU121
 425 0028 4362     		str	r3, [r0, #36]
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 426              		.loc 1 239 3 is_stmt 1 view .LVU122
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 427              		.loc 1 239 29 is_stmt 0 view .LVU123
 428 002a 8362     		str	r3, [r0, #40]
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 429              		.loc 1 240 3 is_stmt 1 view .LVU124
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 430              		.loc 1 240 28 is_stmt 0 view .LVU125
 431 002c C362     		str	r3, [r0, #44]
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 432              		.loc 1 241 3 is_stmt 1 view .LVU126
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 433              		.loc 1 241 23 is_stmt 0 view .LVU127
 434 002e 4263     		str	r2, [r0, #52]
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 435              		.loc 1 242 3 is_stmt 1 view .LVU128
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 436              		.loc 1 242 26 is_stmt 0 view .LVU129
 437 0030 8363     		str	r3, [r0, #56]
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 438              		.loc 1 243 3 is_stmt 1 view .LVU130
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 439              		.loc 1 243 28 is_stmt 0 view .LVU131
 440 0032 C363     		str	r3, [r0, #60]
ARM GAS  /tmp/cc8LTbbr.s 			page 20


 244:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 441              		.loc 1 244 3 is_stmt 1 view .LVU132
 244:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 442              		.loc 1 244 41 is_stmt 0 view .LVU133
 443 0034 0364     		str	r3, [r0, #64]
 245:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 444              		.loc 1 245 3 is_stmt 1 view .LVU134
 245:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 445              		.loc 1 245 41 is_stmt 0 view .LVU135
 446 0036 4364     		str	r3, [r0, #68]
 246:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 447              		.loc 1 246 3 is_stmt 1 view .LVU136
 246:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 448              		.loc 1 246 31 is_stmt 0 view .LVU137
 449 0038 8364     		str	r3, [r0, #72]
 247:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 450              		.loc 1 247 3 is_stmt 1 view .LVU138
 247:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 451              		.loc 1 247 38 is_stmt 0 view .LVU139
 452 003a C364     		str	r3, [r0, #76]
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 453              		.loc 1 248 3 is_stmt 1 view .LVU140
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 454              		.loc 1 248 37 is_stmt 0 view .LVU141
 455 003c 0365     		str	r3, [r0, #80]
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 456              		.loc 1 249 3 is_stmt 1 view .LVU142
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 457              		.loc 1 249 32 is_stmt 0 view .LVU143
 458 003e 4365     		str	r3, [r0, #84]
 250:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 459              		.loc 1 250 3 is_stmt 1 view .LVU144
 250:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 460              		.loc 1 250 21 is_stmt 0 view .LVU145
 461 0040 8365     		str	r3, [r0, #88]
 251:../../CM7/Core/Src/main.c ****   {
 462              		.loc 1 251 3 is_stmt 1 view .LVU146
 251:../../CM7/Core/Src/main.c ****   {
 463              		.loc 1 251 7 is_stmt 0 view .LVU147
 464 0042 FFF7FEFF 		bl	HAL_SPI_Init
 465              	.LVL15:
 251:../../CM7/Core/Src/main.c ****   {
 466              		.loc 1 251 6 discriminator 1 view .LVU148
 467 0046 00B9     		cbnz	r0, .L26
 259:../../CM7/Core/Src/main.c **** 
 468              		.loc 1 259 1 view .LVU149
 469 0048 08BD     		pop	{r3, pc}
 470              	.L26:
 253:../../CM7/Core/Src/main.c ****   }
 471              		.loc 1 253 5 is_stmt 1 view .LVU150
 472 004a FFF7FEFF 		bl	Error_Handler
 473              	.LVL16:
 474              	.L28:
 475 004e 00BF     		.align	2
 476              	.L27:
 477 0050 00000000 		.word	hspi1
 478 0054 00300140 		.word	1073819648
ARM GAS  /tmp/cc8LTbbr.s 			page 21


 479              		.cfi_endproc
 480              	.LFE147:
 482              		.section	.text.SystemClock_Config,"ax",%progbits
 483              		.align	1
 484              		.global	SystemClock_Config
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	SystemClock_Config:
 490              	.LFB146:
 159:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 491              		.loc 1 159 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 112
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495 0000 00B5     		push	{lr}
 496              	.LCFI8:
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 14, -4
 499 0002 9DB0     		sub	sp, sp, #116
 500              	.LCFI9:
 501              		.cfi_def_cfa_offset 120
 160:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 502              		.loc 1 160 3 view .LVU152
 160:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 503              		.loc 1 160 22 is_stmt 0 view .LVU153
 504 0004 4C22     		movs	r2, #76
 505 0006 0021     		movs	r1, #0
 506 0008 09A8     		add	r0, sp, #36
 507 000a FFF7FEFF 		bl	memset
 508              	.LVL17:
 161:../../CM7/Core/Src/main.c **** 
 509              		.loc 1 161 3 is_stmt 1 view .LVU154
 161:../../CM7/Core/Src/main.c **** 
 510              		.loc 1 161 22 is_stmt 0 view .LVU155
 511 000e 2022     		movs	r2, #32
 512 0010 0021     		movs	r1, #0
 513 0012 01A8     		add	r0, sp, #4
 514 0014 FFF7FEFF 		bl	memset
 515              	.LVL18:
 165:../../CM7/Core/Src/main.c **** 
 516              		.loc 1 165 3 is_stmt 1 view .LVU156
 517 0018 0420     		movs	r0, #4
 518 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 519              	.LVL19:
 169:../../CM7/Core/Src/main.c **** 
 520              		.loc 1 169 3 view .LVU157
 521              	.LBB10:
 169:../../CM7/Core/Src/main.c **** 
 522              		.loc 1 169 3 view .LVU158
 523 001e 0023     		movs	r3, #0
 524 0020 0093     		str	r3, [sp]
 169:../../CM7/Core/Src/main.c **** 
 525              		.loc 1 169 3 view .LVU159
 169:../../CM7/Core/Src/main.c **** 
 526              		.loc 1 169 3 discriminator 2 view .LVU160
 527 0022 264B     		ldr	r3, .L36
ARM GAS  /tmp/cc8LTbbr.s 			page 22


 528 0024 DA6A     		ldr	r2, [r3, #44]
 529 0026 22F00102 		bic	r2, r2, #1
 530 002a DA62     		str	r2, [r3, #44]
 169:../../CM7/Core/Src/main.c **** 
 531              		.loc 1 169 3 discriminator 2 view .LVU161
 532 002c DB6A     		ldr	r3, [r3, #44]
 533 002e 03F00103 		and	r3, r3, #1
 534 0032 0093     		str	r3, [sp]
 169:../../CM7/Core/Src/main.c **** 
 535              		.loc 1 169 3 discriminator 2 view .LVU162
 536 0034 224A     		ldr	r2, .L36+4
 537 0036 9369     		ldr	r3, [r2, #24]
 538 0038 23F44043 		bic	r3, r3, #49152
 539 003c 43F48043 		orr	r3, r3, #16384
 540 0040 9361     		str	r3, [r2, #24]
 169:../../CM7/Core/Src/main.c **** 
 541              		.loc 1 169 3 discriminator 2 view .LVU163
 542 0042 9369     		ldr	r3, [r2, #24]
 543 0044 03F44043 		and	r3, r3, #49152
 544 0048 0093     		str	r3, [sp]
 169:../../CM7/Core/Src/main.c **** 
 545              		.loc 1 169 3 discriminator 4 view .LVU164
 546 004a 009B     		ldr	r3, [sp]
 547              	.LBE10:
 169:../../CM7/Core/Src/main.c **** 
 548              		.loc 1 169 3 discriminator 4 view .LVU165
 171:../../CM7/Core/Src/main.c **** 
 549              		.loc 1 171 3 view .LVU166
 550              	.L30:
 171:../../CM7/Core/Src/main.c **** 
 551              		.loc 1 171 48 discriminator 1 view .LVU167
 171:../../CM7/Core/Src/main.c **** 
 552              		.loc 1 171 9 discriminator 1 view .LVU168
 171:../../CM7/Core/Src/main.c **** 
 553              		.loc 1 171 10 is_stmt 0 discriminator 1 view .LVU169
 554 004c 1C4B     		ldr	r3, .L36+4
 555 004e 9B69     		ldr	r3, [r3, #24]
 171:../../CM7/Core/Src/main.c **** 
 556              		.loc 1 171 9 discriminator 1 view .LVU170
 557 0050 13F4005F 		tst	r3, #8192
 558 0054 FAD0     		beq	.L30
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 559              		.loc 1 176 3 is_stmt 1 view .LVU171
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 560              		.loc 1 176 36 is_stmt 0 view .LVU172
 561 0056 0223     		movs	r3, #2
 562 0058 0993     		str	r3, [sp, #36]
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 563              		.loc 1 177 3 is_stmt 1 view .LVU173
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 564              		.loc 1 177 30 is_stmt 0 view .LVU174
 565 005a 0122     		movs	r2, #1
 566 005c 0C92     		str	r2, [sp, #48]
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 567              		.loc 1 178 3 is_stmt 1 view .LVU175
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 568              		.loc 1 178 41 is_stmt 0 view .LVU176
ARM GAS  /tmp/cc8LTbbr.s 			page 23


 569 005e 4022     		movs	r2, #64
 570 0060 0D92     		str	r2, [sp, #52]
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 571              		.loc 1 179 3 is_stmt 1 view .LVU177
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 572              		.loc 1 179 34 is_stmt 0 view .LVU178
 573 0062 1293     		str	r3, [sp, #72]
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 574              		.loc 1 180 3 is_stmt 1 view .LVU179
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 575              		.loc 1 180 35 is_stmt 0 view .LVU180
 576 0064 0022     		movs	r2, #0
 577 0066 1392     		str	r2, [sp, #76]
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 578              		.loc 1 181 3 is_stmt 1 view .LVU181
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 579              		.loc 1 181 30 is_stmt 0 view .LVU182
 580 0068 0422     		movs	r2, #4
 581 006a 1492     		str	r2, [sp, #80]
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 582              		.loc 1 182 3 is_stmt 1 view .LVU183
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 583              		.loc 1 182 30 is_stmt 0 view .LVU184
 584 006c 0922     		movs	r2, #9
 585 006e 1592     		str	r2, [sp, #84]
 183:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 586              		.loc 1 183 3 is_stmt 1 view .LVU185
 183:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 587              		.loc 1 183 30 is_stmt 0 view .LVU186
 588 0070 1693     		str	r3, [sp, #88]
 184:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 589              		.loc 1 184 3 is_stmt 1 view .LVU187
 184:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 590              		.loc 1 184 30 is_stmt 0 view .LVU188
 591 0072 1793     		str	r3, [sp, #92]
 185:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 592              		.loc 1 185 3 is_stmt 1 view .LVU189
 185:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 593              		.loc 1 185 30 is_stmt 0 view .LVU190
 594 0074 1893     		str	r3, [sp, #96]
 186:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 595              		.loc 1 186 3 is_stmt 1 view .LVU191
 186:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 596              		.loc 1 186 32 is_stmt 0 view .LVU192
 597 0076 0C22     		movs	r2, #12
 598 0078 1992     		str	r2, [sp, #100]
 187:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 599              		.loc 1 187 3 is_stmt 1 view .LVU193
 187:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 600              		.loc 1 187 35 is_stmt 0 view .LVU194
 601 007a 1A93     		str	r3, [sp, #104]
 188:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 602              		.loc 1 188 3 is_stmt 1 view .LVU195
 188:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 603              		.loc 1 188 34 is_stmt 0 view .LVU196
 604 007c 4FF44063 		mov	r3, #3072
 605 0080 1B93     		str	r3, [sp, #108]
ARM GAS  /tmp/cc8LTbbr.s 			page 24


 189:../../CM7/Core/Src/main.c ****   {
 606              		.loc 1 189 3 is_stmt 1 view .LVU197
 189:../../CM7/Core/Src/main.c ****   {
 607              		.loc 1 189 7 is_stmt 0 view .LVU198
 608 0082 09A8     		add	r0, sp, #36
 609 0084 FFF7FEFF 		bl	HAL_RCC_OscConfig
 610              	.LVL20:
 189:../../CM7/Core/Src/main.c ****   {
 611              		.loc 1 189 6 discriminator 1 view .LVU199
 612 0088 98B9     		cbnz	r0, .L34
 196:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 613              		.loc 1 196 3 is_stmt 1 view .LVU200
 196:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 614              		.loc 1 196 31 is_stmt 0 view .LVU201
 615 008a 3F23     		movs	r3, #63
 616 008c 0193     		str	r3, [sp, #4]
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 617              		.loc 1 199 3 is_stmt 1 view .LVU202
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 618              		.loc 1 199 34 is_stmt 0 view .LVU203
 619 008e 0323     		movs	r3, #3
 620 0090 0293     		str	r3, [sp, #8]
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 621              		.loc 1 200 3 is_stmt 1 view .LVU204
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 622              		.loc 1 200 35 is_stmt 0 view .LVU205
 623 0092 0023     		movs	r3, #0
 624 0094 0393     		str	r3, [sp, #12]
 201:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 625              		.loc 1 201 3 is_stmt 1 view .LVU206
 201:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 626              		.loc 1 201 35 is_stmt 0 view .LVU207
 627 0096 0493     		str	r3, [sp, #16]
 202:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 628              		.loc 1 202 3 is_stmt 1 view .LVU208
 202:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 629              		.loc 1 202 36 is_stmt 0 view .LVU209
 630 0098 0593     		str	r3, [sp, #20]
 203:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 631              		.loc 1 203 3 is_stmt 1 view .LVU210
 203:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 632              		.loc 1 203 36 is_stmt 0 view .LVU211
 633 009a 4022     		movs	r2, #64
 634 009c 0692     		str	r2, [sp, #24]
 204:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 635              		.loc 1 204 3 is_stmt 1 view .LVU212
 204:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 636              		.loc 1 204 36 is_stmt 0 view .LVU213
 637 009e 0793     		str	r3, [sp, #28]
 205:../../CM7/Core/Src/main.c **** 
 638              		.loc 1 205 3 is_stmt 1 view .LVU214
 205:../../CM7/Core/Src/main.c **** 
 639              		.loc 1 205 36 is_stmt 0 view .LVU215
 640 00a0 0893     		str	r3, [sp, #32]
 207:../../CM7/Core/Src/main.c ****   {
 641              		.loc 1 207 3 is_stmt 1 view .LVU216
 207:../../CM7/Core/Src/main.c ****   {
ARM GAS  /tmp/cc8LTbbr.s 			page 25


 642              		.loc 1 207 7 is_stmt 0 view .LVU217
 643 00a2 0121     		movs	r1, #1
 644 00a4 01A8     		add	r0, sp, #4
 645 00a6 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 646              	.LVL21:
 207:../../CM7/Core/Src/main.c ****   {
 647              		.loc 1 207 6 discriminator 1 view .LVU218
 648 00aa 20B9     		cbnz	r0, .L35
 211:../../CM7/Core/Src/main.c **** 
 649              		.loc 1 211 1 view .LVU219
 650 00ac 1DB0     		add	sp, sp, #116
 651              	.LCFI10:
 652              		.cfi_remember_state
 653              		.cfi_def_cfa_offset 4
 654              		@ sp needed
 655 00ae 5DF804FB 		ldr	pc, [sp], #4
 656              	.L34:
 657              	.LCFI11:
 658              		.cfi_restore_state
 191:../../CM7/Core/Src/main.c ****   }
 659              		.loc 1 191 5 is_stmt 1 view .LVU220
 660 00b2 FFF7FEFF 		bl	Error_Handler
 661              	.LVL22:
 662              	.L35:
 209:../../CM7/Core/Src/main.c ****   }
 663              		.loc 1 209 5 view .LVU221
 664 00b6 FFF7FEFF 		bl	Error_Handler
 665              	.LVL23:
 666              	.L37:
 667 00ba 00BF     		.align	2
 668              	.L36:
 669 00bc 00040058 		.word	1476396032
 670 00c0 00480258 		.word	1476544512
 671              		.cfi_endproc
 672              	.LFE146:
 674              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 675              		.align	2
 676              	.LC0:
 677 0000 496E6974 		.ascii	"Inititalised...\015\000"
 677      6974616C 
 677      69736564 
 677      2E2E2E0D 
 677      00
 678              		.section	.text.main,"ax",%progbits
 679              		.align	1
 680              		.global	main
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	main:
 686              	.LFB145:
  85:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 687              		.loc 1 85 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 8
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691 0000 00B5     		push	{lr}
ARM GAS  /tmp/cc8LTbbr.s 			page 26


 692              	.LCFI12:
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 14, -4
 695 0002 83B0     		sub	sp, sp, #12
 696              	.LCFI13:
 697              		.cfi_def_cfa_offset 16
  90:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 698              		.loc 1 90 3 view .LVU223
  95:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 699              		.loc 1 95 3 view .LVU224
 700              	.LVL24:
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 701              		.loc 1 96 3 view .LVU225
  95:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 702              		.loc 1 95 11 is_stmt 0 view .LVU226
 703 0004 4FF6FF73 		movw	r3, #65535
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 704              		.loc 1 96 8 view .LVU227
 705 0008 00E0     		b	.L40
 706              	.LVL25:
 707              	.L46:
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 708              		.loc 1 96 68 discriminator 1 view .LVU228
 709 000a 1346     		mov	r3, r2
 710              	.LVL26:
 711              	.L40:
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 712              		.loc 1 96 57 is_stmt 1 discriminator 2 view .LVU229
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 713              		.loc 1 96 10 is_stmt 0 discriminator 2 view .LVU230
 714 000c 1F4A     		ldr	r2, .L51
 715 000e 1268     		ldr	r2, [r2]
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 716              		.loc 1 96 57 discriminator 2 view .LVU231
 717 0010 12F4004F 		tst	r2, #32768
 718 0014 03D0     		beq	.L39
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 719              		.loc 1 96 68 discriminator 1 view .LVU232
 720 0016 5A1E     		subs	r2, r3, #1
 721              	.LVL27:
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 722              		.loc 1 96 57 discriminator 1 view .LVU233
 723 0018 002B     		cmp	r3, #0
 724 001a F6DC     		bgt	.L46
  96:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 725              		.loc 1 96 68 discriminator 1 view .LVU234
 726 001c 1346     		mov	r3, r2
 727              	.LVL28:
 728              	.L39:
  97:../../CM7/Core/Src/main.c ****   {
 729              		.loc 1 97 3 is_stmt 1 view .LVU235
  97:../../CM7/Core/Src/main.c ****   {
 730              		.loc 1 97 6 is_stmt 0 view .LVU236
 731 001e 002B     		cmp	r3, #0
 732 0020 1ADB     		blt	.L49
 105:../../CM7/Core/Src/main.c **** 
 733              		.loc 1 105 3 is_stmt 1 view .LVU237
ARM GAS  /tmp/cc8LTbbr.s 			page 27


 734 0022 FFF7FEFF 		bl	HAL_Init
 735              	.LVL29:
 112:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 736              		.loc 1 112 3 view .LVU238
 737 0026 FFF7FEFF 		bl	SystemClock_Config
 738              	.LVL30:
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 739              		.loc 1 117 1 view .LVU239
 740              	.LBB11:
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 741              		.loc 1 117 1 view .LVU240
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 742              		.loc 1 117 1 view .LVU241
 743 002a 184B     		ldr	r3, .L51
 744 002c D3F8E020 		ldr	r2, [r3, #224]
 745 0030 42F00072 		orr	r2, r2, #33554432
 746 0034 C3F8E020 		str	r2, [r3, #224]
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 747              		.loc 1 117 1 view .LVU242
 748 0038 D3F8E030 		ldr	r3, [r3, #224]
 749 003c 03F00073 		and	r3, r3, #33554432
 750 0040 0193     		str	r3, [sp, #4]
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 751              		.loc 1 117 1 view .LVU243
 752 0042 019B     		ldr	r3, [sp, #4]
 753              	.LBE11:
 117:../../CM7/Core/Src/main.c **** /*Take HSEM */
 754              		.loc 1 117 1 view .LVU244
 119:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 755              		.loc 1 119 1 view .LVU245
 756 0044 0020     		movs	r0, #0
 757 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 758              	.LVL31:
 121:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 759              		.loc 1 121 1 view .LVU246
 760 004a 0021     		movs	r1, #0
 761 004c 0846     		mov	r0, r1
 762 004e FFF7FEFF 		bl	HAL_HSEM_Release
 763              	.LVL32:
 123:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 764              		.loc 1 123 1 view .LVU247
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 765              		.loc 1 124 1 view .LVU248
 123:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 766              		.loc 1 123 9 is_stmt 0 view .LVU249
 767 0052 4FF6FF73 		movw	r3, #65535
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 768              		.loc 1 124 6 view .LVU250
 769 0056 02E0     		b	.L43
 770              	.LVL33:
 771              	.L49:
  99:../../CM7/Core/Src/main.c ****   }
 772              		.loc 1 99 3 is_stmt 1 view .LVU251
 773 0058 FFF7FEFF 		bl	Error_Handler
 774              	.LVL34:
 775              	.L47:
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
ARM GAS  /tmp/cc8LTbbr.s 			page 28


 776              		.loc 1 124 66 is_stmt 0 discriminator 1 view .LVU252
 777 005c 1346     		mov	r3, r2
 778              	.LVL35:
 779              	.L43:
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 780              		.loc 1 124 55 is_stmt 1 discriminator 2 view .LVU253
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 781              		.loc 1 124 8 is_stmt 0 discriminator 2 view .LVU254
 782 005e 0B4A     		ldr	r2, .L51
 783 0060 1268     		ldr	r2, [r2]
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 784              		.loc 1 124 55 discriminator 2 view .LVU255
 785 0062 12F4004F 		tst	r2, #32768
 786 0066 03D1     		bne	.L42
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 787              		.loc 1 124 66 discriminator 1 view .LVU256
 788 0068 5A1E     		subs	r2, r3, #1
 789              	.LVL36:
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 790              		.loc 1 124 55 discriminator 1 view .LVU257
 791 006a 002B     		cmp	r3, #0
 792 006c F6DC     		bgt	.L47
 124:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 793              		.loc 1 124 66 discriminator 1 view .LVU258
 794 006e 1346     		mov	r3, r2
 795              	.LVL37:
 796              	.L42:
 125:../../CM7/Core/Src/main.c **** {
 797              		.loc 1 125 1 is_stmt 1 view .LVU259
 125:../../CM7/Core/Src/main.c **** {
 798              		.loc 1 125 4 is_stmt 0 view .LVU260
 799 0070 002B     		cmp	r3, #0
 800 0072 09DB     		blt	.L50
 136:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 801              		.loc 1 136 3 is_stmt 1 view .LVU261
 802 0074 FFF7FEFF 		bl	MX_GPIO_Init
 803              	.LVL38:
 137:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 804              		.loc 1 137 3 view .LVU262
 805 0078 FFF7FEFF 		bl	MX_USART3_UART_Init
 806              	.LVL39:
 138:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 807              		.loc 1 138 3 view .LVU263
 808 007c FFF7FEFF 		bl	MX_SPI1_Init
 809              	.LVL40:
 140:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 810              		.loc 1 140 3 view .LVU264
 811 0080 0348     		ldr	r0, .L51+4
 812 0082 FFF7FEFF 		bl	puts
 813              	.LVL41:
 814              	.L45:
 145:../../CM7/Core/Src/main.c ****   {
 815              		.loc 1 145 3 view .LVU265
 150:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 816              		.loc 1 150 3 view .LVU266
 145:../../CM7/Core/Src/main.c ****   {
 817              		.loc 1 145 9 view .LVU267
ARM GAS  /tmp/cc8LTbbr.s 			page 29


 818 0086 FEE7     		b	.L45
 819              	.LVL42:
 820              	.L50:
 127:../../CM7/Core/Src/main.c **** }
 821              		.loc 1 127 1 view .LVU268
 822 0088 FFF7FEFF 		bl	Error_Handler
 823              	.LVL43:
 824              	.L52:
 127:../../CM7/Core/Src/main.c **** }
 825              		.loc 1 127 1 is_stmt 0 view .LVU269
 826              		.align	2
 827              	.L51:
 828 008c 00440258 		.word	1476543488
 829 0090 00000000 		.word	.LC0
 830              		.cfi_endproc
 831              	.LFE145:
 833              		.global	huart3
 834              		.section	.bss.huart3,"aw",%nobits
 835              		.align	2
 838              	huart3:
 839 0000 00000000 		.space	148
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.global	hspi1
 841              		.section	.bss.hspi1,"aw",%nobits
 842              		.align	2
 845              	hspi1:
 846 0000 00000000 		.space	136
 846      00000000 
 846      00000000 
 846      00000000 
 846      00000000 
 847              		.text
 848              	.Letext0:
 849              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 850              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 851              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 852              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 853              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 854              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 855              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 856              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 857              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 858              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 859              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 860              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 861              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 862              		.file 16 "<built-in>"
 863              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/cc8LTbbr.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc8LTbbr.s:20     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc8LTbbr.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc8LTbbr.s:171    .text.MX_GPIO_Init:000000b8 $d
     /tmp/cc8LTbbr.s:178    .text.__io_putchar:00000000 $t
     /tmp/cc8LTbbr.s:184    .text.__io_putchar:00000000 __io_putchar
     /tmp/cc8LTbbr.s:220    .text.__io_putchar:0000001c $d
     /tmp/cc8LTbbr.s:838    .bss.huart3:00000000 huart3
     /tmp/cc8LTbbr.s:225    .text.Error_Handler:00000000 $t
     /tmp/cc8LTbbr.s:231    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc8LTbbr.s:263    .text.MX_USART3_UART_Init:00000000 $t
     /tmp/cc8LTbbr.s:268    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/cc8LTbbr.s:367    .text.MX_USART3_UART_Init:00000058 $d
     /tmp/cc8LTbbr.s:373    .text.MX_SPI1_Init:00000000 $t
     /tmp/cc8LTbbr.s:378    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cc8LTbbr.s:477    .text.MX_SPI1_Init:00000050 $d
     /tmp/cc8LTbbr.s:845    .bss.hspi1:00000000 hspi1
     /tmp/cc8LTbbr.s:483    .text.SystemClock_Config:00000000 $t
     /tmp/cc8LTbbr.s:489    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc8LTbbr.s:669    .text.SystemClock_Config:000000bc $d
     /tmp/cc8LTbbr.s:675    .rodata.main.str1.4:00000000 $d
     /tmp/cc8LTbbr.s:679    .text.main:00000000 $t
     /tmp/cc8LTbbr.s:685    .text.main:00000000 main
     /tmp/cc8LTbbr.s:828    .text.main:0000008c $d
     /tmp/cc8LTbbr.s:835    .bss.huart3:00000000 $d
     /tmp/cc8LTbbr.s:842    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_SPI_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
puts
