
stm32_tft_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b1c  08003bc4  08003bc4  00004bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056e0  080056e0  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080056e0  080056e0  00007060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080056e0  080056e0  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056e0  080056e0  000066e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056e4  080056e4  000066e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080056e8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  20000060  08005748  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  08005748  00007288  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000069e9  00000000  00000000  00007089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001abc  00000000  00000000  0000da72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0000f530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000583  00000000  00000000  0000fcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001680a  00000000  00000000  00010233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000088ec  00000000  00000000  00026a3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000818bb  00000000  00000000  0002f329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0be4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002298  00000000  00000000  000b0c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b2ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bac 	.word	0x08003bac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08003bac 	.word	0x08003bac

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__gesf2>:
 8000368:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800036c:	e006      	b.n	800037c <__cmpsf2+0x4>
 800036e:	bf00      	nop

08000370 <__lesf2>:
 8000370:	f04f 0c01 	mov.w	ip, #1
 8000374:	e002      	b.n	800037c <__cmpsf2+0x4>
 8000376:	bf00      	nop

08000378 <__cmpsf2>:
 8000378:	f04f 0c01 	mov.w	ip, #1
 800037c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000380:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000384:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000388:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800038c:	bf18      	it	ne
 800038e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000392:	d011      	beq.n	80003b8 <__cmpsf2+0x40>
 8000394:	b001      	add	sp, #4
 8000396:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800039a:	bf18      	it	ne
 800039c:	ea90 0f01 	teqne	r0, r1
 80003a0:	bf58      	it	pl
 80003a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80003a6:	bf88      	it	hi
 80003a8:	17c8      	asrhi	r0, r1, #31
 80003aa:	bf38      	it	cc
 80003ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80003b0:	bf18      	it	ne
 80003b2:	f040 0001 	orrne.w	r0, r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003bc:	d102      	bne.n	80003c4 <__cmpsf2+0x4c>
 80003be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80003c2:	d105      	bne.n	80003d0 <__cmpsf2+0x58>
 80003c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80003c8:	d1e4      	bne.n	8000394 <__cmpsf2+0x1c>
 80003ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80003ce:	d0e1      	beq.n	8000394 <__cmpsf2+0x1c>
 80003d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop

080003d8 <__aeabi_cfrcmple>:
 80003d8:	4684      	mov	ip, r0
 80003da:	4608      	mov	r0, r1
 80003dc:	4661      	mov	r1, ip
 80003de:	e7ff      	b.n	80003e0 <__aeabi_cfcmpeq>

080003e0 <__aeabi_cfcmpeq>:
 80003e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80003e2:	f7ff ffc9 	bl	8000378 <__cmpsf2>
 80003e6:	2800      	cmp	r0, #0
 80003e8:	bf48      	it	mi
 80003ea:	f110 0f00 	cmnmi.w	r0, #0
 80003ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080003f0 <__aeabi_fcmpeq>:
 80003f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80003f4:	f7ff fff4 	bl	80003e0 <__aeabi_cfcmpeq>
 80003f8:	bf0c      	ite	eq
 80003fa:	2001      	moveq	r0, #1
 80003fc:	2000      	movne	r0, #0
 80003fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000402:	bf00      	nop

08000404 <__aeabi_fcmplt>:
 8000404:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000408:	f7ff ffea 	bl	80003e0 <__aeabi_cfcmpeq>
 800040c:	bf34      	ite	cc
 800040e:	2001      	movcc	r0, #1
 8000410:	2000      	movcs	r0, #0
 8000412:	f85d fb08 	ldr.w	pc, [sp], #8
 8000416:	bf00      	nop

08000418 <__aeabi_fcmple>:
 8000418:	f84d ed08 	str.w	lr, [sp, #-8]!
 800041c:	f7ff ffe0 	bl	80003e0 <__aeabi_cfcmpeq>
 8000420:	bf94      	ite	ls
 8000422:	2001      	movls	r0, #1
 8000424:	2000      	movhi	r0, #0
 8000426:	f85d fb08 	ldr.w	pc, [sp], #8
 800042a:	bf00      	nop

0800042c <__aeabi_fcmpge>:
 800042c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000430:	f7ff ffd2 	bl	80003d8 <__aeabi_cfrcmple>
 8000434:	bf94      	ite	ls
 8000436:	2001      	movls	r0, #1
 8000438:	2000      	movhi	r0, #0
 800043a:	f85d fb08 	ldr.w	pc, [sp], #8
 800043e:	bf00      	nop

08000440 <__aeabi_fcmpgt>:
 8000440:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000444:	f7ff ffc8 	bl	80003d8 <__aeabi_cfrcmple>
 8000448:	bf34      	ite	cc
 800044a:	2001      	movcc	r0, #1
 800044c:	2000      	movcs	r0, #0
 800044e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000452:	bf00      	nop

08000454 <ILI9341_DrawHollowCircle>:
	us *= (SystemCoreClock / 1000000);
	while (us--);
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b089      	sub	sp, #36	@ 0x24
 8000458:	af00      	add	r7, sp, #0
 800045a:	4604      	mov	r4, r0
 800045c:	4608      	mov	r0, r1
 800045e:	4611      	mov	r1, r2
 8000460:	461a      	mov	r2, r3
 8000462:	4623      	mov	r3, r4
 8000464:	80fb      	strh	r3, [r7, #6]
 8000466:	4603      	mov	r3, r0
 8000468:	80bb      	strh	r3, [r7, #4]
 800046a:	460b      	mov	r3, r1
 800046c:	807b      	strh	r3, [r7, #2]
 800046e:	4613      	mov	r3, r2
 8000470:	803b      	strh	r3, [r7, #0]
	int x = radius-1;
 8000472:	887b      	ldrh	r3, [r7, #2]
 8000474:	3b01      	subs	r3, #1
 8000476:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 800047c:	2301      	movs	r3, #1
 800047e:	617b      	str	r3, [r7, #20]
	int dy = 1;
 8000480:	2301      	movs	r3, #1
 8000482:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 8000484:	887b      	ldrh	r3, [r7, #2]
 8000486:	005b      	lsls	r3, r3, #1
 8000488:	697a      	ldr	r2, [r7, #20]
 800048a:	1ad3      	subs	r3, r2, r3
 800048c:	60fb      	str	r3, [r7, #12]

	while (x >= y)
 800048e:	e08d      	b.n	80005ac <ILI9341_DrawHollowCircle+0x158>
	{
		ILI9341_DrawPixel(X + x, Y + y, color);
 8000490:	69fb      	ldr	r3, [r7, #28]
 8000492:	b29a      	uxth	r2, r3
 8000494:	88fb      	ldrh	r3, [r7, #6]
 8000496:	4413      	add	r3, r2
 8000498:	b298      	uxth	r0, r3
 800049a:	69bb      	ldr	r3, [r7, #24]
 800049c:	b29a      	uxth	r2, r3
 800049e:	88bb      	ldrh	r3, [r7, #4]
 80004a0:	4413      	add	r3, r2
 80004a2:	b29b      	uxth	r3, r3
 80004a4:	883a      	ldrh	r2, [r7, #0]
 80004a6:	4619      	mov	r1, r3
 80004a8:	f000 fd82 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 80004ac:	69bb      	ldr	r3, [r7, #24]
 80004ae:	b29a      	uxth	r2, r3
 80004b0:	88fb      	ldrh	r3, [r7, #6]
 80004b2:	4413      	add	r3, r2
 80004b4:	b298      	uxth	r0, r3
 80004b6:	69fb      	ldr	r3, [r7, #28]
 80004b8:	b29a      	uxth	r2, r3
 80004ba:	88bb      	ldrh	r3, [r7, #4]
 80004bc:	4413      	add	r3, r2
 80004be:	b29b      	uxth	r3, r3
 80004c0:	883a      	ldrh	r2, [r7, #0]
 80004c2:	4619      	mov	r1, r3
 80004c4:	f000 fd74 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 80004c8:	69bb      	ldr	r3, [r7, #24]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	88fa      	ldrh	r2, [r7, #6]
 80004ce:	1ad3      	subs	r3, r2, r3
 80004d0:	b298      	uxth	r0, r3
 80004d2:	69fb      	ldr	r3, [r7, #28]
 80004d4:	b29a      	uxth	r2, r3
 80004d6:	88bb      	ldrh	r3, [r7, #4]
 80004d8:	4413      	add	r3, r2
 80004da:	b29b      	uxth	r3, r3
 80004dc:	883a      	ldrh	r2, [r7, #0]
 80004de:	4619      	mov	r1, r3
 80004e0:	f000 fd66 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 80004e4:	69fb      	ldr	r3, [r7, #28]
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	88fa      	ldrh	r2, [r7, #6]
 80004ea:	1ad3      	subs	r3, r2, r3
 80004ec:	b298      	uxth	r0, r3
 80004ee:	69bb      	ldr	r3, [r7, #24]
 80004f0:	b29a      	uxth	r2, r3
 80004f2:	88bb      	ldrh	r3, [r7, #4]
 80004f4:	4413      	add	r3, r2
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	883a      	ldrh	r2, [r7, #0]
 80004fa:	4619      	mov	r1, r3
 80004fc:	f000 fd58 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000500:	69fb      	ldr	r3, [r7, #28]
 8000502:	b29b      	uxth	r3, r3
 8000504:	88fa      	ldrh	r2, [r7, #6]
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	b298      	uxth	r0, r3
 800050a:	69bb      	ldr	r3, [r7, #24]
 800050c:	b29b      	uxth	r3, r3
 800050e:	88ba      	ldrh	r2, [r7, #4]
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	b29b      	uxth	r3, r3
 8000514:	883a      	ldrh	r2, [r7, #0]
 8000516:	4619      	mov	r1, r3
 8000518:	f000 fd4a 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 800051c:	69bb      	ldr	r3, [r7, #24]
 800051e:	b29b      	uxth	r3, r3
 8000520:	88fa      	ldrh	r2, [r7, #6]
 8000522:	1ad3      	subs	r3, r2, r3
 8000524:	b298      	uxth	r0, r3
 8000526:	69fb      	ldr	r3, [r7, #28]
 8000528:	b29b      	uxth	r3, r3
 800052a:	88ba      	ldrh	r2, [r7, #4]
 800052c:	1ad3      	subs	r3, r2, r3
 800052e:	b29b      	uxth	r3, r3
 8000530:	883a      	ldrh	r2, [r7, #0]
 8000532:	4619      	mov	r1, r3
 8000534:	f000 fd3c 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000538:	69bb      	ldr	r3, [r7, #24]
 800053a:	b29a      	uxth	r2, r3
 800053c:	88fb      	ldrh	r3, [r7, #6]
 800053e:	4413      	add	r3, r2
 8000540:	b298      	uxth	r0, r3
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	b29b      	uxth	r3, r3
 8000546:	88ba      	ldrh	r2, [r7, #4]
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	b29b      	uxth	r3, r3
 800054c:	883a      	ldrh	r2, [r7, #0]
 800054e:	4619      	mov	r1, r3
 8000550:	f000 fd2e 	bl	8000fb0 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 8000554:	69fb      	ldr	r3, [r7, #28]
 8000556:	b29a      	uxth	r2, r3
 8000558:	88fb      	ldrh	r3, [r7, #6]
 800055a:	4413      	add	r3, r2
 800055c:	b298      	uxth	r0, r3
 800055e:	69bb      	ldr	r3, [r7, #24]
 8000560:	b29b      	uxth	r3, r3
 8000562:	88ba      	ldrh	r2, [r7, #4]
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	b29b      	uxth	r3, r3
 8000568:	883a      	ldrh	r2, [r7, #0]
 800056a:	4619      	mov	r1, r3
 800056c:	f000 fd20 	bl	8000fb0 <ILI9341_DrawPixel>

		if (err <= 0)
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	2b00      	cmp	r3, #0
 8000574:	dc09      	bgt.n	800058a <ILI9341_DrawHollowCircle+0x136>
		{
			y++;
 8000576:	69bb      	ldr	r3, [r7, #24]
 8000578:	3301      	adds	r3, #1
 800057a:	61bb      	str	r3, [r7, #24]
			err += dy;
 800057c:	68fa      	ldr	r2, [r7, #12]
 800057e:	693b      	ldr	r3, [r7, #16]
 8000580:	4413      	add	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]
			dy += 2;
 8000584:	693b      	ldr	r3, [r7, #16]
 8000586:	3302      	adds	r3, #2
 8000588:	613b      	str	r3, [r7, #16]
		}

		if (err > 0)
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	2b00      	cmp	r3, #0
 800058e:	dd0d      	ble.n	80005ac <ILI9341_DrawHollowCircle+0x158>
		{
			x--;
 8000590:	69fb      	ldr	r3, [r7, #28]
 8000592:	3b01      	subs	r3, #1
 8000594:	61fb      	str	r3, [r7, #28]
			dx += 2;
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	3302      	adds	r3, #2
 800059a:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 800059c:	887b      	ldrh	r3, [r7, #2]
 800059e:	425b      	negs	r3, r3
 80005a0:	005a      	lsls	r2, r3, #1
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	4413      	add	r3, r2
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	4413      	add	r3, r2
 80005aa:	60fb      	str	r3, [r7, #12]
	while (x >= y)
 80005ac:	69fa      	ldr	r2, [r7, #28]
 80005ae:	69bb      	ldr	r3, [r7, #24]
 80005b0:	429a      	cmp	r2, r3
 80005b2:	f6bf af6d 	bge.w	8000490 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 80005b6:	bf00      	nop
 80005b8:	bf00      	nop
 80005ba:	3724      	adds	r7, #36	@ 0x24
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd90      	pop	{r4, r7, pc}

080005c0 <ILI9341_DrawFilledCircle>:

void ILI9341_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 80005c0:	b590      	push	{r4, r7, lr}
 80005c2:	b08b      	sub	sp, #44	@ 0x2c
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4604      	mov	r4, r0
 80005c8:	4608      	mov	r0, r1
 80005ca:	4611      	mov	r1, r2
 80005cc:	461a      	mov	r2, r3
 80005ce:	4623      	mov	r3, r4
 80005d0:	80fb      	strh	r3, [r7, #6]
 80005d2:	4603      	mov	r3, r0
 80005d4:	80bb      	strh	r3, [r7, #4]
 80005d6:	460b      	mov	r3, r1
 80005d8:	807b      	strh	r3, [r7, #2]
 80005da:	4613      	mov	r3, r2
 80005dc:	803b      	strh	r3, [r7, #0]

	int x = radius;
 80005de:	887b      	ldrh	r3, [r7, #2]
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
	int y = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	623b      	str	r3, [r7, #32]
	int xChange = 1 - (radius << 1);
 80005e6:	887b      	ldrh	r3, [r7, #2]
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	f1c3 0301 	rsb	r3, r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
	int yChange = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
	int radiusError = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	617b      	str	r3, [r7, #20]

	while (x >= y)
 80005f8:	e061      	b.n	80006be <ILI9341_DrawFilledCircle+0xfe>
	{
		for (int i = X - x; i <= X + x; i++)
 80005fa:	88fa      	ldrh	r2, [r7, #6]
 80005fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005fe:	1ad3      	subs	r3, r2, r3
 8000600:	613b      	str	r3, [r7, #16]
 8000602:	e018      	b.n	8000636 <ILI9341_DrawFilledCircle+0x76>
		{
			ILI9341_DrawPixel(i, Y + y,color);
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	b298      	uxth	r0, r3
 8000608:	6a3b      	ldr	r3, [r7, #32]
 800060a:	b29a      	uxth	r2, r3
 800060c:	88bb      	ldrh	r3, [r7, #4]
 800060e:	4413      	add	r3, r2
 8000610:	b29b      	uxth	r3, r3
 8000612:	883a      	ldrh	r2, [r7, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f000 fccb 	bl	8000fb0 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - y,color);
 800061a:	693b      	ldr	r3, [r7, #16]
 800061c:	b298      	uxth	r0, r3
 800061e:	6a3b      	ldr	r3, [r7, #32]
 8000620:	b29b      	uxth	r3, r3
 8000622:	88ba      	ldrh	r2, [r7, #4]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	b29b      	uxth	r3, r3
 8000628:	883a      	ldrh	r2, [r7, #0]
 800062a:	4619      	mov	r1, r3
 800062c:	f000 fcc0 	bl	8000fb0 <ILI9341_DrawPixel>
		for (int i = X - x; i <= X + x; i++)
 8000630:	693b      	ldr	r3, [r7, #16]
 8000632:	3301      	adds	r3, #1
 8000634:	613b      	str	r3, [r7, #16]
 8000636:	88fa      	ldrh	r2, [r7, #6]
 8000638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800063a:	4413      	add	r3, r2
 800063c:	693a      	ldr	r2, [r7, #16]
 800063e:	429a      	cmp	r2, r3
 8000640:	dde0      	ble.n	8000604 <ILI9341_DrawFilledCircle+0x44>
		}

		for (int i = X - y; i <= X + y; i++)
 8000642:	88fa      	ldrh	r2, [r7, #6]
 8000644:	6a3b      	ldr	r3, [r7, #32]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	e018      	b.n	800067e <ILI9341_DrawFilledCircle+0xbe>
		{
			ILI9341_DrawPixel(i, Y + x,color);
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	b298      	uxth	r0, r3
 8000650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000652:	b29a      	uxth	r2, r3
 8000654:	88bb      	ldrh	r3, [r7, #4]
 8000656:	4413      	add	r3, r2
 8000658:	b29b      	uxth	r3, r3
 800065a:	883a      	ldrh	r2, [r7, #0]
 800065c:	4619      	mov	r1, r3
 800065e:	f000 fca7 	bl	8000fb0 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - x,color);
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	b298      	uxth	r0, r3
 8000666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000668:	b29b      	uxth	r3, r3
 800066a:	88ba      	ldrh	r2, [r7, #4]
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	b29b      	uxth	r3, r3
 8000670:	883a      	ldrh	r2, [r7, #0]
 8000672:	4619      	mov	r1, r3
 8000674:	f000 fc9c 	bl	8000fb0 <ILI9341_DrawPixel>
		for (int i = X - y; i <= X + y; i++)
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	3301      	adds	r3, #1
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	88fa      	ldrh	r2, [r7, #6]
 8000680:	6a3b      	ldr	r3, [r7, #32]
 8000682:	4413      	add	r3, r2
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	429a      	cmp	r2, r3
 8000688:	dde0      	ble.n	800064c <ILI9341_DrawFilledCircle+0x8c>
		}

		y++;
 800068a:	6a3b      	ldr	r3, [r7, #32]
 800068c:	3301      	adds	r3, #1
 800068e:	623b      	str	r3, [r7, #32]
		radiusError += yChange;
 8000690:	697a      	ldr	r2, [r7, #20]
 8000692:	69bb      	ldr	r3, [r7, #24]
 8000694:	4413      	add	r3, r2
 8000696:	617b      	str	r3, [r7, #20]
		yChange += 2;
 8000698:	69bb      	ldr	r3, [r7, #24]
 800069a:	3302      	adds	r3, #2
 800069c:	61bb      	str	r3, [r7, #24]

		if (((radiusError << 1) + xChange) > 0)
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	005a      	lsls	r2, r3, #1
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	4413      	add	r3, r2
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	dd09      	ble.n	80006be <ILI9341_DrawFilledCircle+0xfe>
		{
			x--;
 80006aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ac:	3b01      	subs	r3, #1
 80006ae:	627b      	str	r3, [r7, #36]	@ 0x24
			radiusError += xChange;
 80006b0:	697a      	ldr	r2, [r7, #20]
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	4413      	add	r3, r2
 80006b6:	617b      	str	r3, [r7, #20]
			xChange += 2;
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	3302      	adds	r3, #2
 80006bc:	61fb      	str	r3, [r7, #28]
	while (x >= y)
 80006be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006c0:	6a3b      	ldr	r3, [r7, #32]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	da99      	bge.n	80005fa <ILI9341_DrawFilledCircle+0x3a>
		}
	}
}
 80006c6:	bf00      	nop
 80006c8:	bf00      	nop
 80006ca:	372c      	adds	r7, #44	@ 0x2c
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd90      	pop	{r4, r7, pc}

080006d0 <ILI9341_DrawHollowRectangleCoord>:

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b087      	sub	sp, #28
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4604      	mov	r4, r0
 80006d8:	4608      	mov	r0, r1
 80006da:	4611      	mov	r1, r2
 80006dc:	461a      	mov	r2, r3
 80006de:	4623      	mov	r3, r4
 80006e0:	80fb      	strh	r3, [r7, #6]
 80006e2:	4603      	mov	r3, r0
 80006e4:	80bb      	strh	r3, [r7, #4]
 80006e6:	460b      	mov	r3, r1
 80006e8:	807b      	strh	r3, [r7, #2]
 80006ea:	4613      	mov	r3, r2
 80006ec:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 80006fe:	f04f 0300 	mov.w	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 8000704:	887a      	ldrh	r2, [r7, #2]
 8000706:	88fb      	ldrh	r3, [r7, #6]
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fdd8 	bl	80002c0 <__aeabi_i2f>
 8000710:	4603      	mov	r3, r0
 8000712:	60fb      	str	r3, [r7, #12]
	if(negCalc < 0) negX = 1;
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	68f8      	ldr	r0, [r7, #12]
 800071a:	f7ff fe73 	bl	8000404 <__aeabi_fcmplt>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <ILI9341_DrawHollowRectangleCoord+0x58>
 8000724:	2301      	movs	r3, #1
 8000726:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000728:	f04f 0300 	mov.w	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 800072e:	883a      	ldrh	r2, [r7, #0]
 8000730:	88bb      	ldrh	r3, [r7, #4]
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fdc3 	bl	80002c0 <__aeabi_i2f>
 800073a:	4603      	mov	r3, r0
 800073c:	60fb      	str	r3, [r7, #12]
	if(negCalc < 0) negY = 1;
 800073e:	f04f 0100 	mov.w	r1, #0
 8000742:	68f8      	ldr	r0, [r7, #12]
 8000744:	f7ff fe5e 	bl	8000404 <__aeabi_fcmplt>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <ILI9341_DrawHollowRectangleCoord+0x82>
 800074e:	2301      	movs	r3, #1
 8000750:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 8000752:	7cfb      	ldrb	r3, [r7, #19]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d104      	bne.n	8000762 <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 8000758:	887a      	ldrh	r2, [r7, #2]
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	82fb      	strh	r3, [r7, #22]
 8000760:	e003      	b.n	800076a <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 8000762:	88fa      	ldrh	r2, [r7, #6]
 8000764:	887b      	ldrh	r3, [r7, #2]
 8000766:	1ad3      	subs	r3, r2, r3
 8000768:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 800076a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800076c:	8afa      	ldrh	r2, [r7, #22]
 800076e:	88b9      	ldrh	r1, [r7, #4]
 8000770:	88f8      	ldrh	r0, [r7, #6]
 8000772:	f000 fcdf 	bl	8001134 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 8000776:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000778:	8afa      	ldrh	r2, [r7, #22]
 800077a:	8839      	ldrh	r1, [r7, #0]
 800077c:	88f8      	ldrh	r0, [r7, #6]
 800077e:	f000 fcd9 	bl	8001134 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 8000782:	7cbb      	ldrb	r3, [r7, #18]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d104      	bne.n	8000792 <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 8000788:	883a      	ldrh	r2, [r7, #0]
 800078a:	88bb      	ldrh	r3, [r7, #4]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	82bb      	strh	r3, [r7, #20]
 8000790:	e003      	b.n	800079a <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 8000792:	88ba      	ldrh	r2, [r7, #4]
 8000794:	883b      	ldrh	r3, [r7, #0]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 800079a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800079c:	8aba      	ldrh	r2, [r7, #20]
 800079e:	88b9      	ldrh	r1, [r7, #4]
 80007a0:	88f8      	ldrh	r0, [r7, #6]
 80007a2:	f000 fd0b 	bl	80011bc <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 80007a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80007a8:	8aba      	ldrh	r2, [r7, #20]
 80007aa:	88b9      	ldrh	r1, [r7, #4]
 80007ac:	8878      	ldrh	r0, [r7, #2]
 80007ae:	f000 fd05 	bl	80011bc <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 80007b2:	8afb      	ldrh	r3, [r7, #22]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <ILI9341_DrawHollowRectangleCoord+0xee>
 80007b8:	8abb      	ldrh	r3, [r7, #20]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d005      	beq.n	80007ca <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 80007be:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80007c0:	8839      	ldrh	r1, [r7, #0]
 80007c2:	887b      	ldrh	r3, [r7, #2]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 fbf3 	bl	8000fb0 <ILI9341_DrawPixel>
	}
}
 80007ca:	bf00      	nop
 80007cc:	371c      	adds	r7, #28
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd90      	pop	{r4, r7, pc}

080007d2 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80007d2:	b590      	push	{r4, r7, lr}
 80007d4:	b08d      	sub	sp, #52	@ 0x34
 80007d6:	af02      	add	r7, sp, #8
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	4611      	mov	r1, r2
 80007dc:	461a      	mov	r2, r3
 80007de:	4603      	mov	r3, r0
 80007e0:	73fb      	strb	r3, [r7, #15]
 80007e2:	460b      	mov	r3, r1
 80007e4:	81bb      	strh	r3, [r7, #12]
 80007e6:	4613      	mov	r3, r2
 80007e8:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	2b1e      	cmp	r3, #30
 80007ee:	d964      	bls.n	80008ba <ILI9341_DrawChar+0xe8>
 80007f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	db60      	blt.n	80008ba <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80007fe:	68bb      	ldr	r3, [r7, #8]
 8000800:	3301      	adds	r3, #1
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	3302      	adds	r3, #2
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	3303      	adds	r3, #3
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8000816:	7bfb      	ldrb	r3, [r7, #15]
 8000818:	3b20      	subs	r3, #32
 800081a:	7ffa      	ldrb	r2, [r7, #31]
 800081c:	fb02 f303 	mul.w	r3, r2, r3
 8000820:	3304      	adds	r3, #4
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	4413      	add	r3, r2
 8000826:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000828:	7fbb      	ldrb	r3, [r7, #30]
 800082a:	b29a      	uxth	r2, r3
 800082c:	7f7b      	ldrb	r3, [r7, #29]
 800082e:	b29c      	uxth	r4, r3
 8000830:	88f9      	ldrh	r1, [r7, #6]
 8000832:	89b8      	ldrh	r0, [r7, #12]
 8000834:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	4623      	mov	r3, r4
 800083a:	f000 fc1f 	bl	800107c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 800083e:	2300      	movs	r3, #0
 8000840:	627b      	str	r3, [r7, #36]	@ 0x24
 8000842:	e035      	b.n	80008b0 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
 8000848:	e02b      	b.n	80008a2 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 800084a:	7f3b      	ldrb	r3, [r7, #28]
 800084c:	6a3a      	ldr	r2, [r7, #32]
 800084e:	fb03 f202 	mul.w	r2, r3, r2
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	10db      	asrs	r3, r3, #3
 8000856:	f003 031f 	and.w	r3, r3, #31
 800085a:	4413      	add	r3, r2
 800085c:	3301      	adds	r3, #1
 800085e:	69ba      	ldr	r2, [r7, #24]
 8000860:	4413      	add	r3, r2
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000868:	f003 0307 	and.w	r3, r3, #7
 800086c:	2201      	movs	r2, #1
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000874:	7dfa      	ldrb	r2, [r7, #23]
 8000876:	7dbb      	ldrb	r3, [r7, #22]
 8000878:	4013      	ands	r3, r2
 800087a:	b2db      	uxtb	r3, r3
 800087c:	2b00      	cmp	r3, #0
 800087e:	d00d      	beq.n	800089c <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000880:	6a3b      	ldr	r3, [r7, #32]
 8000882:	b29a      	uxth	r2, r3
 8000884:	89bb      	ldrh	r3, [r7, #12]
 8000886:	4413      	add	r3, r2
 8000888:	b298      	uxth	r0, r3
 800088a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088c:	b29a      	uxth	r2, r3
 800088e:	88fb      	ldrh	r3, [r7, #6]
 8000890:	4413      	add	r3, r2
 8000892:	b29b      	uxth	r3, r3
 8000894:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000896:	4619      	mov	r1, r3
 8000898:	f000 fb8a 	bl	8000fb0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 800089c:	6a3b      	ldr	r3, [r7, #32]
 800089e:	3301      	adds	r3, #1
 80008a0:	623b      	str	r3, [r7, #32]
 80008a2:	7fbb      	ldrb	r3, [r7, #30]
 80008a4:	6a3a      	ldr	r2, [r7, #32]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	dbcf      	blt.n	800084a <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80008aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ac:	3301      	adds	r3, #1
 80008ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80008b0:	7f7b      	ldrb	r3, [r7, #29]
 80008b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008b4:	429a      	cmp	r2, r3
 80008b6:	dbc5      	blt.n	8000844 <ILI9341_DrawChar+0x72>
 80008b8:	e000      	b.n	80008bc <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80008ba:	bf00      	nop
			}
		}
	}
}
 80008bc:	372c      	adds	r7, #44	@ 0x2c
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd90      	pop	{r4, r7, pc}

080008c2 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b08a      	sub	sp, #40	@ 0x28
 80008c6:	af02      	add	r7, sp, #8
 80008c8:	60f8      	str	r0, [r7, #12]
 80008ca:	60b9      	str	r1, [r7, #8]
 80008cc:	4611      	mov	r1, r2
 80008ce:	461a      	mov	r2, r3
 80008d0:	460b      	mov	r3, r1
 80008d2:	80fb      	strh	r3, [r7, #6]
 80008d4:	4613      	mov	r3, r2
 80008d6:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	3301      	adds	r3, #1
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80008e6:	e02d      	b.n	8000944 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	7818      	ldrb	r0, [r3, #0]
 80008ec:	88b9      	ldrh	r1, [r7, #4]
 80008ee:	88fa      	ldrh	r2, [r7, #6]
 80008f0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80008f2:	9301      	str	r3, [sp, #4]
 80008f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	460b      	mov	r3, r1
 80008fa:	68b9      	ldr	r1, [r7, #8]
 80008fc:	f7ff ff69 	bl	80007d2 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	3b20      	subs	r3, #32
 8000906:	7ffa      	ldrb	r2, [r7, #31]
 8000908:	fb02 f303 	mul.w	r3, r2, r3
 800090c:	3304      	adds	r3, #4
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	4413      	add	r3, r2
 8000912:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 800091a:	7dfb      	ldrb	r3, [r7, #23]
 800091c:	1c9a      	adds	r2, r3, #2
 800091e:	7fbb      	ldrb	r3, [r7, #30]
 8000920:	429a      	cmp	r2, r3
 8000922:	da07      	bge.n	8000934 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000924:	7dfb      	ldrb	r3, [r7, #23]
 8000926:	b29a      	uxth	r2, r3
 8000928:	88fb      	ldrh	r3, [r7, #6]
 800092a:	4413      	add	r3, r2
 800092c:	b29b      	uxth	r3, r3
 800092e:	3302      	adds	r3, #2
 8000930:	80fb      	strh	r3, [r7, #6]
 8000932:	e004      	b.n	800093e <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8000934:	7fbb      	ldrb	r3, [r7, #30]
 8000936:	b29a      	uxth	r2, r3
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	4413      	add	r3, r2
 800093c:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	3301      	adds	r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
	while (*str)
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d1cd      	bne.n	80008e8 <ILI9341_DrawText+0x26>
	}
}
 800094c:	bf00      	nop
 800094e:	bf00      	nop
 8000950:	3720      	adds	r7, #32
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a06      	ldr	r2, [pc, #24]	@ (800097c <HAL_SPI_TxCpltCallback+0x24>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d105      	bne.n	8000974 <HAL_SPI_TxCpltCallback+0x1c>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800096e:	4804      	ldr	r0, [pc, #16]	@ (8000980 <HAL_SPI_TxCpltCallback+0x28>)
 8000970:	f001 fcae 	bl	80022d0 <HAL_GPIO_WritePin>
  }
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	2000007c 	.word	0x2000007c
 8000980:	40010c00 	.word	0x40010c00

08000984 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 800098e:	bf00      	nop
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <ILI9341_SPI_Tx+0x30>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	f003 0302 	and.w	r3, r3, #2
 800099a:	2b02      	cmp	r3, #2
 800099c:	d1f8      	bne.n	8000990 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	2201      	movs	r2, #1
 80009a2:	4619      	mov	r1, r3
 80009a4:	4803      	ldr	r0, [pc, #12]	@ (80009b4 <ILI9341_SPI_Tx+0x30>)
 80009a6:	f002 fa51 	bl	8002e4c <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2000007c 	.word	0x2000007c

080009b8 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80009c4:	bf00      	nop
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <ILI9341_SPI_TxBuffer+0x30>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	f003 0302 	and.w	r3, r3, #2
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d1f8      	bne.n	80009c6 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80009d4:	887b      	ldrh	r3, [r7, #2]
 80009d6:	461a      	mov	r2, r3
 80009d8:	6879      	ldr	r1, [r7, #4]
 80009da:	4803      	ldr	r0, [pc, #12]	@ (80009e8 <ILI9341_SPI_TxBuffer+0x30>)
 80009dc:	f002 fa36 	bl	8002e4c <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	2000007c 	.word	0x2000007c

080009ec <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80009f6:	2200      	movs	r2, #0
 80009f8:	2101      	movs	r1, #1
 80009fa:	4808      	ldr	r0, [pc, #32]	@ (8000a1c <ILI9341_WriteCommand+0x30>)
 80009fc:	f001 fc68 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a06:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <ILI9341_WriteCommand+0x30>)
 8000a08:	f001 fc62 	bl	80022d0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff ffb8 	bl	8000984 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	4808      	ldr	r0, [pc, #32]	@ (8000a50 <ILI9341_WriteData+0x30>)
 8000a30:	f001 fc4e 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000a34:	2200      	movs	r2, #0
 8000a36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a3a:	4805      	ldr	r0, [pc, #20]	@ (8000a50 <ILI9341_WriteData+0x30>)
 8000a3c:	f001 fc48 	bl	80022d0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff9e 	bl	8000984 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40010c00 	.word	0x40010c00

08000a54 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000a60:	2201      	movs	r2, #1
 8000a62:	2101      	movs	r1, #1
 8000a64:	4808      	ldr	r0, [pc, #32]	@ (8000a88 <ILI9341_WriteBuffer+0x34>)
 8000a66:	f001 fc33 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a70:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <ILI9341_WriteBuffer+0x34>)
 8000a72:	f001 fc2d 	bl	80022d0 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000a76:	887b      	ldrh	r3, [r7, #2]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f7ff ff9c 	bl	80009b8 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40010c00 	.word	0x40010c00

08000a8c <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b085      	sub	sp, #20
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4604      	mov	r4, r0
 8000a94:	4608      	mov	r0, r1
 8000a96:	4611      	mov	r1, r2
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4623      	mov	r3, r4
 8000a9c:	80fb      	strh	r3, [r7, #6]
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	80bb      	strh	r3, [r7, #4]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	807b      	strh	r3, [r7, #2]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	0a1b      	lsrs	r3, r3, #8
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000ab4:	88fb      	ldrh	r3, [r7, #6]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000aba:	887b      	ldrh	r3, [r7, #2]
 8000abc:	0a1b      	lsrs	r3, r3, #8
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8000ac4:	887b      	ldrh	r3, [r7, #2]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8000aca:	202a      	movs	r0, #42	@ 0x2a
 8000acc:	f7ff ff8e 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff ffbc 	bl	8000a54 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8000adc:	88bb      	ldrh	r3, [r7, #4]
 8000ade:	0a1b      	lsrs	r3, r3, #8
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8000ae6:	88bb      	ldrh	r3, [r7, #4]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8000aec:	883b      	ldrh	r3, [r7, #0]
 8000aee:	0a1b      	lsrs	r3, r3, #8
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8000af6:	883b      	ldrh	r3, [r7, #0]
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8000afc:	202b      	movs	r0, #43	@ 0x2b
 8000afe:	f7ff ff75 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	2104      	movs	r1, #4
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ffa3 	bl	8000a54 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8000b0e:	202c      	movs	r0, #44	@ 0x2c
 8000b10:	f7ff ff6c 	bl	80009ec <ILI9341_WriteCommand>
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd90      	pop	{r4, r7, pc}

08000b1c <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8000b20:	2200      	movs	r2, #0
 8000b22:	2102      	movs	r1, #2
 8000b24:	480d      	ldr	r0, [pc, #52]	@ (8000b5c <ILI9341_Reset+0x40>)
 8000b26:	f001 fbd3 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f000 ff2c 	bl	8001988 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b36:	4809      	ldr	r0, [pc, #36]	@ (8000b5c <ILI9341_Reset+0x40>)
 8000b38:	f001 fbca 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000b3c:	200a      	movs	r0, #10
 8000b3e:	f000 ff23 	bl	8001988 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000b42:	2201      	movs	r2, #1
 8000b44:	2102      	movs	r1, #2
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <ILI9341_Reset+0x40>)
 8000b48:	f001 fbc2 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b52:	4802      	ldr	r0, [pc, #8]	@ (8000b5c <ILI9341_Reset+0x40>)
 8000b54:	f001 fbbc 	bl	80022d0 <HAL_GPIO_WritePin>
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40010c00 	.word	0x40010c00

08000b60 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000b64:	2201      	movs	r2, #1
 8000b66:	2102      	movs	r1, #2
 8000b68:	4802      	ldr	r0, [pc, #8]	@ (8000b74 <ILI9341_Enable+0x14>)
 8000b6a:	f001 fbb1 	bl	80022d0 <HAL_GPIO_WritePin>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40010c00 	.word	0x40010c00

08000b78 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000b7c:	f7ff fff0 	bl	8000b60 <ILI9341_Enable>
	ILI9341_Reset();
 8000b80:	f7ff ffcc 	bl	8000b1c <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000b84:	2001      	movs	r0, #1
 8000b86:	f7ff ff31 	bl	80009ec <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000b8a:	200a      	movs	r0, #10
 8000b8c:	f000 fefc 	bl	8001988 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000b90:	20cb      	movs	r0, #203	@ 0xcb
 8000b92:	f7ff ff2b 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000b96:	2039      	movs	r0, #57	@ 0x39
 8000b98:	f7ff ff42 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8000b9c:	202c      	movs	r0, #44	@ 0x2c
 8000b9e:	f7ff ff3f 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff ff3c 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000ba8:	2034      	movs	r0, #52	@ 0x34
 8000baa:	f7ff ff39 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8000bae:	2002      	movs	r0, #2
 8000bb0:	f7ff ff36 	bl	8000a20 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8000bb4:	20cf      	movs	r0, #207	@ 0xcf
 8000bb6:	f7ff ff19 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f7ff ff30 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000bc0:	20c1      	movs	r0, #193	@ 0xc1
 8000bc2:	f7ff ff2d 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8000bc6:	2030      	movs	r0, #48	@ 0x30
 8000bc8:	f7ff ff2a 	bl	8000a20 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8000bcc:	20e8      	movs	r0, #232	@ 0xe8
 8000bce:	f7ff ff0d 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8000bd2:	2085      	movs	r0, #133	@ 0x85
 8000bd4:	f7ff ff24 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f7ff ff21 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8000bde:	2078      	movs	r0, #120	@ 0x78
 8000be0:	f7ff ff1e 	bl	8000a20 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8000be4:	20ea      	movs	r0, #234	@ 0xea
 8000be6:	f7ff ff01 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff ff18 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	f7ff ff15 	bl	8000a20 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000bf6:	20ed      	movs	r0, #237	@ 0xed
 8000bf8:	f7ff fef8 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000bfc:	2064      	movs	r0, #100	@ 0x64
 8000bfe:	f7ff ff0f 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000c02:	2003      	movs	r0, #3
 8000c04:	f7ff ff0c 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000c08:	2012      	movs	r0, #18
 8000c0a:	f7ff ff09 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000c0e:	2081      	movs	r0, #129	@ 0x81
 8000c10:	f7ff ff06 	bl	8000a20 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8000c14:	20f7      	movs	r0, #247	@ 0xf7
 8000c16:	f7ff fee9 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000c1a:	2020      	movs	r0, #32
 8000c1c:	f7ff ff00 	bl	8000a20 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000c20:	20c0      	movs	r0, #192	@ 0xc0
 8000c22:	f7ff fee3 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000c26:	2023      	movs	r0, #35	@ 0x23
 8000c28:	f7ff fefa 	bl	8000a20 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000c2c:	20c1      	movs	r0, #193	@ 0xc1
 8000c2e:	f7ff fedd 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000c32:	2010      	movs	r0, #16
 8000c34:	f7ff fef4 	bl	8000a20 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000c38:	20c5      	movs	r0, #197	@ 0xc5
 8000c3a:	f7ff fed7 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000c3e:	203e      	movs	r0, #62	@ 0x3e
 8000c40:	f7ff feee 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8000c44:	2028      	movs	r0, #40	@ 0x28
 8000c46:	f7ff feeb 	bl	8000a20 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000c4a:	20c7      	movs	r0, #199	@ 0xc7
 8000c4c:	f7ff fece 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000c50:	2086      	movs	r0, #134	@ 0x86
 8000c52:	f7ff fee5 	bl	8000a20 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000c56:	2036      	movs	r0, #54	@ 0x36
 8000c58:	f7ff fec8 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000c5c:	2048      	movs	r0, #72	@ 0x48
 8000c5e:	f7ff fedf 	bl	8000a20 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000c62:	203a      	movs	r0, #58	@ 0x3a
 8000c64:	f7ff fec2 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000c68:	2055      	movs	r0, #85	@ 0x55
 8000c6a:	f7ff fed9 	bl	8000a20 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000c6e:	20b1      	movs	r0, #177	@ 0xb1
 8000c70:	f7ff febc 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000c74:	2000      	movs	r0, #0
 8000c76:	f7ff fed3 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000c7a:	2018      	movs	r0, #24
 8000c7c:	f7ff fed0 	bl	8000a20 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000c80:	20b6      	movs	r0, #182	@ 0xb6
 8000c82:	f7ff feb3 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000c86:	2008      	movs	r0, #8
 8000c88:	f7ff feca 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000c8c:	2082      	movs	r0, #130	@ 0x82
 8000c8e:	f7ff fec7 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000c92:	2027      	movs	r0, #39	@ 0x27
 8000c94:	f7ff fec4 	bl	8000a20 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000c98:	20f2      	movs	r0, #242	@ 0xf2
 8000c9a:	f7ff fea7 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff febe 	bl	8000a20 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000ca4:	2026      	movs	r0, #38	@ 0x26
 8000ca6:	f7ff fea1 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000caa:	2001      	movs	r0, #1
 8000cac:	f7ff feb8 	bl	8000a20 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000cb0:	20e0      	movs	r0, #224	@ 0xe0
 8000cb2:	f7ff fe9b 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000cb6:	200f      	movs	r0, #15
 8000cb8:	f7ff feb2 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000cbc:	2031      	movs	r0, #49	@ 0x31
 8000cbe:	f7ff feaf 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000cc2:	202b      	movs	r0, #43	@ 0x2b
 8000cc4:	f7ff feac 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000cc8:	200c      	movs	r0, #12
 8000cca:	f7ff fea9 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000cce:	200e      	movs	r0, #14
 8000cd0:	f7ff fea6 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000cd4:	2008      	movs	r0, #8
 8000cd6:	f7ff fea3 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000cda:	204e      	movs	r0, #78	@ 0x4e
 8000cdc:	f7ff fea0 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000ce0:	20f1      	movs	r0, #241	@ 0xf1
 8000ce2:	f7ff fe9d 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000ce6:	2037      	movs	r0, #55	@ 0x37
 8000ce8:	f7ff fe9a 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000cec:	2007      	movs	r0, #7
 8000cee:	f7ff fe97 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000cf2:	2010      	movs	r0, #16
 8000cf4:	f7ff fe94 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f7ff fe91 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000cfe:	200e      	movs	r0, #14
 8000d00:	f7ff fe8e 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000d04:	2009      	movs	r0, #9
 8000d06:	f7ff fe8b 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fe88 	bl	8000a20 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000d10:	20e1      	movs	r0, #225	@ 0xe1
 8000d12:	f7ff fe6b 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d16:	2000      	movs	r0, #0
 8000d18:	f7ff fe82 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000d1c:	200e      	movs	r0, #14
 8000d1e:	f7ff fe7f 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000d22:	2014      	movs	r0, #20
 8000d24:	f7ff fe7c 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000d28:	2003      	movs	r0, #3
 8000d2a:	f7ff fe79 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000d2e:	2011      	movs	r0, #17
 8000d30:	f7ff fe76 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000d34:	2007      	movs	r0, #7
 8000d36:	f7ff fe73 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000d3a:	2031      	movs	r0, #49	@ 0x31
 8000d3c:	f7ff fe70 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000d40:	20c1      	movs	r0, #193	@ 0xc1
 8000d42:	f7ff fe6d 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000d46:	2048      	movs	r0, #72	@ 0x48
 8000d48:	f7ff fe6a 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000d4c:	2008      	movs	r0, #8
 8000d4e:	f7ff fe67 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000d52:	200f      	movs	r0, #15
 8000d54:	f7ff fe64 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000d58:	200c      	movs	r0, #12
 8000d5a:	f7ff fe61 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000d5e:	2031      	movs	r0, #49	@ 0x31
 8000d60:	f7ff fe5e 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000d64:	2036      	movs	r0, #54	@ 0x36
 8000d66:	f7ff fe5b 	bl	8000a20 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000d6a:	200f      	movs	r0, #15
 8000d6c:	f7ff fe58 	bl	8000a20 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000d70:	2011      	movs	r0, #17
 8000d72:	f7ff fe3b 	bl	80009ec <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000d76:	2064      	movs	r0, #100	@ 0x64
 8000d78:	f000 fe06 	bl	8001988 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000d7c:	2029      	movs	r0, #41	@ 0x29
 8000d7e:	f7ff fe35 	bl	80009ec <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f802 	bl	8000d8c <ILI9341_SetRotation>
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000d96:	2036      	movs	r0, #54	@ 0x36
 8000d98:	f7ff fe28 	bl	80009ec <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	f000 fdf3 	bl	8001988 <HAL_Delay>

	switch(rotation)
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d837      	bhi.n	8000e18 <ILI9341_SetRotation+0x8c>
 8000da8:	a201      	add	r2, pc, #4	@ (adr r2, 8000db0 <ILI9341_SetRotation+0x24>)
 8000daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dae:	bf00      	nop
 8000db0:	08000dc1 	.word	0x08000dc1
 8000db4:	08000dd7 	.word	0x08000dd7
 8000db8:	08000ded 	.word	0x08000ded
 8000dbc:	08000e03 	.word	0x08000e03
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000dc0:	2048      	movs	r0, #72	@ 0x48
 8000dc2:	f7ff fe2d 	bl	8000a20 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000dc6:	4b17      	ldr	r3, [pc, #92]	@ (8000e24 <ILI9341_SetRotation+0x98>)
 8000dc8:	22f0      	movs	r2, #240	@ 0xf0
 8000dca:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <ILI9341_SetRotation+0x9c>)
 8000dce:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000dd2:	801a      	strh	r2, [r3, #0]
		break;
 8000dd4:	e021      	b.n	8000e1a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000dd6:	2028      	movs	r0, #40	@ 0x28
 8000dd8:	f7ff fe22 	bl	8000a20 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <ILI9341_SetRotation+0x98>)
 8000dde:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000de2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000de4:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <ILI9341_SetRotation+0x9c>)
 8000de6:	22f0      	movs	r2, #240	@ 0xf0
 8000de8:	801a      	strh	r2, [r3, #0]
		break;
 8000dea:	e016      	b.n	8000e1a <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000dec:	2088      	movs	r0, #136	@ 0x88
 8000dee:	f7ff fe17 	bl	8000a20 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000df2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <ILI9341_SetRotation+0x98>)
 8000df4:	22f0      	movs	r2, #240	@ 0xf0
 8000df6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000df8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <ILI9341_SetRotation+0x9c>)
 8000dfa:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000dfe:	801a      	strh	r2, [r3, #0]
		break;
 8000e00:	e00b      	b.n	8000e1a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000e02:	20e8      	movs	r0, #232	@ 0xe8
 8000e04:	f7ff fe0c 	bl	8000a20 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000e08:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <ILI9341_SetRotation+0x98>)
 8000e0a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e0e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <ILI9341_SetRotation+0x9c>)
 8000e12:	22f0      	movs	r2, #240	@ 0xf0
 8000e14:	801a      	strh	r2, [r3, #0]
		break;
 8000e16:	e000      	b.n	8000e1a <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000e18:	bf00      	nop
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000002 	.word	0x20000002
 8000e28:	20000000 	.word	0x20000000

08000e2c <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000e2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e30:	b08d      	sub	sp, #52	@ 0x34
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4603      	mov	r3, r0
 8000e36:	6039      	str	r1, [r7, #0]
 8000e38:	80fb      	strh	r3, [r7, #6]
 8000e3a:	466b      	mov	r3, sp
 8000e3c:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e4a:	d202      	bcs.n	8000e52 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e50:	e002      	b.n	8000e58 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000e52:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	483f      	ldr	r0, [pc, #252]	@ (8000f5c <ILI9341_DrawColorBurst+0x130>)
 8000e5e:	f001 fa37 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e68:	483c      	ldr	r0, [pc, #240]	@ (8000f5c <ILI9341_DrawColorBurst+0x130>)
 8000e6a:	f001 fa31 	bl	80022d0 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000e78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	61fb      	str	r3, [r7, #28]
 8000e80:	2300      	movs	r3, #0
 8000e82:	4688      	mov	r8, r1
 8000e84:	4699      	mov	r9, r3
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	f04f 0300 	mov.w	r3, #0
 8000e8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	460c      	mov	r4, r1
 8000e9e:	461d      	mov	r5, r3
 8000ea0:	f04f 0200 	mov.w	r2, #0
 8000ea4:	f04f 0300 	mov.w	r3, #0
 8000ea8:	00eb      	lsls	r3, r5, #3
 8000eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000eae:	00e2      	lsls	r2, r4, #3
 8000eb0:	1dcb      	adds	r3, r1, #7
 8000eb2:	08db      	lsrs	r3, r3, #3
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	ebad 0d03 	sub.w	sp, sp, r3
 8000eba:	466b      	mov	r3, sp
 8000ebc:	3300      	adds	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ec4:	e00e      	b.n	8000ee4 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eca:	4413      	add	r3, r2
 8000ecc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000ed0:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	88fa      	ldrh	r2, [r7, #6]
 8000ed8:	b2d1      	uxtb	r1, r2
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ee0:	3302      	adds	r3, #2
 8000ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ee4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d3ec      	bcc.n	8000ec6 <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000efa:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f00:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f06:	fb01 f202 	mul.w	r2, r1, r2
 8000f0a:	1a9b      	subs	r3, r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d010      	beq.n	8000f36 <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f18:	e009      	b.n	8000f2e <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	230a      	movs	r3, #10
 8000f20:	69b9      	ldr	r1, [r7, #24]
 8000f22:	480f      	ldr	r0, [pc, #60]	@ (8000f60 <ILI9341_DrawColorBurst+0x134>)
 8000f24:	f001 fe4e 	bl	8002bc4 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d3f1      	bcc.n	8000f1a <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	230a      	movs	r3, #10
 8000f3c:	69b9      	ldr	r1, [r7, #24]
 8000f3e:	4808      	ldr	r0, [pc, #32]	@ (8000f60 <ILI9341_DrawColorBurst+0x134>)
 8000f40:	f001 fe40 	bl	8002bc4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f4a:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <ILI9341_DrawColorBurst+0x130>)
 8000f4c:	f001 f9c0 	bl	80022d0 <HAL_GPIO_WritePin>
 8000f50:	46b5      	mov	sp, r6
}
 8000f52:	bf00      	nop
 8000f54:	3734      	adds	r7, #52	@ 0x34
 8000f56:	46bd      	mov	sp, r7
 8000f58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f5c:	40010c00 	.word	0x40010c00
 8000f60:	2000007c 	.word	0x2000007c

08000f64 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <ILI9341_FillScreen+0x44>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <ILI9341_FillScreen+0x48>)
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f7ff fd85 	bl	8000a8c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000f82:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <ILI9341_FillScreen+0x44>)
 8000f84:	881b      	ldrh	r3, [r3, #0]
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <ILI9341_FillScreen+0x48>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	461a      	mov	r2, r3
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff ff46 	bl	8000e2c <ILI9341_DrawColorBurst>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000002 	.word	0x20000002
 8000fac:	20000000 	.word	0x20000000

08000fb0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	80bb      	strh	r3, [r7, #4]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000fc2:	4b2c      	ldr	r3, [pc, #176]	@ (8001074 <ILI9341_DrawPixel+0xc4>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	88fa      	ldrh	r2, [r7, #6]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d24d      	bcs.n	800106a <ILI9341_DrawPixel+0xba>
 8000fce:	4b2a      	ldr	r3, [pc, #168]	@ (8001078 <ILI9341_DrawPixel+0xc8>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	88ba      	ldrh	r2, [r7, #4]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d247      	bcs.n	800106a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	753b      	strb	r3, [r7, #20]
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	757b      	strb	r3, [r7, #21]
 8000fea:	88fb      	ldrh	r3, [r7, #6]
 8000fec:	3301      	adds	r3, #1
 8000fee:	121b      	asrs	r3, r3, #8
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	75bb      	strb	r3, [r7, #22]
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000ffe:	88bb      	ldrh	r3, [r7, #4]
 8001000:	0a1b      	lsrs	r3, r3, #8
 8001002:	b29b      	uxth	r3, r3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	743b      	strb	r3, [r7, #16]
 8001008:	88bb      	ldrh	r3, [r7, #4]
 800100a:	b2db      	uxtb	r3, r3
 800100c:	747b      	strb	r3, [r7, #17]
 800100e:	88bb      	ldrh	r3, [r7, #4]
 8001010:	3301      	adds	r3, #1
 8001012:	121b      	asrs	r3, r3, #8
 8001014:	b2db      	uxtb	r3, r3
 8001016:	74bb      	strb	r3, [r7, #18]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	3301      	adds	r3, #1
 800101e:	b2db      	uxtb	r3, r3
 8001020:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001022:	887b      	ldrh	r3, [r7, #2]
 8001024:	0a1b      	lsrs	r3, r3, #8
 8001026:	b29b      	uxth	r3, r3
 8001028:	b2db      	uxtb	r3, r3
 800102a:	733b      	strb	r3, [r7, #12]
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8001032:	202a      	movs	r0, #42	@ 0x2a
 8001034:	f7ff fcda 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2104      	movs	r1, #4
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fd08 	bl	8000a54 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8001044:	202b      	movs	r0, #43	@ 0x2b
 8001046:	f7ff fcd1 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	2104      	movs	r1, #4
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fcff 	bl	8000a54 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8001056:	202c      	movs	r0, #44	@ 0x2c
 8001058:	f7ff fcc8 	bl	80009ec <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	2102      	movs	r1, #2
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fcf6 	bl	8000a54 <ILI9341_WriteBuffer>
 8001068:	e000      	b.n	800106c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800106a:	bf00      	nop
}
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000002 	.word	0x20000002
 8001078:	20000000 	.word	0x20000000

0800107c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4604      	mov	r4, r0
 8001084:	4608      	mov	r0, r1
 8001086:	4611      	mov	r1, r2
 8001088:	461a      	mov	r2, r3
 800108a:	4623      	mov	r3, r4
 800108c:	80fb      	strh	r3, [r7, #6]
 800108e:	4603      	mov	r3, r0
 8001090:	80bb      	strh	r3, [r7, #4]
 8001092:	460b      	mov	r3, r1
 8001094:	807b      	strh	r3, [r7, #2]
 8001096:	4613      	mov	r3, r2
 8001098:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800109a:	4b24      	ldr	r3, [pc, #144]	@ (800112c <ILI9341_DrawRectangle+0xb0>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	88fa      	ldrh	r2, [r7, #6]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d23d      	bcs.n	8001122 <ILI9341_DrawRectangle+0xa6>
 80010a6:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <ILI9341_DrawRectangle+0xb4>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	88ba      	ldrh	r2, [r7, #4]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d237      	bcs.n	8001122 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 80010b2:	88fa      	ldrh	r2, [r7, #6]
 80010b4:	887b      	ldrh	r3, [r7, #2]
 80010b6:	4413      	add	r3, r2
 80010b8:	4a1c      	ldr	r2, [pc, #112]	@ (800112c <ILI9341_DrawRectangle+0xb0>)
 80010ba:	8812      	ldrh	r2, [r2, #0]
 80010bc:	b292      	uxth	r2, r2
 80010be:	4293      	cmp	r3, r2
 80010c0:	dd05      	ble.n	80010ce <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <ILI9341_DrawRectangle+0xb0>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 80010ce:	88ba      	ldrh	r2, [r7, #4]
 80010d0:	883b      	ldrh	r3, [r7, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	4a16      	ldr	r2, [pc, #88]	@ (8001130 <ILI9341_DrawRectangle+0xb4>)
 80010d6:	8812      	ldrh	r2, [r2, #0]
 80010d8:	b292      	uxth	r2, r2
 80010da:	4293      	cmp	r3, r2
 80010dc:	dd05      	ble.n	80010ea <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 80010de:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <ILI9341_DrawRectangle+0xb4>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	88bb      	ldrh	r3, [r7, #4]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 80010ea:	88fa      	ldrh	r2, [r7, #6]
 80010ec:	887b      	ldrh	r3, [r7, #2]
 80010ee:	4413      	add	r3, r2
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	3b01      	subs	r3, #1
 80010f4:	b29c      	uxth	r4, r3
 80010f6:	88ba      	ldrh	r2, [r7, #4]
 80010f8:	883b      	ldrh	r3, [r7, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	3b01      	subs	r3, #1
 8001100:	b29b      	uxth	r3, r3
 8001102:	88b9      	ldrh	r1, [r7, #4]
 8001104:	88f8      	ldrh	r0, [r7, #6]
 8001106:	4622      	mov	r2, r4
 8001108:	f7ff fcc0 	bl	8000a8c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 800110c:	883b      	ldrh	r3, [r7, #0]
 800110e:	887a      	ldrh	r2, [r7, #2]
 8001110:	fb02 f303 	mul.w	r3, r2, r3
 8001114:	461a      	mov	r2, r3
 8001116:	8b3b      	ldrh	r3, [r7, #24]
 8001118:	4611      	mov	r1, r2
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fe86 	bl	8000e2c <ILI9341_DrawColorBurst>
 8001120:	e000      	b.n	8001124 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001122:	bf00      	nop
}
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	bd90      	pop	{r4, r7, pc}
 800112a:	bf00      	nop
 800112c:	20000002 	.word	0x20000002
 8001130:	20000000 	.word	0x20000000

08001134 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4604      	mov	r4, r0
 800113c:	4608      	mov	r0, r1
 800113e:	4611      	mov	r1, r2
 8001140:	461a      	mov	r2, r3
 8001142:	4623      	mov	r3, r4
 8001144:	80fb      	strh	r3, [r7, #6]
 8001146:	4603      	mov	r3, r0
 8001148:	80bb      	strh	r3, [r7, #4]
 800114a:	460b      	mov	r3, r1
 800114c:	807b      	strh	r3, [r7, #2]
 800114e:	4613      	mov	r3, r2
 8001150:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001152:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <ILI9341_DrawHLine+0x80>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	88fa      	ldrh	r2, [r7, #6]
 800115a:	429a      	cmp	r2, r3
 800115c:	d225      	bcs.n	80011aa <ILI9341_DrawHLine+0x76>
 800115e:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <ILI9341_DrawHLine+0x84>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	b29b      	uxth	r3, r3
 8001164:	88ba      	ldrh	r2, [r7, #4]
 8001166:	429a      	cmp	r2, r3
 8001168:	d21f      	bcs.n	80011aa <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 800116a:	88fa      	ldrh	r2, [r7, #6]
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	4413      	add	r3, r2
 8001170:	4a10      	ldr	r2, [pc, #64]	@ (80011b4 <ILI9341_DrawHLine+0x80>)
 8001172:	8812      	ldrh	r2, [r2, #0]
 8001174:	b292      	uxth	r2, r2
 8001176:	4293      	cmp	r3, r2
 8001178:	dd05      	ble.n	8001186 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 800117a:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <ILI9341_DrawHLine+0x80>)
 800117c:	881b      	ldrh	r3, [r3, #0]
 800117e:	b29a      	uxth	r2, r3
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8001186:	88fa      	ldrh	r2, [r7, #6]
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	4413      	add	r3, r2
 800118c:	b29b      	uxth	r3, r3
 800118e:	3b01      	subs	r3, #1
 8001190:	b29a      	uxth	r2, r3
 8001192:	88bb      	ldrh	r3, [r7, #4]
 8001194:	88b9      	ldrh	r1, [r7, #4]
 8001196:	88f8      	ldrh	r0, [r7, #6]
 8001198:	f7ff fc78 	bl	8000a8c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 800119c:	887a      	ldrh	r2, [r7, #2]
 800119e:	883b      	ldrh	r3, [r7, #0]
 80011a0:	4611      	mov	r1, r2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fe42 	bl	8000e2c <ILI9341_DrawColorBurst>
 80011a8:	e000      	b.n	80011ac <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80011aa:	bf00      	nop
}
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000002 	.word	0x20000002
 80011b8:	20000000 	.word	0x20000000

080011bc <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4604      	mov	r4, r0
 80011c4:	4608      	mov	r0, r1
 80011c6:	4611      	mov	r1, r2
 80011c8:	461a      	mov	r2, r3
 80011ca:	4623      	mov	r3, r4
 80011cc:	80fb      	strh	r3, [r7, #6]
 80011ce:	4603      	mov	r3, r0
 80011d0:	80bb      	strh	r3, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	807b      	strh	r3, [r7, #2]
 80011d6:	4613      	mov	r3, r2
 80011d8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80011da:	4b18      	ldr	r3, [pc, #96]	@ (800123c <ILI9341_DrawVLine+0x80>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	88fa      	ldrh	r2, [r7, #6]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d225      	bcs.n	8001232 <ILI9341_DrawVLine+0x76>
 80011e6:	4b16      	ldr	r3, [pc, #88]	@ (8001240 <ILI9341_DrawVLine+0x84>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	88ba      	ldrh	r2, [r7, #4]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d21f      	bcs.n	8001232 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 80011f2:	88ba      	ldrh	r2, [r7, #4]
 80011f4:	887b      	ldrh	r3, [r7, #2]
 80011f6:	4413      	add	r3, r2
 80011f8:	4a11      	ldr	r2, [pc, #68]	@ (8001240 <ILI9341_DrawVLine+0x84>)
 80011fa:	8812      	ldrh	r2, [r2, #0]
 80011fc:	b292      	uxth	r2, r2
 80011fe:	4293      	cmp	r3, r2
 8001200:	dd05      	ble.n	800120e <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8001202:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <ILI9341_DrawVLine+0x84>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	b29a      	uxth	r2, r3
 8001208:	88bb      	ldrh	r3, [r7, #4]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 800120e:	88ba      	ldrh	r2, [r7, #4]
 8001210:	887b      	ldrh	r3, [r7, #2]
 8001212:	4413      	add	r3, r2
 8001214:	b29b      	uxth	r3, r3
 8001216:	3b01      	subs	r3, #1
 8001218:	b29b      	uxth	r3, r3
 800121a:	88fa      	ldrh	r2, [r7, #6]
 800121c:	88b9      	ldrh	r1, [r7, #4]
 800121e:	88f8      	ldrh	r0, [r7, #6]
 8001220:	f7ff fc34 	bl	8000a8c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8001224:	887a      	ldrh	r2, [r7, #2]
 8001226:	883b      	ldrh	r3, [r7, #0]
 8001228:	4611      	mov	r1, r2
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fdfe 	bl	8000e2c <ILI9341_DrawColorBurst>
 8001230:	e000      	b.n	8001234 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001232:	bf00      	nop
}
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	bd90      	pop	{r4, r7, pc}
 800123a:	bf00      	nop
 800123c:	20000002 	.word	0x20000002
 8001240:	20000000 	.word	0x20000000

08001244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124a:	f000 fb3b 	bl	80018c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124e:	f000 f91b 	bl	8001488 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001252:	f000 f9b3 	bl	80015bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001256:	f000 f993 	bl	8001580 <MX_DMA_Init>
  MX_SPI1_Init();
 800125a:	f000 f95b 	bl	8001514 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 800125e:	f7ff fc8b 	bl	8000b78 <ILI9341_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ILI9341_FillScreen(WHITE);
 8001262:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001266:	f7ff fe7d 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 800126a:	2003      	movs	r0, #3
 800126c:	f7ff fd8e 	bl	8000d8c <ILI9341_SetRotation>
	    ILI9341_DrawText("GOKBERK AKSAMAZ", FONT4, 90, 110, BLACK, WHITE);
 8001270:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001274:	9301      	str	r3, [sp, #4]
 8001276:	2300      	movs	r3, #0
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	236e      	movs	r3, #110	@ 0x6e
 800127c:	225a      	movs	r2, #90	@ 0x5a
 800127e:	497d      	ldr	r1, [pc, #500]	@ (8001474 <main+0x230>)
 8001280:	487d      	ldr	r0, [pc, #500]	@ (8001478 <main+0x234>)
 8001282:	f7ff fb1e 	bl	80008c2 <ILI9341_DrawText>
	    HAL_Delay(1000);
 8001286:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800128a:	f000 fb7d 	bl	8001988 <HAL_Delay>

	    //Writing numbers
	    ILI9341_FillScreen(WHITE);
 800128e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001292:	f7ff fe67 	bl	8000f64 <ILI9341_FillScreen>
	    static char BufferText[30];
	    for(uint8_t i = 0; i <= 5; i++)
 8001296:	2300      	movs	r3, #0
 8001298:	71fb      	strb	r3, [r7, #7]
 800129a:	e07b      	b.n	8001394 <main+0x150>
	    {
	      sprintf(BufferText, "COUNT : %d", i);
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	461a      	mov	r2, r3
 80012a0:	4976      	ldr	r1, [pc, #472]	@ (800147c <main+0x238>)
 80012a2:	4877      	ldr	r0, [pc, #476]	@ (8001480 <main+0x23c>)
 80012a4:	f001 ffd2 	bl	800324c <siprintf>
	      ILI9341_DrawText(BufferText, FONT3, 10, 10, BLACK, WHITE);
 80012a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	2300      	movs	r3, #0
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	230a      	movs	r3, #10
 80012b4:	220a      	movs	r2, #10
 80012b6:	4973      	ldr	r1, [pc, #460]	@ (8001484 <main+0x240>)
 80012b8:	4871      	ldr	r0, [pc, #452]	@ (8001480 <main+0x23c>)
 80012ba:	f7ff fb02 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 30, BLUE, WHITE);
 80012be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	231f      	movs	r3, #31
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	231e      	movs	r3, #30
 80012ca:	220a      	movs	r2, #10
 80012cc:	496d      	ldr	r1, [pc, #436]	@ (8001484 <main+0x240>)
 80012ce:	486c      	ldr	r0, [pc, #432]	@ (8001480 <main+0x23c>)
 80012d0:	f7ff faf7 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 50, RED, WHITE);
 80012d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	2332      	movs	r3, #50	@ 0x32
 80012e2:	220a      	movs	r2, #10
 80012e4:	4967      	ldr	r1, [pc, #412]	@ (8001484 <main+0x240>)
 80012e6:	4866      	ldr	r0, [pc, #408]	@ (8001480 <main+0x23c>)
 80012e8:	f7ff faeb 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 70, GREEN, WHITE);
 80012ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2346      	movs	r3, #70	@ 0x46
 80012fa:	220a      	movs	r2, #10
 80012fc:	4961      	ldr	r1, [pc, #388]	@ (8001484 <main+0x240>)
 80012fe:	4860      	ldr	r0, [pc, #384]	@ (8001480 <main+0x23c>)
 8001300:	f7ff fadf 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 90, YELLOW, WHITE);
 8001304:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001308:	9301      	str	r3, [sp, #4]
 800130a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	235a      	movs	r3, #90	@ 0x5a
 8001312:	220a      	movs	r2, #10
 8001314:	495b      	ldr	r1, [pc, #364]	@ (8001484 <main+0x240>)
 8001316:	485a      	ldr	r0, [pc, #360]	@ (8001480 <main+0x23c>)
 8001318:	f7ff fad3 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 110, PURPLE, WHITE);
 800131c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	f647 030f 	movw	r3, #30735	@ 0x780f
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	236e      	movs	r3, #110	@ 0x6e
 800132a:	220a      	movs	r2, #10
 800132c:	4955      	ldr	r1, [pc, #340]	@ (8001484 <main+0x240>)
 800132e:	4854      	ldr	r0, [pc, #336]	@ (8001480 <main+0x23c>)
 8001330:	f7ff fac7 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 130, ORANGE, WHITE);
 8001334:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2382      	movs	r3, #130	@ 0x82
 8001342:	220a      	movs	r2, #10
 8001344:	494f      	ldr	r1, [pc, #316]	@ (8001484 <main+0x240>)
 8001346:	484e      	ldr	r0, [pc, #312]	@ (8001480 <main+0x23c>)
 8001348:	f7ff fabb 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 150, MAROON, WHITE);
 800134c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2396      	movs	r3, #150	@ 0x96
 800135a:	220a      	movs	r2, #10
 800135c:	4949      	ldr	r1, [pc, #292]	@ (8001484 <main+0x240>)
 800135e:	4848      	ldr	r0, [pc, #288]	@ (8001480 <main+0x23c>)
 8001360:	f7ff faaf 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 170, WHITE, BLACK);
 8001364:	2300      	movs	r3, #0
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	23aa      	movs	r3, #170	@ 0xaa
 8001370:	220a      	movs	r2, #10
 8001372:	4944      	ldr	r1, [pc, #272]	@ (8001484 <main+0x240>)
 8001374:	4842      	ldr	r0, [pc, #264]	@ (8001480 <main+0x23c>)
 8001376:	f7ff faa4 	bl	80008c2 <ILI9341_DrawText>
	      ILI9341_DrawText(BufferText, FONT3, 10, 190, BLUE, BLACK);
 800137a:	2300      	movs	r3, #0
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	231f      	movs	r3, #31
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	23be      	movs	r3, #190	@ 0xbe
 8001384:	220a      	movs	r2, #10
 8001386:	493f      	ldr	r1, [pc, #252]	@ (8001484 <main+0x240>)
 8001388:	483d      	ldr	r0, [pc, #244]	@ (8001480 <main+0x23c>)
 800138a:	f7ff fa9a 	bl	80008c2 <ILI9341_DrawText>
	    for(uint8_t i = 0; i <= 5; i++)
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	3301      	adds	r3, #1
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2b05      	cmp	r3, #5
 8001398:	d980      	bls.n	800129c <main+0x58>
	    }

	    // Horizontal Line (X, Y, Length, Color)
	    ILI9341_FillScreen(WHITE);
 800139a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800139e:	f7ff fde1 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawHLine(50, 120, 200, NAVY);
 80013a2:	230f      	movs	r3, #15
 80013a4:	22c8      	movs	r2, #200	@ 0xc8
 80013a6:	2178      	movs	r1, #120	@ 0x78
 80013a8:	2032      	movs	r0, #50	@ 0x32
 80013aa:	f7ff fec3 	bl	8001134 <ILI9341_DrawHLine>
	    HAL_Delay(1000);
 80013ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013b2:	f000 fae9 	bl	8001988 <HAL_Delay>

	    // Vertical Line (X, Y, Length, Color)
	    ILI9341_FillScreen(WHITE);
 80013b6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013ba:	f7ff fdd3 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawVLine(160, 40, 150, DARKGREEN);
 80013be:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 80013c2:	2296      	movs	r2, #150	@ 0x96
 80013c4:	2128      	movs	r1, #40	@ 0x28
 80013c6:	20a0      	movs	r0, #160	@ 0xa0
 80013c8:	f7ff fef8 	bl	80011bc <ILI9341_DrawVLine>
	    HAL_Delay(1000);
 80013cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013d0:	f000 fada 	bl	8001988 <HAL_Delay>

	    // Hollow Circle (Centre X, Centre Y, Radius, Color)
	    ILI9341_FillScreen(WHITE);
 80013d4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013d8:	f7ff fdc4 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawHollowCircle(160, 120, 80, PINK);
 80013dc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80013e0:	2250      	movs	r2, #80	@ 0x50
 80013e2:	2178      	movs	r1, #120	@ 0x78
 80013e4:	20a0      	movs	r0, #160	@ 0xa0
 80013e6:	f7ff f835 	bl	8000454 <ILI9341_DrawHollowCircle>
	    HAL_Delay(1000);
 80013ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ee:	f000 facb 	bl	8001988 <HAL_Delay>

	    // Filled Circle (Centre X, Centre Y, Radius, Color)
	    ILI9341_FillScreen(WHITE);
 80013f2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013f6:	f7ff fdb5 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawFilledCircle(160, 120, 50, CYAN);
 80013fa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80013fe:	2232      	movs	r2, #50	@ 0x32
 8001400:	2178      	movs	r1, #120	@ 0x78
 8001402:	20a0      	movs	r0, #160	@ 0xa0
 8001404:	f7ff f8dc 	bl	80005c0 <ILI9341_DrawFilledCircle>
	    HAL_Delay(1000);
 8001408:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800140c:	f000 fabc 	bl	8001988 <HAL_Delay>

	    // Filled Rectangle (Start X, Start Y, Length X, Length Y)
	    ILI9341_FillScreen(WHITE);
 8001410:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001414:	f7ff fda6 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawRectangle(50, 50, 220, 140, DARKGREEN);
 8001418:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	238c      	movs	r3, #140	@ 0x8c
 8001420:	22dc      	movs	r2, #220	@ 0xdc
 8001422:	2132      	movs	r1, #50	@ 0x32
 8001424:	2032      	movs	r0, #50	@ 0x32
 8001426:	f7ff fe29 	bl	800107c <ILI9341_DrawRectangle>
	    HAL_Delay(1000);
 800142a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800142e:	f000 faab 	bl	8001988 <HAL_Delay>

	    // Hollow Rectangle (Start X, Start Y, End X, End Y)
	    ILI9341_FillScreen(WHITE);
 8001432:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001436:	f7ff fd95 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawHollowRectangleCoord(50, 50, 270, 190, DARKCYAN);
 800143a:	f240 33ef 	movw	r3, #1007	@ 0x3ef
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	23be      	movs	r3, #190	@ 0xbe
 8001442:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 8001446:	2132      	movs	r1, #50	@ 0x32
 8001448:	2032      	movs	r0, #50	@ 0x32
 800144a:	f7ff f941 	bl	80006d0 <ILI9341_DrawHollowRectangleCoord>
	    HAL_Delay(1000);
 800144e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001452:	f000 fa99 	bl	8001988 <HAL_Delay>

	    // Simple Pixel Only (X, Y, Color)
	    ILI9341_FillScreen(WHITE);
 8001456:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800145a:	f7ff fd83 	bl	8000f64 <ILI9341_FillScreen>
	    ILI9341_DrawPixel(100, 100, BLACK);
 800145e:	2200      	movs	r2, #0
 8001460:	2164      	movs	r1, #100	@ 0x64
 8001462:	2064      	movs	r0, #100	@ 0x64
 8001464:	f7ff fda4 	bl	8000fb0 <ILI9341_DrawPixel>
	    HAL_Delay(1000);
 8001468:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800146c:	f000 fa8c 	bl	8001988 <HAL_Delay>
  {
 8001470:	e6f7      	b.n	8001262 <main+0x1e>
 8001472:	bf00      	nop
 8001474:	08004544 	.word	0x08004544
 8001478:	08003bc4 	.word	0x08003bc4
 800147c:	08003bd4 	.word	0x08003bd4
 8001480:	20000118 	.word	0x20000118
 8001484:	08003be0 	.word	0x08003be0

08001488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b090      	sub	sp, #64	@ 0x40
 800148c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148e:	f107 0318 	add.w	r3, r7, #24
 8001492:	2228      	movs	r2, #40	@ 0x28
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f001 fefa 	bl	8003290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b8:	2301      	movs	r3, #1
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014bc:	2302      	movs	r3, #2
 80014be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014c6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80014ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014cc:	f107 0318 	add.w	r3, r7, #24
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 ff15 	bl	8002300 <HAL_RCC_OscConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014dc:	f000 f8ba 	bl	8001654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e0:	230f      	movs	r3, #15
 80014e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e4:	2302      	movs	r3, #2
 80014e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	2102      	movs	r1, #2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f001 f982 	bl	8002804 <HAL_RCC_ClockConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001506:	f000 f8a5 	bl	8001654 <Error_Handler>
  }
}
 800150a:	bf00      	nop
 800150c:	3740      	adds	r7, #64	@ 0x40
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001518:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <MX_SPI1_Init+0x64>)
 800151a:	4a18      	ldr	r2, [pc, #96]	@ (800157c <MX_SPI1_Init+0x68>)
 800151c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800151e:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001520:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001524:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001526:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <MX_SPI1_Init+0x64>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001532:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_SPI1_Init+0x64>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001544:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001548:	2208      	movs	r2, #8
 800154a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800154c:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <MX_SPI1_Init+0x64>)
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001554:	2200      	movs	r2, #0
 8001556:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001558:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <MX_SPI1_Init+0x64>)
 800155a:	2200      	movs	r2, #0
 800155c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001560:	220a      	movs	r2, #10
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001564:	4804      	ldr	r0, [pc, #16]	@ (8001578 <MX_SPI1_Init+0x64>)
 8001566:	f001 faa9 	bl	8002abc <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001570:	f000 f870 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	2000007c 	.word	0x2000007c
 800157c:	40013000 	.word	0x40013000

08001580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <MX_DMA_Init+0x38>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_DMA_Init+0x38>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6153      	str	r3, [r2, #20]
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <MX_DMA_Init+0x38>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	200d      	movs	r0, #13
 80015a4:	f000 faeb 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80015a8:	200d      	movs	r0, #13
 80015aa:	f000 fb04 	bl	8001bb6 <HAL_NVIC_EnableIRQ>

}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d0:	4b1e      	ldr	r3, [pc, #120]	@ (800164c <MX_GPIO_Init+0x90>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a1d      	ldr	r2, [pc, #116]	@ (800164c <MX_GPIO_Init+0x90>)
 80015d6:	f043 0320 	orr.w	r3, r3, #32
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <MX_GPIO_Init+0x90>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0320 	and.w	r3, r3, #32
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e8:	4b18      	ldr	r3, [pc, #96]	@ (800164c <MX_GPIO_Init+0x90>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a17      	ldr	r2, [pc, #92]	@ (800164c <MX_GPIO_Init+0x90>)
 80015ee:	f043 0304 	orr.w	r3, r3, #4
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b15      	ldr	r3, [pc, #84]	@ (800164c <MX_GPIO_Init+0x90>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001600:	4b12      	ldr	r3, [pc, #72]	@ (800164c <MX_GPIO_Init+0x90>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a11      	ldr	r2, [pc, #68]	@ (800164c <MX_GPIO_Init+0x90>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <MX_GPIO_Init+0x90>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 8001618:	2200      	movs	r2, #0
 800161a:	f240 4103 	movw	r1, #1027	@ 0x403
 800161e:	480c      	ldr	r0, [pc, #48]	@ (8001650 <MX_GPIO_Init+0x94>)
 8001620:	f000 fe56 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 8001624:	f240 4303 	movw	r3, #1027	@ 0x403
 8001628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2302      	movs	r3, #2
 8001634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	4804      	ldr	r0, [pc, #16]	@ (8001650 <MX_GPIO_Init+0x94>)
 800163e:	f000 fcc3 	bl	8001fc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001642:	bf00      	nop
 8001644:	3720      	adds	r7, #32
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40021000 	.word	0x40021000
 8001650:	40010c00 	.word	0x40010c00

08001654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001658:	b672      	cpsid	i
}
 800165a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <Error_Handler+0x8>

08001660 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <HAL_MspInit+0x5c>)
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	4a14      	ldr	r2, [pc, #80]	@ (80016bc <HAL_MspInit+0x5c>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6193      	str	r3, [r2, #24]
 8001672:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <HAL_MspInit+0x5c>)
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <HAL_MspInit+0x5c>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a0e      	ldr	r2, [pc, #56]	@ (80016bc <HAL_MspInit+0x5c>)
 8001684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <HAL_MspInit+0x5c>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_MspInit+0x60>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	4a04      	ldr	r2, [pc, #16]	@ (80016c0 <HAL_MspInit+0x60>)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b2:	bf00      	nop
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40010000 	.word	0x40010000

080016c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a28      	ldr	r2, [pc, #160]	@ (8001780 <HAL_SPI_MspInit+0xbc>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d149      	bne.n	8001778 <HAL_SPI_MspInit+0xb4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016e4:	4b27      	ldr	r3, [pc, #156]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	4a26      	ldr	r2, [pc, #152]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 80016ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b24      	ldr	r3, [pc, #144]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fc:	4b21      	ldr	r3, [pc, #132]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	4a20      	ldr	r2, [pc, #128]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 8001702:	f043 0304 	orr.w	r3, r3, #4
 8001706:	6193      	str	r3, [r2, #24]
 8001708:	4b1e      	ldr	r3, [pc, #120]	@ (8001784 <HAL_SPI_MspInit+0xc0>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001714:	23a0      	movs	r3, #160	@ 0xa0
 8001716:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800171c:	2303      	movs	r3, #3
 800171e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	4818      	ldr	r0, [pc, #96]	@ (8001788 <HAL_SPI_MspInit+0xc4>)
 8001728:	f000 fc4e 	bl	8001fc8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800172c:	4b17      	ldr	r3, [pc, #92]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 800172e:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <HAL_SPI_MspInit+0xcc>)
 8001730:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001732:	4b16      	ldr	r3, [pc, #88]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001734:	2210      	movs	r2, #16
 8001736:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001738:	4b14      	ldr	r3, [pc, #80]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800173e:	4b13      	ldr	r3, [pc, #76]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001740:	2280      	movs	r2, #128	@ 0x80
 8001742:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001744:	4b11      	ldr	r3, [pc, #68]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001746:	2200      	movs	r2, #0
 8001748:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800174a:	4b10      	ldr	r3, [pc, #64]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001750:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001756:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001758:	2200      	movs	r2, #0
 800175a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800175c:	480b      	ldr	r0, [pc, #44]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 800175e:	f000 fa45 	bl	8001bec <HAL_DMA_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8001768:	f7ff ff74 	bl	8001654 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a07      	ldr	r2, [pc, #28]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001770:	649a      	str	r2, [r3, #72]	@ 0x48
 8001772:	4a06      	ldr	r2, [pc, #24]	@ (800178c <HAL_SPI_MspInit+0xc8>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001778:	bf00      	nop
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40013000 	.word	0x40013000
 8001784:	40021000 	.word	0x40021000
 8001788:	40010800 	.word	0x40010800
 800178c:	200000d4 	.word	0x200000d4
 8001790:	40020030 	.word	0x40020030

08001794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <NMI_Handler+0x4>

0800179c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <HardFault_Handler+0x4>

080017a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <MemManage_Handler+0x4>

080017ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <BusFault_Handler+0x4>

080017b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <UsageFault_Handler+0x4>

080017bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e4:	f000 f8b4 	bl	8001950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017f0:	4802      	ldr	r0, [pc, #8]	@ (80017fc <DMA1_Channel3_IRQHandler+0x10>)
 80017f2:	f000 fab5 	bl	8001d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200000d4 	.word	0x200000d4

08001800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001808:	4a14      	ldr	r2, [pc, #80]	@ (800185c <_sbrk+0x5c>)
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <_sbrk+0x60>)
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800181c:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <_sbrk+0x64>)
 800181e:	4a12      	ldr	r2, [pc, #72]	@ (8001868 <_sbrk+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001822:	4b10      	ldr	r3, [pc, #64]	@ (8001864 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d207      	bcs.n	8001840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001830:	f001 fd36 	bl	80032a0 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	220c      	movs	r2, #12
 8001838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800183e:	e009      	b.n	8001854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001840:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001846:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	4a05      	ldr	r2, [pc, #20]	@ (8001864 <_sbrk+0x64>)
 8001850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20005000 	.word	0x20005000
 8001860:	00000400 	.word	0x00000400
 8001864:	20000138 	.word	0x20000138
 8001868:	20000288 	.word	0x20000288

0800186c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001878:	f7ff fff8 	bl	800186c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800187c:	480b      	ldr	r0, [pc, #44]	@ (80018ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800187e:	490c      	ldr	r1, [pc, #48]	@ (80018b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001880:	4a0c      	ldr	r2, [pc, #48]	@ (80018b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001884:	e002      	b.n	800188c <LoopCopyDataInit>

08001886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800188a:	3304      	adds	r3, #4

0800188c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800188c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001890:	d3f9      	bcc.n	8001886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001892:	4a09      	ldr	r2, [pc, #36]	@ (80018b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001894:	4c09      	ldr	r4, [pc, #36]	@ (80018bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001898:	e001      	b.n	800189e <LoopFillZerobss>

0800189a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800189a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800189c:	3204      	adds	r2, #4

0800189e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a0:	d3fb      	bcc.n	800189a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018a2:	f001 fd03 	bl	80032ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018a6:	f7ff fccd 	bl	8001244 <main>
  bx lr
 80018aa:	4770      	bx	lr
  ldr r0, =_sdata
 80018ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80018b4:	080056e8 	.word	0x080056e8
  ldr r2, =_sbss
 80018b8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80018bc:	20000288 	.word	0x20000288

080018c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018c0:	e7fe      	b.n	80018c0 <ADC1_2_IRQHandler>
	...

080018c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018c8:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <HAL_Init+0x28>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a07      	ldr	r2, [pc, #28]	@ (80018ec <HAL_Init+0x28>)
 80018ce:	f043 0310 	orr.w	r3, r3, #16
 80018d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d4:	2003      	movs	r0, #3
 80018d6:	f000 f947 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018da:	200f      	movs	r0, #15
 80018dc:	f000 f808 	bl	80018f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e0:	f7ff febe 	bl	8001660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40022000 	.word	0x40022000

080018f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <HAL_InitTick+0x54>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <HAL_InitTick+0x58>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	4619      	mov	r1, r3
 8001902:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001906:	fbb3 f3f1 	udiv	r3, r3, r1
 800190a:	fbb2 f3f3 	udiv	r3, r2, r3
 800190e:	4618      	mov	r0, r3
 8001910:	f000 f95f 	bl	8001bd2 <HAL_SYSTICK_Config>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e00e      	b.n	800193c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b0f      	cmp	r3, #15
 8001922:	d80a      	bhi.n	800193a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001924:	2200      	movs	r2, #0
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800192c:	f000 f927 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001930:	4a06      	ldr	r2, [pc, #24]	@ (800194c <HAL_InitTick+0x5c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	e000      	b.n	800193c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
}
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000004 	.word	0x20000004
 8001948:	2000000c 	.word	0x2000000c
 800194c:	20000008 	.word	0x20000008

08001950 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <HAL_IncTick+0x1c>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	461a      	mov	r2, r3
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <HAL_IncTick+0x20>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4413      	add	r3, r2
 8001960:	4a03      	ldr	r2, [pc, #12]	@ (8001970 <HAL_IncTick+0x20>)
 8001962:	6013      	str	r3, [r2, #0]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	2000000c 	.word	0x2000000c
 8001970:	2000013c 	.word	0x2000013c

08001974 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return uwTick;
 8001978:	4b02      	ldr	r3, [pc, #8]	@ (8001984 <HAL_GetTick+0x10>)
 800197a:	681b      	ldr	r3, [r3, #0]
}
 800197c:	4618      	mov	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr
 8001984:	2000013c 	.word	0x2000013c

08001988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001990:	f7ff fff0 	bl	8001974 <HAL_GetTick>
 8001994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019a0:	d005      	beq.n	80019ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019a2:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <HAL_Delay+0x44>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffe0 	bl	8001974 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d8f7      	bhi.n	80019b0 <HAL_Delay+0x28>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000000c 	.word	0x2000000c

080019d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a02:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60d3      	str	r3, [r2, #12]
}
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a1c:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <__NVIC_GetPriorityGrouping+0x18>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	f003 0307 	and.w	r3, r3, #7
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	db0b      	blt.n	8001a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	f003 021f 	and.w	r2, r3, #31
 8001a4c:	4906      	ldr	r1, [pc, #24]	@ (8001a68 <__NVIC_EnableIRQ+0x34>)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	095b      	lsrs	r3, r3, #5
 8001a54:	2001      	movs	r0, #1
 8001a56:	fa00 f202 	lsl.w	r2, r0, r2
 8001a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr
 8001a68:	e000e100 	.word	0xe000e100

08001a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	6039      	str	r1, [r7, #0]
 8001a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	db0a      	blt.n	8001a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	490c      	ldr	r1, [pc, #48]	@ (8001ab8 <__NVIC_SetPriority+0x4c>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	0112      	lsls	r2, r2, #4
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	440b      	add	r3, r1
 8001a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a94:	e00a      	b.n	8001aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4908      	ldr	r1, [pc, #32]	@ (8001abc <__NVIC_SetPriority+0x50>)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	3b04      	subs	r3, #4
 8001aa4:	0112      	lsls	r2, r2, #4
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	761a      	strb	r2, [r3, #24]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000e100 	.word	0xe000e100
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b089      	sub	sp, #36	@ 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	f1c3 0307 	rsb	r3, r3, #7
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	bf28      	it	cs
 8001ade:	2304      	movcs	r3, #4
 8001ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	2b06      	cmp	r3, #6
 8001ae8:	d902      	bls.n	8001af0 <NVIC_EncodePriority+0x30>
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3b03      	subs	r3, #3
 8001aee:	e000      	b.n	8001af2 <NVIC_EncodePriority+0x32>
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43da      	mvns	r2, r3
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	401a      	ands	r2, r3
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	43d9      	mvns	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b18:	4313      	orrs	r3, r2
         );
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3724      	adds	r7, #36	@ 0x24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b48:	f7ff ff90 	bl	8001a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff2d 	bl	80019d0 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff42 	bl	8001a18 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff90 	bl	8001ac0 <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5f 	bl	8001a6c <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff35 	bl	8001a34 <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ffa2 	bl	8001b24 <SysTick_Config>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e043      	b.n	8001c8a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	4b22      	ldr	r3, [pc, #136]	@ (8001c94 <HAL_DMA_Init+0xa8>)
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a22      	ldr	r2, [pc, #136]	@ (8001c98 <HAL_DMA_Init+0xac>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	091b      	lsrs	r3, r3, #4
 8001c14:	009a      	lsls	r2, r3, #2
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001c9c <HAL_DMA_Init+0xb0>)
 8001c1e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2202      	movs	r2, #2
 8001c24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c36:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	bffdfff8 	.word	0xbffdfff8
 8001c98:	cccccccd 	.word	0xcccccccd
 8001c9c:	40020000 	.word	0x40020000

08001ca0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_DMA_Start_IT+0x20>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e04b      	b.n	8001d58 <HAL_DMA_Start_IT+0xb8>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d13a      	bne.n	8001d4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0201 	bic.w	r2, r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	68b9      	ldr	r1, [r7, #8]
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 f937 	bl	8001f6c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d008      	beq.n	8001d18 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 020e 	orr.w	r2, r2, #14
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	e00f      	b.n	8001d38 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0204 	bic.w	r2, r2, #4
 8001d26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 020a 	orr.w	r2, r2, #10
 8001d36:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	e005      	b.n	8001d56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d52:	2302      	movs	r3, #2
 8001d54:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d04f      	beq.n	8001e28 <HAL_DMA_IRQHandler+0xc8>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	f003 0304 	and.w	r3, r3, #4
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d04a      	beq.n	8001e28 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0320 	and.w	r3, r3, #32
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d107      	bne.n	8001db0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f022 0204 	bic.w	r2, r2, #4
 8001dae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a66      	ldr	r2, [pc, #408]	@ (8001f50 <HAL_DMA_IRQHandler+0x1f0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d029      	beq.n	8001e0e <HAL_DMA_IRQHandler+0xae>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a65      	ldr	r2, [pc, #404]	@ (8001f54 <HAL_DMA_IRQHandler+0x1f4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d022      	beq.n	8001e0a <HAL_DMA_IRQHandler+0xaa>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a63      	ldr	r2, [pc, #396]	@ (8001f58 <HAL_DMA_IRQHandler+0x1f8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d01a      	beq.n	8001e04 <HAL_DMA_IRQHandler+0xa4>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a62      	ldr	r2, [pc, #392]	@ (8001f5c <HAL_DMA_IRQHandler+0x1fc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d012      	beq.n	8001dfe <HAL_DMA_IRQHandler+0x9e>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a60      	ldr	r2, [pc, #384]	@ (8001f60 <HAL_DMA_IRQHandler+0x200>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d00a      	beq.n	8001df8 <HAL_DMA_IRQHandler+0x98>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a5f      	ldr	r2, [pc, #380]	@ (8001f64 <HAL_DMA_IRQHandler+0x204>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d102      	bne.n	8001df2 <HAL_DMA_IRQHandler+0x92>
 8001dec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001df0:	e00e      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001df2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001df6:	e00b      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001df8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001dfc:	e008      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001dfe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e02:	e005      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001e04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e08:	e002      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001e0a:	2340      	movs	r3, #64	@ 0x40
 8001e0c:	e000      	b.n	8001e10 <HAL_DMA_IRQHandler+0xb0>
 8001e0e:	2304      	movs	r3, #4
 8001e10:	4a55      	ldr	r2, [pc, #340]	@ (8001f68 <HAL_DMA_IRQHandler+0x208>)
 8001e12:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 8094 	beq.w	8001f46 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001e26:	e08e      	b.n	8001f46 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d056      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x186>
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d051      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10b      	bne.n	8001e68 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 020a 	bic.w	r2, r2, #10
 8001e5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a38      	ldr	r2, [pc, #224]	@ (8001f50 <HAL_DMA_IRQHandler+0x1f0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d029      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0x166>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a37      	ldr	r2, [pc, #220]	@ (8001f54 <HAL_DMA_IRQHandler+0x1f4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d022      	beq.n	8001ec2 <HAL_DMA_IRQHandler+0x162>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a35      	ldr	r2, [pc, #212]	@ (8001f58 <HAL_DMA_IRQHandler+0x1f8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d01a      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x15c>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a34      	ldr	r2, [pc, #208]	@ (8001f5c <HAL_DMA_IRQHandler+0x1fc>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d012      	beq.n	8001eb6 <HAL_DMA_IRQHandler+0x156>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a32      	ldr	r2, [pc, #200]	@ (8001f60 <HAL_DMA_IRQHandler+0x200>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00a      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x150>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a31      	ldr	r2, [pc, #196]	@ (8001f64 <HAL_DMA_IRQHandler+0x204>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d102      	bne.n	8001eaa <HAL_DMA_IRQHandler+0x14a>
 8001ea4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001ea8:	e00e      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001eaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001eae:	e00b      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001eb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb4:	e008      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001eb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001eba:	e005      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001ebc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ec0:	e002      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001ec2:	2320      	movs	r3, #32
 8001ec4:	e000      	b.n	8001ec8 <HAL_DMA_IRQHandler+0x168>
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	4a27      	ldr	r2, [pc, #156]	@ (8001f68 <HAL_DMA_IRQHandler+0x208>)
 8001eca:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d034      	beq.n	8001f46 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ee4:	e02f      	b.n	8001f46 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	2208      	movs	r2, #8
 8001eec:	409a      	lsls	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d028      	beq.n	8001f48 <HAL_DMA_IRQHandler+0x1e8>
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d023      	beq.n	8001f48 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 020e 	bic.w	r2, r2, #14
 8001f0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f18:	2101      	movs	r1, #1
 8001f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f1e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d004      	beq.n	8001f48 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	4798      	blx	r3
    }
  }
  return;
 8001f46:	bf00      	nop
 8001f48:	bf00      	nop
}
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40020008 	.word	0x40020008
 8001f54:	4002001c 	.word	0x4002001c
 8001f58:	40020030 	.word	0x40020030
 8001f5c:	40020044 	.word	0x40020044
 8001f60:	40020058 	.word	0x40020058
 8001f64:	4002006c 	.word	0x4002006c
 8001f68:	40020000 	.word	0x40020000

08001f6c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f82:	2101      	movs	r1, #1
 8001f84:	fa01 f202 	lsl.w	r2, r1, r2
 8001f88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b10      	cmp	r3, #16
 8001f98:	d108      	bne.n	8001fac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001faa:	e007      	b.n	8001fbc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	60da      	str	r2, [r3, #12]
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr
	...

08001fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b08b      	sub	sp, #44	@ 0x2c
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fda:	e169      	b.n	80022b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fdc:	2201      	movs	r2, #1
 8001fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	69fa      	ldr	r2, [r7, #28]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	f040 8158 	bne.w	80022aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	4a9a      	ldr	r2, [pc, #616]	@ (8002268 <HAL_GPIO_Init+0x2a0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d05e      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
 8002004:	4a98      	ldr	r2, [pc, #608]	@ (8002268 <HAL_GPIO_Init+0x2a0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d875      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 800200a:	4a98      	ldr	r2, [pc, #608]	@ (800226c <HAL_GPIO_Init+0x2a4>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d058      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
 8002010:	4a96      	ldr	r2, [pc, #600]	@ (800226c <HAL_GPIO_Init+0x2a4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d86f      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 8002016:	4a96      	ldr	r2, [pc, #600]	@ (8002270 <HAL_GPIO_Init+0x2a8>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d052      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
 800201c:	4a94      	ldr	r2, [pc, #592]	@ (8002270 <HAL_GPIO_Init+0x2a8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d869      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 8002022:	4a94      	ldr	r2, [pc, #592]	@ (8002274 <HAL_GPIO_Init+0x2ac>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d04c      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
 8002028:	4a92      	ldr	r2, [pc, #584]	@ (8002274 <HAL_GPIO_Init+0x2ac>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d863      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 800202e:	4a92      	ldr	r2, [pc, #584]	@ (8002278 <HAL_GPIO_Init+0x2b0>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d046      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
 8002034:	4a90      	ldr	r2, [pc, #576]	@ (8002278 <HAL_GPIO_Init+0x2b0>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d85d      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 800203a:	2b12      	cmp	r3, #18
 800203c:	d82a      	bhi.n	8002094 <HAL_GPIO_Init+0xcc>
 800203e:	2b12      	cmp	r3, #18
 8002040:	d859      	bhi.n	80020f6 <HAL_GPIO_Init+0x12e>
 8002042:	a201      	add	r2, pc, #4	@ (adr r2, 8002048 <HAL_GPIO_Init+0x80>)
 8002044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002048:	080020c3 	.word	0x080020c3
 800204c:	0800209d 	.word	0x0800209d
 8002050:	080020af 	.word	0x080020af
 8002054:	080020f1 	.word	0x080020f1
 8002058:	080020f7 	.word	0x080020f7
 800205c:	080020f7 	.word	0x080020f7
 8002060:	080020f7 	.word	0x080020f7
 8002064:	080020f7 	.word	0x080020f7
 8002068:	080020f7 	.word	0x080020f7
 800206c:	080020f7 	.word	0x080020f7
 8002070:	080020f7 	.word	0x080020f7
 8002074:	080020f7 	.word	0x080020f7
 8002078:	080020f7 	.word	0x080020f7
 800207c:	080020f7 	.word	0x080020f7
 8002080:	080020f7 	.word	0x080020f7
 8002084:	080020f7 	.word	0x080020f7
 8002088:	080020f7 	.word	0x080020f7
 800208c:	080020a5 	.word	0x080020a5
 8002090:	080020b9 	.word	0x080020b9
 8002094:	4a79      	ldr	r2, [pc, #484]	@ (800227c <HAL_GPIO_Init+0x2b4>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d013      	beq.n	80020c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800209a:	e02c      	b.n	80020f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	623b      	str	r3, [r7, #32]
          break;
 80020a2:	e029      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	3304      	adds	r3, #4
 80020aa:	623b      	str	r3, [r7, #32]
          break;
 80020ac:	e024      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	3308      	adds	r3, #8
 80020b4:	623b      	str	r3, [r7, #32]
          break;
 80020b6:	e01f      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	330c      	adds	r3, #12
 80020be:	623b      	str	r3, [r7, #32]
          break;
 80020c0:	e01a      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d102      	bne.n	80020d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020ca:	2304      	movs	r3, #4
 80020cc:	623b      	str	r3, [r7, #32]
          break;
 80020ce:	e013      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d105      	bne.n	80020e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d8:	2308      	movs	r3, #8
 80020da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69fa      	ldr	r2, [r7, #28]
 80020e0:	611a      	str	r2, [r3, #16]
          break;
 80020e2:	e009      	b.n	80020f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020e4:	2308      	movs	r3, #8
 80020e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	69fa      	ldr	r2, [r7, #28]
 80020ec:	615a      	str	r2, [r3, #20]
          break;
 80020ee:	e003      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020f0:	2300      	movs	r3, #0
 80020f2:	623b      	str	r3, [r7, #32]
          break;
 80020f4:	e000      	b.n	80020f8 <HAL_GPIO_Init+0x130>
          break;
 80020f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	2bff      	cmp	r3, #255	@ 0xff
 80020fc:	d801      	bhi.n	8002102 <HAL_GPIO_Init+0x13a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	e001      	b.n	8002106 <HAL_GPIO_Init+0x13e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3304      	adds	r3, #4
 8002106:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	2bff      	cmp	r3, #255	@ 0xff
 800210c:	d802      	bhi.n	8002114 <HAL_GPIO_Init+0x14c>
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	e002      	b.n	800211a <HAL_GPIO_Init+0x152>
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	3b08      	subs	r3, #8
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	210f      	movs	r1, #15
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	401a      	ands	r2, r3
 800212c:	6a39      	ldr	r1, [r7, #32]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	431a      	orrs	r2, r3
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 80b1 	beq.w	80022aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002148:	4b4d      	ldr	r3, [pc, #308]	@ (8002280 <HAL_GPIO_Init+0x2b8>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a4c      	ldr	r2, [pc, #304]	@ (8002280 <HAL_GPIO_Init+0x2b8>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6193      	str	r3, [r2, #24]
 8002154:	4b4a      	ldr	r3, [pc, #296]	@ (8002280 <HAL_GPIO_Init+0x2b8>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002160:	4a48      	ldr	r2, [pc, #288]	@ (8002284 <HAL_GPIO_Init+0x2bc>)
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	089b      	lsrs	r3, r3, #2
 8002166:	3302      	adds	r3, #2
 8002168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4013      	ands	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a40      	ldr	r2, [pc, #256]	@ (8002288 <HAL_GPIO_Init+0x2c0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d013      	beq.n	80021b4 <HAL_GPIO_Init+0x1ec>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a3f      	ldr	r2, [pc, #252]	@ (800228c <HAL_GPIO_Init+0x2c4>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d00d      	beq.n	80021b0 <HAL_GPIO_Init+0x1e8>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a3e      	ldr	r2, [pc, #248]	@ (8002290 <HAL_GPIO_Init+0x2c8>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d007      	beq.n	80021ac <HAL_GPIO_Init+0x1e4>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a3d      	ldr	r2, [pc, #244]	@ (8002294 <HAL_GPIO_Init+0x2cc>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d101      	bne.n	80021a8 <HAL_GPIO_Init+0x1e0>
 80021a4:	2303      	movs	r3, #3
 80021a6:	e006      	b.n	80021b6 <HAL_GPIO_Init+0x1ee>
 80021a8:	2304      	movs	r3, #4
 80021aa:	e004      	b.n	80021b6 <HAL_GPIO_Init+0x1ee>
 80021ac:	2302      	movs	r3, #2
 80021ae:	e002      	b.n	80021b6 <HAL_GPIO_Init+0x1ee>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <HAL_GPIO_Init+0x1ee>
 80021b4:	2300      	movs	r3, #0
 80021b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b8:	f002 0203 	and.w	r2, r2, #3
 80021bc:	0092      	lsls	r2, r2, #2
 80021be:	4093      	lsls	r3, r2
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021c6:	492f      	ldr	r1, [pc, #188]	@ (8002284 <HAL_GPIO_Init+0x2bc>)
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	3302      	adds	r3, #2
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d006      	beq.n	80021ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	492c      	ldr	r1, [pc, #176]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	608b      	str	r3, [r1, #8]
 80021ec:	e006      	b.n	80021fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4928      	ldr	r1, [pc, #160]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d006      	beq.n	8002216 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002208:	4b23      	ldr	r3, [pc, #140]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	4922      	ldr	r1, [pc, #136]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	60cb      	str	r3, [r1, #12]
 8002214:	e006      	b.n	8002224 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002216:	4b20      	ldr	r3, [pc, #128]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	43db      	mvns	r3, r3
 800221e:	491e      	ldr	r1, [pc, #120]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002220:	4013      	ands	r3, r2
 8002222:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d006      	beq.n	800223e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002230:	4b19      	ldr	r3, [pc, #100]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	4918      	ldr	r1, [pc, #96]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]
 800223c:	e006      	b.n	800224c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800223e:	4b16      	ldr	r3, [pc, #88]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	43db      	mvns	r3, r3
 8002246:	4914      	ldr	r1, [pc, #80]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 8002248:	4013      	ands	r3, r2
 800224a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d021      	beq.n	800229c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002258:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	490e      	ldr	r1, [pc, #56]	@ (8002298 <HAL_GPIO_Init+0x2d0>)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]
 8002264:	e021      	b.n	80022aa <HAL_GPIO_Init+0x2e2>
 8002266:	bf00      	nop
 8002268:	10320000 	.word	0x10320000
 800226c:	10310000 	.word	0x10310000
 8002270:	10220000 	.word	0x10220000
 8002274:	10210000 	.word	0x10210000
 8002278:	10120000 	.word	0x10120000
 800227c:	10110000 	.word	0x10110000
 8002280:	40021000 	.word	0x40021000
 8002284:	40010000 	.word	0x40010000
 8002288:	40010800 	.word	0x40010800
 800228c:	40010c00 	.word	0x40010c00
 8002290:	40011000 	.word	0x40011000
 8002294:	40011400 	.word	0x40011400
 8002298:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800229c:	4b0b      	ldr	r3, [pc, #44]	@ (80022cc <HAL_GPIO_Init+0x304>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	4909      	ldr	r1, [pc, #36]	@ (80022cc <HAL_GPIO_Init+0x304>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	3301      	adds	r3, #1
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b6:	fa22 f303 	lsr.w	r3, r2, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f47f ae8e 	bne.w	8001fdc <HAL_GPIO_Init+0x14>
  }
}
 80022c0:	bf00      	nop
 80022c2:	bf00      	nop
 80022c4:	372c      	adds	r7, #44	@ 0x2c
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr
 80022cc:	40010400 	.word	0x40010400

080022d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	807b      	strh	r3, [r7, #2]
 80022dc:	4613      	mov	r3, r2
 80022de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022e0:	787b      	ldrb	r3, [r7, #1]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022e6:	887a      	ldrh	r2, [r7, #2]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022ec:	e003      	b.n	80022f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022ee:	887b      	ldrh	r3, [r7, #2]
 80022f0:	041a      	lsls	r2, r3, #16
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	611a      	str	r2, [r3, #16]
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e272      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 8087 	beq.w	800242e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002320:	4b92      	ldr	r3, [pc, #584]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 030c 	and.w	r3, r3, #12
 8002328:	2b04      	cmp	r3, #4
 800232a:	d00c      	beq.n	8002346 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800232c:	4b8f      	ldr	r3, [pc, #572]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 030c 	and.w	r3, r3, #12
 8002334:	2b08      	cmp	r3, #8
 8002336:	d112      	bne.n	800235e <HAL_RCC_OscConfig+0x5e>
 8002338:	4b8c      	ldr	r3, [pc, #560]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002344:	d10b      	bne.n	800235e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002346:	4b89      	ldr	r3, [pc, #548]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d06c      	beq.n	800242c <HAL_RCC_OscConfig+0x12c>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d168      	bne.n	800242c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e24c      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002366:	d106      	bne.n	8002376 <HAL_RCC_OscConfig+0x76>
 8002368:	4b80      	ldr	r3, [pc, #512]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a7f      	ldr	r2, [pc, #508]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800236e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	e02e      	b.n	80023d4 <HAL_RCC_OscConfig+0xd4>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10c      	bne.n	8002398 <HAL_RCC_OscConfig+0x98>
 800237e:	4b7b      	ldr	r3, [pc, #492]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a7a      	ldr	r2, [pc, #488]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002384:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002388:	6013      	str	r3, [r2, #0]
 800238a:	4b78      	ldr	r3, [pc, #480]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a77      	ldr	r2, [pc, #476]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002390:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	e01d      	b.n	80023d4 <HAL_RCC_OscConfig+0xd4>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023a0:	d10c      	bne.n	80023bc <HAL_RCC_OscConfig+0xbc>
 80023a2:	4b72      	ldr	r3, [pc, #456]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a71      	ldr	r2, [pc, #452]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023ac:	6013      	str	r3, [r2, #0]
 80023ae:	4b6f      	ldr	r3, [pc, #444]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a6e      	ldr	r2, [pc, #440]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	e00b      	b.n	80023d4 <HAL_RCC_OscConfig+0xd4>
 80023bc:	4b6b      	ldr	r3, [pc, #428]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a6a      	ldr	r2, [pc, #424]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023c6:	6013      	str	r3, [r2, #0]
 80023c8:	4b68      	ldr	r3, [pc, #416]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a67      	ldr	r2, [pc, #412]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d013      	beq.n	8002404 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7ff faca 	bl	8001974 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e4:	f7ff fac6 	bl	8001974 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b64      	cmp	r3, #100	@ 0x64
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e200      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	4b5d      	ldr	r3, [pc, #372]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f0      	beq.n	80023e4 <HAL_RCC_OscConfig+0xe4>
 8002402:	e014      	b.n	800242e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002404:	f7ff fab6 	bl	8001974 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800240c:	f7ff fab2 	bl	8001974 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	@ 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e1ec      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800241e:	4b53      	ldr	r3, [pc, #332]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x10c>
 800242a:	e000      	b.n	800242e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800242c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d063      	beq.n	8002502 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800243a:	4b4c      	ldr	r3, [pc, #304]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 030c 	and.w	r3, r3, #12
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00b      	beq.n	800245e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002446:	4b49      	ldr	r3, [pc, #292]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 030c 	and.w	r3, r3, #12
 800244e:	2b08      	cmp	r3, #8
 8002450:	d11c      	bne.n	800248c <HAL_RCC_OscConfig+0x18c>
 8002452:	4b46      	ldr	r3, [pc, #280]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d116      	bne.n	800248c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800245e:	4b43      	ldr	r3, [pc, #268]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <HAL_RCC_OscConfig+0x176>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d001      	beq.n	8002476 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e1c0      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002476:	4b3d      	ldr	r3, [pc, #244]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4939      	ldr	r1, [pc, #228]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002486:	4313      	orrs	r3, r2
 8002488:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800248a:	e03a      	b.n	8002502 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d020      	beq.n	80024d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002494:	4b36      	ldr	r3, [pc, #216]	@ (8002570 <HAL_RCC_OscConfig+0x270>)
 8002496:	2201      	movs	r2, #1
 8002498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249a:	f7ff fa6b 	bl	8001974 <HAL_GetTick>
 800249e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024a2:	f7ff fa67 	bl	8001974 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e1a1      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	4b2d      	ldr	r3, [pc, #180]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0f0      	beq.n	80024a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c0:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4927      	ldr	r1, [pc, #156]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	600b      	str	r3, [r1, #0]
 80024d4:	e015      	b.n	8002502 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024d6:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <HAL_RCC_OscConfig+0x270>)
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024dc:	f7ff fa4a 	bl	8001974 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024e4:	f7ff fa46 	bl	8001974 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e180      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024f6:	4b1d      	ldr	r3, [pc, #116]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d03a      	beq.n	8002584 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d019      	beq.n	800254a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002516:	4b17      	ldr	r3, [pc, #92]	@ (8002574 <HAL_RCC_OscConfig+0x274>)
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251c:	f7ff fa2a 	bl	8001974 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002524:	f7ff fa26 	bl	8001974 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e160      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <HAL_RCC_OscConfig+0x26c>)
 8002538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002542:	2001      	movs	r0, #1
 8002544:	f000 fa9c 	bl	8002a80 <RCC_Delay>
 8002548:	e01c      	b.n	8002584 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800254a:	4b0a      	ldr	r3, [pc, #40]	@ (8002574 <HAL_RCC_OscConfig+0x274>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002550:	f7ff fa10 	bl	8001974 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002556:	e00f      	b.n	8002578 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002558:	f7ff fa0c 	bl	8001974 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d908      	bls.n	8002578 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e146      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000
 8002570:	42420000 	.word	0x42420000
 8002574:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002578:	4b92      	ldr	r3, [pc, #584]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e9      	bne.n	8002558 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 80a6 	beq.w	80026de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002596:	4b8b      	ldr	r3, [pc, #556]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10d      	bne.n	80025be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	4b88      	ldr	r3, [pc, #544]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a87      	ldr	r2, [pc, #540]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b85      	ldr	r3, [pc, #532]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ba:	2301      	movs	r3, #1
 80025bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025be:	4b82      	ldr	r3, [pc, #520]	@ (80027c8 <HAL_RCC_OscConfig+0x4c8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d118      	bne.n	80025fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ca:	4b7f      	ldr	r3, [pc, #508]	@ (80027c8 <HAL_RCC_OscConfig+0x4c8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a7e      	ldr	r2, [pc, #504]	@ (80027c8 <HAL_RCC_OscConfig+0x4c8>)
 80025d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025d6:	f7ff f9cd 	bl	8001974 <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025de:	f7ff f9c9 	bl	8001974 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b64      	cmp	r3, #100	@ 0x64
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e103      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f0:	4b75      	ldr	r3, [pc, #468]	@ (80027c8 <HAL_RCC_OscConfig+0x4c8>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d106      	bne.n	8002612 <HAL_RCC_OscConfig+0x312>
 8002604:	4b6f      	ldr	r3, [pc, #444]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	4a6e      	ldr	r2, [pc, #440]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	6213      	str	r3, [r2, #32]
 8002610:	e02d      	b.n	800266e <HAL_RCC_OscConfig+0x36e>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10c      	bne.n	8002634 <HAL_RCC_OscConfig+0x334>
 800261a:	4b6a      	ldr	r3, [pc, #424]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	4a69      	ldr	r2, [pc, #420]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002620:	f023 0301 	bic.w	r3, r3, #1
 8002624:	6213      	str	r3, [r2, #32]
 8002626:	4b67      	ldr	r3, [pc, #412]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	4a66      	ldr	r2, [pc, #408]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800262c:	f023 0304 	bic.w	r3, r3, #4
 8002630:	6213      	str	r3, [r2, #32]
 8002632:	e01c      	b.n	800266e <HAL_RCC_OscConfig+0x36e>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	2b05      	cmp	r3, #5
 800263a:	d10c      	bne.n	8002656 <HAL_RCC_OscConfig+0x356>
 800263c:	4b61      	ldr	r3, [pc, #388]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	4a60      	ldr	r2, [pc, #384]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002642:	f043 0304 	orr.w	r3, r3, #4
 8002646:	6213      	str	r3, [r2, #32]
 8002648:	4b5e      	ldr	r3, [pc, #376]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	4a5d      	ldr	r2, [pc, #372]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6213      	str	r3, [r2, #32]
 8002654:	e00b      	b.n	800266e <HAL_RCC_OscConfig+0x36e>
 8002656:	4b5b      	ldr	r3, [pc, #364]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	4a5a      	ldr	r2, [pc, #360]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800265c:	f023 0301 	bic.w	r3, r3, #1
 8002660:	6213      	str	r3, [r2, #32]
 8002662:	4b58      	ldr	r3, [pc, #352]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	4a57      	ldr	r2, [pc, #348]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002668:	f023 0304 	bic.w	r3, r3, #4
 800266c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d015      	beq.n	80026a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002676:	f7ff f97d 	bl	8001974 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800267c:	e00a      	b.n	8002694 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800267e:	f7ff f979 	bl	8001974 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800268c:	4293      	cmp	r3, r2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e0b1      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002694:	4b4b      	ldr	r3, [pc, #300]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	f003 0302 	and.w	r3, r3, #2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d0ee      	beq.n	800267e <HAL_RCC_OscConfig+0x37e>
 80026a0:	e014      	b.n	80026cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a2:	f7ff f967 	bl	8001974 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026a8:	e00a      	b.n	80026c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026aa:	f7ff f963 	bl	8001974 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e09b      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026c0:	4b40      	ldr	r3, [pc, #256]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1ee      	bne.n	80026aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026cc:	7dfb      	ldrb	r3, [r7, #23]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d105      	bne.n	80026de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d2:	4b3c      	ldr	r3, [pc, #240]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	4a3b      	ldr	r2, [pc, #236]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f000 8087 	beq.w	80027f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026e8:	4b36      	ldr	r3, [pc, #216]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 030c 	and.w	r3, r3, #12
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d061      	beq.n	80027b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d146      	bne.n	800278a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fc:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <HAL_RCC_OscConfig+0x4cc>)
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002702:	f7ff f937 	bl	8001974 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800270a:	f7ff f933 	bl	8001974 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e06d      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271c:	4b29      	ldr	r3, [pc, #164]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1f0      	bne.n	800270a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002730:	d108      	bne.n	8002744 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002732:	4b24      	ldr	r3, [pc, #144]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	4921      	ldr	r1, [pc, #132]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	4313      	orrs	r3, r2
 8002742:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002744:	4b1f      	ldr	r3, [pc, #124]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a19      	ldr	r1, [r3, #32]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002754:	430b      	orrs	r3, r1
 8002756:	491b      	ldr	r1, [pc, #108]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	4313      	orrs	r3, r2
 800275a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800275c:	4b1b      	ldr	r3, [pc, #108]	@ (80027cc <HAL_RCC_OscConfig+0x4cc>)
 800275e:	2201      	movs	r2, #1
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002762:	f7ff f907 	bl	8001974 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276a:	f7ff f903 	bl	8001974 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e03d      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800277c:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0x46a>
 8002788:	e035      	b.n	80027f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <HAL_RCC_OscConfig+0x4cc>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002790:	f7ff f8f0 	bl	8001974 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002798:	f7ff f8ec 	bl	8001974 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e026      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <HAL_RCC_OscConfig+0x4c4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x498>
 80027b6:	e01e      	b.n	80027f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d107      	bne.n	80027d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e019      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40007000 	.word	0x40007000
 80027cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <HAL_RCC_OscConfig+0x500>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d001      	beq.n	80027f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40021000 	.word	0x40021000

08002804 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e0d0      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002818:	4b6a      	ldr	r3, [pc, #424]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d910      	bls.n	8002848 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002826:	4b67      	ldr	r3, [pc, #412]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f023 0207 	bic.w	r2, r3, #7
 800282e:	4965      	ldr	r1, [pc, #404]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	4313      	orrs	r3, r2
 8002834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002836:	4b63      	ldr	r3, [pc, #396]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	429a      	cmp	r2, r3
 8002842:	d001      	beq.n	8002848 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e0b8      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d020      	beq.n	8002896 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b00      	cmp	r3, #0
 800285e:	d005      	beq.n	800286c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002860:	4b59      	ldr	r3, [pc, #356]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4a58      	ldr	r2, [pc, #352]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800286a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002878:	4b53      	ldr	r3, [pc, #332]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a52      	ldr	r2, [pc, #328]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002882:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002884:	4b50      	ldr	r3, [pc, #320]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	494d      	ldr	r1, [pc, #308]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d040      	beq.n	8002924 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d107      	bne.n	80028ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	4b47      	ldr	r3, [pc, #284]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d115      	bne.n	80028e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e07f      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d107      	bne.n	80028d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c2:	4b41      	ldr	r3, [pc, #260]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e073      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d2:	4b3d      	ldr	r3, [pc, #244]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e06b      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028e2:	4b39      	ldr	r3, [pc, #228]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f023 0203 	bic.w	r2, r3, #3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	4936      	ldr	r1, [pc, #216]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028f4:	f7ff f83e 	bl	8001974 <HAL_GetTick>
 80028f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028fa:	e00a      	b.n	8002912 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028fc:	f7ff f83a 	bl	8001974 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800290a:	4293      	cmp	r3, r2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e053      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002912:	4b2d      	ldr	r3, [pc, #180]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 020c 	and.w	r2, r3, #12
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	429a      	cmp	r2, r3
 8002922:	d1eb      	bne.n	80028fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002924:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	683a      	ldr	r2, [r7, #0]
 800292e:	429a      	cmp	r2, r3
 8002930:	d210      	bcs.n	8002954 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002932:	4b24      	ldr	r3, [pc, #144]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 0207 	bic.w	r2, r3, #7
 800293a:	4922      	ldr	r1, [pc, #136]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	4313      	orrs	r3, r2
 8002940:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	d001      	beq.n	8002954 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e032      	b.n	80029ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002960:	4b19      	ldr	r3, [pc, #100]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	4916      	ldr	r1, [pc, #88]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	4313      	orrs	r3, r2
 8002970:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0308 	and.w	r3, r3, #8
 800297a:	2b00      	cmp	r3, #0
 800297c:	d009      	beq.n	8002992 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800297e:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	490e      	ldr	r1, [pc, #56]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	4313      	orrs	r3, r2
 8002990:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002992:	f000 f821 	bl	80029d8 <HAL_RCC_GetSysClockFreq>
 8002996:	4602      	mov	r2, r0
 8002998:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	091b      	lsrs	r3, r3, #4
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	490a      	ldr	r1, [pc, #40]	@ (80029cc <HAL_RCC_ClockConfig+0x1c8>)
 80029a4:	5ccb      	ldrb	r3, [r1, r3]
 80029a6:	fa22 f303 	lsr.w	r3, r2, r3
 80029aa:	4a09      	ldr	r2, [pc, #36]	@ (80029d0 <HAL_RCC_ClockConfig+0x1cc>)
 80029ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_RCC_ClockConfig+0x1d0>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe ff9c 	bl	80018f0 <HAL_InitTick>

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40022000 	.word	0x40022000
 80029c8:	40021000 	.word	0x40021000
 80029cc:	08005688 	.word	0x08005688
 80029d0:	20000004 	.word	0x20000004
 80029d4:	20000008 	.word	0x20000008

080029d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	b087      	sub	sp, #28
 80029dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	2300      	movs	r3, #0
 80029ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80029f2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x94>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f003 030c 	and.w	r3, r3, #12
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	d002      	beq.n	8002a08 <HAL_RCC_GetSysClockFreq+0x30>
 8002a02:	2b08      	cmp	r3, #8
 8002a04:	d003      	beq.n	8002a0e <HAL_RCC_GetSysClockFreq+0x36>
 8002a06:	e027      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a08:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a0a:	613b      	str	r3, [r7, #16]
      break;
 8002a0c:	e027      	b.n	8002a5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	0c9b      	lsrs	r3, r3, #18
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	4a17      	ldr	r2, [pc, #92]	@ (8002a74 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a18:	5cd3      	ldrb	r3, [r2, r3]
 8002a1a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d010      	beq.n	8002a48 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a26:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x94>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	0c5b      	lsrs	r3, r3, #17
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	4a11      	ldr	r2, [pc, #68]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a32:	5cd3      	ldrb	r3, [r2, r3]
 8002a34:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a0d      	ldr	r2, [pc, #52]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a3a:	fb03 f202 	mul.w	r2, r3, r2
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	e004      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a4c:	fb02 f303 	mul.w	r3, r2, r3
 8002a50:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	613b      	str	r3, [r7, #16]
      break;
 8002a56:	e002      	b.n	8002a5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a5a:	613b      	str	r3, [r7, #16]
      break;
 8002a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a5e:	693b      	ldr	r3, [r7, #16]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	371c      	adds	r7, #28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	007a1200 	.word	0x007a1200
 8002a74:	08005698 	.word	0x08005698
 8002a78:	080056a8 	.word	0x080056a8
 8002a7c:	003d0900 	.word	0x003d0900

08002a80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a88:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <RCC_Delay+0x34>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab8 <RCC_Delay+0x38>)
 8002a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a92:	0a5b      	lsrs	r3, r3, #9
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	fb02 f303 	mul.w	r3, r2, r3
 8002a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a9c:	bf00      	nop
  }
  while (Delay --);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1e5a      	subs	r2, r3, #1
 8002aa2:	60fa      	str	r2, [r7, #12]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1f9      	bne.n	8002a9c <RCC_Delay+0x1c>
}
 8002aa8:	bf00      	nop
 8002aaa:	bf00      	nop
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr
 8002ab4:	20000004 	.word	0x20000004
 8002ab8:	10624dd3 	.word	0x10624dd3

08002abc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e076      	b.n	8002bbc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d108      	bne.n	8002ae8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ade:	d009      	beq.n	8002af4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	61da      	str	r2, [r3, #28]
 8002ae6:	e005      	b.n	8002af4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d106      	bne.n	8002b14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7fe fdd8 	bl	80016c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	431a      	orrs	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b78:	ea42 0103 	orr.w	r1, r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	0c1a      	lsrs	r2, r3, #16
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f002 0204 	and.w	r2, r2, #4
 8002b9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69da      	ldr	r2, [r3, #28]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002baa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bd4:	f7fe fece 	bl	8001974 <HAL_GetTick>
 8002bd8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002bda:	88fb      	ldrh	r3, [r7, #6]
 8002bdc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d001      	beq.n	8002bee <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002bea:	2302      	movs	r3, #2
 8002bec:	e12a      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d002      	beq.n	8002bfa <HAL_SPI_Transmit+0x36>
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e122      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_SPI_Transmit+0x48>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e11b      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2203      	movs	r2, #3
 8002c18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	88fa      	ldrh	r2, [r7, #6]
 8002c2c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	88fa      	ldrh	r2, [r7, #6]
 8002c32:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c5a:	d10f      	bne.n	8002c7c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c6a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c7a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c86:	2b40      	cmp	r3, #64	@ 0x40
 8002c88:	d007      	beq.n	8002c9a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ca2:	d152      	bne.n	8002d4a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <HAL_SPI_Transmit+0xee>
 8002cac:	8b7b      	ldrh	r3, [r7, #26]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d145      	bne.n	8002d3e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	881a      	ldrh	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	1c9a      	adds	r2, r3, #2
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cd6:	e032      	b.n	8002d3e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d112      	bne.n	8002d0c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	881a      	ldrh	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	1c9a      	adds	r2, r3, #2
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	3b01      	subs	r3, #1
 8002d04:	b29a      	uxth	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d0a:	e018      	b.n	8002d3e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d0c:	f7fe fe32 	bl	8001974 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d803      	bhi.n	8002d24 <HAL_SPI_Transmit+0x160>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d22:	d102      	bne.n	8002d2a <HAL_SPI_Transmit+0x166>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d109      	bne.n	8002d3e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e082      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1c7      	bne.n	8002cd8 <HAL_SPI_Transmit+0x114>
 8002d48:	e053      	b.n	8002df2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d002      	beq.n	8002d58 <HAL_SPI_Transmit+0x194>
 8002d52:	8b7b      	ldrh	r3, [r7, #26]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d147      	bne.n	8002de8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	330c      	adds	r3, #12
 8002d62:	7812      	ldrb	r2, [r2, #0]
 8002d64:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	1c5a      	adds	r2, r3, #1
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d7e:	e033      	b.n	8002de8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d113      	bne.n	8002db6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	330c      	adds	r3, #12
 8002d98:	7812      	ldrb	r2, [r2, #0]
 8002d9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	3b01      	subs	r3, #1
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002db4:	e018      	b.n	8002de8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002db6:	f7fe fddd 	bl	8001974 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d803      	bhi.n	8002dce <HAL_SPI_Transmit+0x20a>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dcc:	d102      	bne.n	8002dd4 <HAL_SPI_Transmit+0x210>
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d109      	bne.n	8002de8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e02d      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1c6      	bne.n	8002d80 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	6839      	ldr	r1, [r7, #0]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f9f6 	bl	80031e8 <SPI_EndRxTxTransaction>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2220      	movs	r2, #32
 8002e06:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10a      	bne.n	8002e26 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	617b      	str	r3, [r7, #20]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
  }
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3720      	adds	r7, #32
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	4613      	mov	r3, r2
 8002e58:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d001      	beq.n	8002e6a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8002e66:	2302      	movs	r3, #2
 8002e68:	e097      	b.n	8002f9a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <HAL_SPI_Transmit_DMA+0x2a>
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e08f      	b.n	8002f9a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_SPI_Transmit_DMA+0x3c>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e088      	b.n	8002f9a <HAL_SPI_Transmit_DMA+0x14e>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2203      	movs	r2, #3
 8002e94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	88fa      	ldrh	r2, [r7, #6]
 8002eae:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ed6:	d10f      	bne.n	8002ef8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ee6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ef6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002efc:	4a29      	ldr	r2, [pc, #164]	@ (8002fa4 <HAL_SPI_Transmit_DMA+0x158>)
 8002efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f04:	4a28      	ldr	r2, [pc, #160]	@ (8002fa8 <HAL_SPI_Transmit_DMA+0x15c>)
 8002f06:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f0c:	4a27      	ldr	r2, [pc, #156]	@ (8002fac <HAL_SPI_Transmit_DMA+0x160>)
 8002f0e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f14:	2200      	movs	r2, #0
 8002f16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f20:	4619      	mov	r1, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	330c      	adds	r3, #12
 8002f28:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f2e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002f30:	f7fe feb6 	bl	8001ca0 <HAL_DMA_Start_IT>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00b      	beq.n	8002f52 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3e:	f043 0210 	orr.w	r2, r3, #16
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e023      	b.n	8002f9a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f5c:	2b40      	cmp	r3, #64	@ 0x40
 8002f5e:	d007      	beq.n	8002f70 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f6e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0220 	orr.w	r2, r2, #32
 8002f86:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0202 	orr.w	r2, r2, #2
 8002f96:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	0800307b 	.word	0x0800307b
 8002fa8:	08002fd5 	.word	0x08002fd5
 8002fac:	08003097 	.word	0x08003097

08002fb0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fe2:	f7fe fcc7 	bl	8001974 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b20      	cmp	r3, #32
 8002ff4:	d03b      	beq.n	800306e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0220 	bic.w	r2, r2, #32
 8003004:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0202 	bic.w	r2, r2, #2
 8003014:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	2164      	movs	r1, #100	@ 0x64
 800301a:	6978      	ldr	r0, [r7, #20]
 800301c:	f000 f8e4 	bl	80031e8 <SPI_EndRxTxTransaction>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302a:	f043 0220 	orr.w	r2, r3, #32
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10a      	bne.n	8003050 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800303a:	2300      	movs	r3, #0
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	2200      	movs	r2, #0
 8003054:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003066:	6978      	ldr	r0, [r7, #20]
 8003068:	f7ff ffab 	bl	8002fc2 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800306c:	e002      	b.n	8003074 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800306e:	6978      	ldr	r0, [r7, #20]
 8003070:	f7fd fc72 	bl	8000958 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f7ff ff91 	bl	8002fb0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b084      	sub	sp, #16
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0203 	bic.w	r2, r2, #3
 80030b2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f043 0210 	orr.w	r2, r3, #16
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f7ff ff7a 	bl	8002fc2 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	4613      	mov	r3, r2
 80030e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030e8:	f7fe fc44 	bl	8001974 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	4413      	add	r3, r2
 80030f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80030f8:	f7fe fc3c 	bl	8001974 <HAL_GetTick>
 80030fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80030fe:	4b39      	ldr	r3, [pc, #228]	@ (80031e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	015b      	lsls	r3, r3, #5
 8003104:	0d1b      	lsrs	r3, r3, #20
 8003106:	69fa      	ldr	r2, [r7, #28]
 8003108:	fb02 f303 	mul.w	r3, r2, r3
 800310c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800310e:	e054      	b.n	80031ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003116:	d050      	beq.n	80031ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003118:	f7fe fc2c 	bl	8001974 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	69fa      	ldr	r2, [r7, #28]
 8003124:	429a      	cmp	r2, r3
 8003126:	d902      	bls.n	800312e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d13d      	bne.n	80031aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800313c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003146:	d111      	bne.n	800316c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003150:	d004      	beq.n	800315c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800315a:	d107      	bne.n	800316c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800316a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003174:	d10f      	bne.n	8003196 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003194:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e017      	b.n	80031da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4013      	ands	r3, r2
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d19b      	bne.n	8003110 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3720      	adds	r7, #32
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000004 	.word	0x20000004

080031e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af02      	add	r7, sp, #8
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2201      	movs	r2, #1
 80031fc:	2102      	movs	r1, #2
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f7ff ff6a 	bl	80030d8 <SPI_WaitFlagStateUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320e:	f043 0220 	orr.w	r2, r3, #32
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e013      	b.n	8003242 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2200      	movs	r2, #0
 8003222:	2180      	movs	r1, #128	@ 0x80
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f7ff ff57 	bl	80030d8 <SPI_WaitFlagStateUntilTimeout>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003234:	f043 0220 	orr.w	r2, r3, #32
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e000      	b.n	8003242 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <siprintf>:
 800324c:	b40e      	push	{r1, r2, r3}
 800324e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003252:	b510      	push	{r4, lr}
 8003254:	2400      	movs	r4, #0
 8003256:	b09d      	sub	sp, #116	@ 0x74
 8003258:	ab1f      	add	r3, sp, #124	@ 0x7c
 800325a:	9002      	str	r0, [sp, #8]
 800325c:	9006      	str	r0, [sp, #24]
 800325e:	9107      	str	r1, [sp, #28]
 8003260:	9104      	str	r1, [sp, #16]
 8003262:	4809      	ldr	r0, [pc, #36]	@ (8003288 <siprintf+0x3c>)
 8003264:	4909      	ldr	r1, [pc, #36]	@ (800328c <siprintf+0x40>)
 8003266:	f853 2b04 	ldr.w	r2, [r3], #4
 800326a:	9105      	str	r1, [sp, #20]
 800326c:	6800      	ldr	r0, [r0, #0]
 800326e:	a902      	add	r1, sp, #8
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003274:	f000 f992 	bl	800359c <_svfiprintf_r>
 8003278:	9b02      	ldr	r3, [sp, #8]
 800327a:	701c      	strb	r4, [r3, #0]
 800327c:	b01d      	add	sp, #116	@ 0x74
 800327e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003282:	b003      	add	sp, #12
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	20000010 	.word	0x20000010
 800328c:	ffff0208 	.word	0xffff0208

08003290 <memset>:
 8003290:	4603      	mov	r3, r0
 8003292:	4402      	add	r2, r0
 8003294:	4293      	cmp	r3, r2
 8003296:	d100      	bne.n	800329a <memset+0xa>
 8003298:	4770      	bx	lr
 800329a:	f803 1b01 	strb.w	r1, [r3], #1
 800329e:	e7f9      	b.n	8003294 <memset+0x4>

080032a0 <__errno>:
 80032a0:	4b01      	ldr	r3, [pc, #4]	@ (80032a8 <__errno+0x8>)
 80032a2:	6818      	ldr	r0, [r3, #0]
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20000010 	.word	0x20000010

080032ac <__libc_init_array>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	2600      	movs	r6, #0
 80032b0:	4d0c      	ldr	r5, [pc, #48]	@ (80032e4 <__libc_init_array+0x38>)
 80032b2:	4c0d      	ldr	r4, [pc, #52]	@ (80032e8 <__libc_init_array+0x3c>)
 80032b4:	1b64      	subs	r4, r4, r5
 80032b6:	10a4      	asrs	r4, r4, #2
 80032b8:	42a6      	cmp	r6, r4
 80032ba:	d109      	bne.n	80032d0 <__libc_init_array+0x24>
 80032bc:	f000 fc76 	bl	8003bac <_init>
 80032c0:	2600      	movs	r6, #0
 80032c2:	4d0a      	ldr	r5, [pc, #40]	@ (80032ec <__libc_init_array+0x40>)
 80032c4:	4c0a      	ldr	r4, [pc, #40]	@ (80032f0 <__libc_init_array+0x44>)
 80032c6:	1b64      	subs	r4, r4, r5
 80032c8:	10a4      	asrs	r4, r4, #2
 80032ca:	42a6      	cmp	r6, r4
 80032cc:	d105      	bne.n	80032da <__libc_init_array+0x2e>
 80032ce:	bd70      	pop	{r4, r5, r6, pc}
 80032d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80032d4:	4798      	blx	r3
 80032d6:	3601      	adds	r6, #1
 80032d8:	e7ee      	b.n	80032b8 <__libc_init_array+0xc>
 80032da:	f855 3b04 	ldr.w	r3, [r5], #4
 80032de:	4798      	blx	r3
 80032e0:	3601      	adds	r6, #1
 80032e2:	e7f2      	b.n	80032ca <__libc_init_array+0x1e>
 80032e4:	080056e0 	.word	0x080056e0
 80032e8:	080056e0 	.word	0x080056e0
 80032ec:	080056e0 	.word	0x080056e0
 80032f0:	080056e4 	.word	0x080056e4

080032f4 <__retarget_lock_acquire_recursive>:
 80032f4:	4770      	bx	lr

080032f6 <__retarget_lock_release_recursive>:
 80032f6:	4770      	bx	lr

080032f8 <_free_r>:
 80032f8:	b538      	push	{r3, r4, r5, lr}
 80032fa:	4605      	mov	r5, r0
 80032fc:	2900      	cmp	r1, #0
 80032fe:	d040      	beq.n	8003382 <_free_r+0x8a>
 8003300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003304:	1f0c      	subs	r4, r1, #4
 8003306:	2b00      	cmp	r3, #0
 8003308:	bfb8      	it	lt
 800330a:	18e4      	addlt	r4, r4, r3
 800330c:	f000 f8de 	bl	80034cc <__malloc_lock>
 8003310:	4a1c      	ldr	r2, [pc, #112]	@ (8003384 <_free_r+0x8c>)
 8003312:	6813      	ldr	r3, [r2, #0]
 8003314:	b933      	cbnz	r3, 8003324 <_free_r+0x2c>
 8003316:	6063      	str	r3, [r4, #4]
 8003318:	6014      	str	r4, [r2, #0]
 800331a:	4628      	mov	r0, r5
 800331c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003320:	f000 b8da 	b.w	80034d8 <__malloc_unlock>
 8003324:	42a3      	cmp	r3, r4
 8003326:	d908      	bls.n	800333a <_free_r+0x42>
 8003328:	6820      	ldr	r0, [r4, #0]
 800332a:	1821      	adds	r1, r4, r0
 800332c:	428b      	cmp	r3, r1
 800332e:	bf01      	itttt	eq
 8003330:	6819      	ldreq	r1, [r3, #0]
 8003332:	685b      	ldreq	r3, [r3, #4]
 8003334:	1809      	addeq	r1, r1, r0
 8003336:	6021      	streq	r1, [r4, #0]
 8003338:	e7ed      	b.n	8003316 <_free_r+0x1e>
 800333a:	461a      	mov	r2, r3
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	b10b      	cbz	r3, 8003344 <_free_r+0x4c>
 8003340:	42a3      	cmp	r3, r4
 8003342:	d9fa      	bls.n	800333a <_free_r+0x42>
 8003344:	6811      	ldr	r1, [r2, #0]
 8003346:	1850      	adds	r0, r2, r1
 8003348:	42a0      	cmp	r0, r4
 800334a:	d10b      	bne.n	8003364 <_free_r+0x6c>
 800334c:	6820      	ldr	r0, [r4, #0]
 800334e:	4401      	add	r1, r0
 8003350:	1850      	adds	r0, r2, r1
 8003352:	4283      	cmp	r3, r0
 8003354:	6011      	str	r1, [r2, #0]
 8003356:	d1e0      	bne.n	800331a <_free_r+0x22>
 8003358:	6818      	ldr	r0, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4408      	add	r0, r1
 800335e:	6010      	str	r0, [r2, #0]
 8003360:	6053      	str	r3, [r2, #4]
 8003362:	e7da      	b.n	800331a <_free_r+0x22>
 8003364:	d902      	bls.n	800336c <_free_r+0x74>
 8003366:	230c      	movs	r3, #12
 8003368:	602b      	str	r3, [r5, #0]
 800336a:	e7d6      	b.n	800331a <_free_r+0x22>
 800336c:	6820      	ldr	r0, [r4, #0]
 800336e:	1821      	adds	r1, r4, r0
 8003370:	428b      	cmp	r3, r1
 8003372:	bf01      	itttt	eq
 8003374:	6819      	ldreq	r1, [r3, #0]
 8003376:	685b      	ldreq	r3, [r3, #4]
 8003378:	1809      	addeq	r1, r1, r0
 800337a:	6021      	streq	r1, [r4, #0]
 800337c:	6063      	str	r3, [r4, #4]
 800337e:	6054      	str	r4, [r2, #4]
 8003380:	e7cb      	b.n	800331a <_free_r+0x22>
 8003382:	bd38      	pop	{r3, r4, r5, pc}
 8003384:	20000284 	.word	0x20000284

08003388 <sbrk_aligned>:
 8003388:	b570      	push	{r4, r5, r6, lr}
 800338a:	4e0f      	ldr	r6, [pc, #60]	@ (80033c8 <sbrk_aligned+0x40>)
 800338c:	460c      	mov	r4, r1
 800338e:	6831      	ldr	r1, [r6, #0]
 8003390:	4605      	mov	r5, r0
 8003392:	b911      	cbnz	r1, 800339a <sbrk_aligned+0x12>
 8003394:	f000 fba8 	bl	8003ae8 <_sbrk_r>
 8003398:	6030      	str	r0, [r6, #0]
 800339a:	4621      	mov	r1, r4
 800339c:	4628      	mov	r0, r5
 800339e:	f000 fba3 	bl	8003ae8 <_sbrk_r>
 80033a2:	1c43      	adds	r3, r0, #1
 80033a4:	d103      	bne.n	80033ae <sbrk_aligned+0x26>
 80033a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80033aa:	4620      	mov	r0, r4
 80033ac:	bd70      	pop	{r4, r5, r6, pc}
 80033ae:	1cc4      	adds	r4, r0, #3
 80033b0:	f024 0403 	bic.w	r4, r4, #3
 80033b4:	42a0      	cmp	r0, r4
 80033b6:	d0f8      	beq.n	80033aa <sbrk_aligned+0x22>
 80033b8:	1a21      	subs	r1, r4, r0
 80033ba:	4628      	mov	r0, r5
 80033bc:	f000 fb94 	bl	8003ae8 <_sbrk_r>
 80033c0:	3001      	adds	r0, #1
 80033c2:	d1f2      	bne.n	80033aa <sbrk_aligned+0x22>
 80033c4:	e7ef      	b.n	80033a6 <sbrk_aligned+0x1e>
 80033c6:	bf00      	nop
 80033c8:	20000280 	.word	0x20000280

080033cc <_malloc_r>:
 80033cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033d0:	1ccd      	adds	r5, r1, #3
 80033d2:	f025 0503 	bic.w	r5, r5, #3
 80033d6:	3508      	adds	r5, #8
 80033d8:	2d0c      	cmp	r5, #12
 80033da:	bf38      	it	cc
 80033dc:	250c      	movcc	r5, #12
 80033de:	2d00      	cmp	r5, #0
 80033e0:	4606      	mov	r6, r0
 80033e2:	db01      	blt.n	80033e8 <_malloc_r+0x1c>
 80033e4:	42a9      	cmp	r1, r5
 80033e6:	d904      	bls.n	80033f2 <_malloc_r+0x26>
 80033e8:	230c      	movs	r3, #12
 80033ea:	6033      	str	r3, [r6, #0]
 80033ec:	2000      	movs	r0, #0
 80033ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034c8 <_malloc_r+0xfc>
 80033f6:	f000 f869 	bl	80034cc <__malloc_lock>
 80033fa:	f8d8 3000 	ldr.w	r3, [r8]
 80033fe:	461c      	mov	r4, r3
 8003400:	bb44      	cbnz	r4, 8003454 <_malloc_r+0x88>
 8003402:	4629      	mov	r1, r5
 8003404:	4630      	mov	r0, r6
 8003406:	f7ff ffbf 	bl	8003388 <sbrk_aligned>
 800340a:	1c43      	adds	r3, r0, #1
 800340c:	4604      	mov	r4, r0
 800340e:	d158      	bne.n	80034c2 <_malloc_r+0xf6>
 8003410:	f8d8 4000 	ldr.w	r4, [r8]
 8003414:	4627      	mov	r7, r4
 8003416:	2f00      	cmp	r7, #0
 8003418:	d143      	bne.n	80034a2 <_malloc_r+0xd6>
 800341a:	2c00      	cmp	r4, #0
 800341c:	d04b      	beq.n	80034b6 <_malloc_r+0xea>
 800341e:	6823      	ldr	r3, [r4, #0]
 8003420:	4639      	mov	r1, r7
 8003422:	4630      	mov	r0, r6
 8003424:	eb04 0903 	add.w	r9, r4, r3
 8003428:	f000 fb5e 	bl	8003ae8 <_sbrk_r>
 800342c:	4581      	cmp	r9, r0
 800342e:	d142      	bne.n	80034b6 <_malloc_r+0xea>
 8003430:	6821      	ldr	r1, [r4, #0]
 8003432:	4630      	mov	r0, r6
 8003434:	1a6d      	subs	r5, r5, r1
 8003436:	4629      	mov	r1, r5
 8003438:	f7ff ffa6 	bl	8003388 <sbrk_aligned>
 800343c:	3001      	adds	r0, #1
 800343e:	d03a      	beq.n	80034b6 <_malloc_r+0xea>
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	442b      	add	r3, r5
 8003444:	6023      	str	r3, [r4, #0]
 8003446:	f8d8 3000 	ldr.w	r3, [r8]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	bb62      	cbnz	r2, 80034a8 <_malloc_r+0xdc>
 800344e:	f8c8 7000 	str.w	r7, [r8]
 8003452:	e00f      	b.n	8003474 <_malloc_r+0xa8>
 8003454:	6822      	ldr	r2, [r4, #0]
 8003456:	1b52      	subs	r2, r2, r5
 8003458:	d420      	bmi.n	800349c <_malloc_r+0xd0>
 800345a:	2a0b      	cmp	r2, #11
 800345c:	d917      	bls.n	800348e <_malloc_r+0xc2>
 800345e:	1961      	adds	r1, r4, r5
 8003460:	42a3      	cmp	r3, r4
 8003462:	6025      	str	r5, [r4, #0]
 8003464:	bf18      	it	ne
 8003466:	6059      	strne	r1, [r3, #4]
 8003468:	6863      	ldr	r3, [r4, #4]
 800346a:	bf08      	it	eq
 800346c:	f8c8 1000 	streq.w	r1, [r8]
 8003470:	5162      	str	r2, [r4, r5]
 8003472:	604b      	str	r3, [r1, #4]
 8003474:	4630      	mov	r0, r6
 8003476:	f000 f82f 	bl	80034d8 <__malloc_unlock>
 800347a:	f104 000b 	add.w	r0, r4, #11
 800347e:	1d23      	adds	r3, r4, #4
 8003480:	f020 0007 	bic.w	r0, r0, #7
 8003484:	1ac2      	subs	r2, r0, r3
 8003486:	bf1c      	itt	ne
 8003488:	1a1b      	subne	r3, r3, r0
 800348a:	50a3      	strne	r3, [r4, r2]
 800348c:	e7af      	b.n	80033ee <_malloc_r+0x22>
 800348e:	6862      	ldr	r2, [r4, #4]
 8003490:	42a3      	cmp	r3, r4
 8003492:	bf0c      	ite	eq
 8003494:	f8c8 2000 	streq.w	r2, [r8]
 8003498:	605a      	strne	r2, [r3, #4]
 800349a:	e7eb      	b.n	8003474 <_malloc_r+0xa8>
 800349c:	4623      	mov	r3, r4
 800349e:	6864      	ldr	r4, [r4, #4]
 80034a0:	e7ae      	b.n	8003400 <_malloc_r+0x34>
 80034a2:	463c      	mov	r4, r7
 80034a4:	687f      	ldr	r7, [r7, #4]
 80034a6:	e7b6      	b.n	8003416 <_malloc_r+0x4a>
 80034a8:	461a      	mov	r2, r3
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	42a3      	cmp	r3, r4
 80034ae:	d1fb      	bne.n	80034a8 <_malloc_r+0xdc>
 80034b0:	2300      	movs	r3, #0
 80034b2:	6053      	str	r3, [r2, #4]
 80034b4:	e7de      	b.n	8003474 <_malloc_r+0xa8>
 80034b6:	230c      	movs	r3, #12
 80034b8:	4630      	mov	r0, r6
 80034ba:	6033      	str	r3, [r6, #0]
 80034bc:	f000 f80c 	bl	80034d8 <__malloc_unlock>
 80034c0:	e794      	b.n	80033ec <_malloc_r+0x20>
 80034c2:	6005      	str	r5, [r0, #0]
 80034c4:	e7d6      	b.n	8003474 <_malloc_r+0xa8>
 80034c6:	bf00      	nop
 80034c8:	20000284 	.word	0x20000284

080034cc <__malloc_lock>:
 80034cc:	4801      	ldr	r0, [pc, #4]	@ (80034d4 <__malloc_lock+0x8>)
 80034ce:	f7ff bf11 	b.w	80032f4 <__retarget_lock_acquire_recursive>
 80034d2:	bf00      	nop
 80034d4:	2000027c 	.word	0x2000027c

080034d8 <__malloc_unlock>:
 80034d8:	4801      	ldr	r0, [pc, #4]	@ (80034e0 <__malloc_unlock+0x8>)
 80034da:	f7ff bf0c 	b.w	80032f6 <__retarget_lock_release_recursive>
 80034de:	bf00      	nop
 80034e0:	2000027c 	.word	0x2000027c

080034e4 <__ssputs_r>:
 80034e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034e8:	461f      	mov	r7, r3
 80034ea:	688e      	ldr	r6, [r1, #8]
 80034ec:	4682      	mov	sl, r0
 80034ee:	42be      	cmp	r6, r7
 80034f0:	460c      	mov	r4, r1
 80034f2:	4690      	mov	r8, r2
 80034f4:	680b      	ldr	r3, [r1, #0]
 80034f6:	d82d      	bhi.n	8003554 <__ssputs_r+0x70>
 80034f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003500:	d026      	beq.n	8003550 <__ssputs_r+0x6c>
 8003502:	6965      	ldr	r5, [r4, #20]
 8003504:	6909      	ldr	r1, [r1, #16]
 8003506:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800350a:	eba3 0901 	sub.w	r9, r3, r1
 800350e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003512:	1c7b      	adds	r3, r7, #1
 8003514:	444b      	add	r3, r9
 8003516:	106d      	asrs	r5, r5, #1
 8003518:	429d      	cmp	r5, r3
 800351a:	bf38      	it	cc
 800351c:	461d      	movcc	r5, r3
 800351e:	0553      	lsls	r3, r2, #21
 8003520:	d527      	bpl.n	8003572 <__ssputs_r+0x8e>
 8003522:	4629      	mov	r1, r5
 8003524:	f7ff ff52 	bl	80033cc <_malloc_r>
 8003528:	4606      	mov	r6, r0
 800352a:	b360      	cbz	r0, 8003586 <__ssputs_r+0xa2>
 800352c:	464a      	mov	r2, r9
 800352e:	6921      	ldr	r1, [r4, #16]
 8003530:	f000 faf8 	bl	8003b24 <memcpy>
 8003534:	89a3      	ldrh	r3, [r4, #12]
 8003536:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800353a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800353e:	81a3      	strh	r3, [r4, #12]
 8003540:	6126      	str	r6, [r4, #16]
 8003542:	444e      	add	r6, r9
 8003544:	6026      	str	r6, [r4, #0]
 8003546:	463e      	mov	r6, r7
 8003548:	6165      	str	r5, [r4, #20]
 800354a:	eba5 0509 	sub.w	r5, r5, r9
 800354e:	60a5      	str	r5, [r4, #8]
 8003550:	42be      	cmp	r6, r7
 8003552:	d900      	bls.n	8003556 <__ssputs_r+0x72>
 8003554:	463e      	mov	r6, r7
 8003556:	4632      	mov	r2, r6
 8003558:	4641      	mov	r1, r8
 800355a:	6820      	ldr	r0, [r4, #0]
 800355c:	f000 faaa 	bl	8003ab4 <memmove>
 8003560:	2000      	movs	r0, #0
 8003562:	68a3      	ldr	r3, [r4, #8]
 8003564:	1b9b      	subs	r3, r3, r6
 8003566:	60a3      	str	r3, [r4, #8]
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	4433      	add	r3, r6
 800356c:	6023      	str	r3, [r4, #0]
 800356e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003572:	462a      	mov	r2, r5
 8003574:	f000 fae4 	bl	8003b40 <_realloc_r>
 8003578:	4606      	mov	r6, r0
 800357a:	2800      	cmp	r0, #0
 800357c:	d1e0      	bne.n	8003540 <__ssputs_r+0x5c>
 800357e:	4650      	mov	r0, sl
 8003580:	6921      	ldr	r1, [r4, #16]
 8003582:	f7ff feb9 	bl	80032f8 <_free_r>
 8003586:	230c      	movs	r3, #12
 8003588:	f8ca 3000 	str.w	r3, [sl]
 800358c:	89a3      	ldrh	r3, [r4, #12]
 800358e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003596:	81a3      	strh	r3, [r4, #12]
 8003598:	e7e9      	b.n	800356e <__ssputs_r+0x8a>
	...

0800359c <_svfiprintf_r>:
 800359c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035a0:	4698      	mov	r8, r3
 80035a2:	898b      	ldrh	r3, [r1, #12]
 80035a4:	4607      	mov	r7, r0
 80035a6:	061b      	lsls	r3, r3, #24
 80035a8:	460d      	mov	r5, r1
 80035aa:	4614      	mov	r4, r2
 80035ac:	b09d      	sub	sp, #116	@ 0x74
 80035ae:	d510      	bpl.n	80035d2 <_svfiprintf_r+0x36>
 80035b0:	690b      	ldr	r3, [r1, #16]
 80035b2:	b973      	cbnz	r3, 80035d2 <_svfiprintf_r+0x36>
 80035b4:	2140      	movs	r1, #64	@ 0x40
 80035b6:	f7ff ff09 	bl	80033cc <_malloc_r>
 80035ba:	6028      	str	r0, [r5, #0]
 80035bc:	6128      	str	r0, [r5, #16]
 80035be:	b930      	cbnz	r0, 80035ce <_svfiprintf_r+0x32>
 80035c0:	230c      	movs	r3, #12
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035c8:	b01d      	add	sp, #116	@ 0x74
 80035ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ce:	2340      	movs	r3, #64	@ 0x40
 80035d0:	616b      	str	r3, [r5, #20]
 80035d2:	2300      	movs	r3, #0
 80035d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80035d6:	2320      	movs	r3, #32
 80035d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035dc:	2330      	movs	r3, #48	@ 0x30
 80035de:	f04f 0901 	mov.w	r9, #1
 80035e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80035e6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003780 <_svfiprintf_r+0x1e4>
 80035ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035ee:	4623      	mov	r3, r4
 80035f0:	469a      	mov	sl, r3
 80035f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035f6:	b10a      	cbz	r2, 80035fc <_svfiprintf_r+0x60>
 80035f8:	2a25      	cmp	r2, #37	@ 0x25
 80035fa:	d1f9      	bne.n	80035f0 <_svfiprintf_r+0x54>
 80035fc:	ebba 0b04 	subs.w	fp, sl, r4
 8003600:	d00b      	beq.n	800361a <_svfiprintf_r+0x7e>
 8003602:	465b      	mov	r3, fp
 8003604:	4622      	mov	r2, r4
 8003606:	4629      	mov	r1, r5
 8003608:	4638      	mov	r0, r7
 800360a:	f7ff ff6b 	bl	80034e4 <__ssputs_r>
 800360e:	3001      	adds	r0, #1
 8003610:	f000 80a7 	beq.w	8003762 <_svfiprintf_r+0x1c6>
 8003614:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003616:	445a      	add	r2, fp
 8003618:	9209      	str	r2, [sp, #36]	@ 0x24
 800361a:	f89a 3000 	ldrb.w	r3, [sl]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 809f 	beq.w	8003762 <_svfiprintf_r+0x1c6>
 8003624:	2300      	movs	r3, #0
 8003626:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800362a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800362e:	f10a 0a01 	add.w	sl, sl, #1
 8003632:	9304      	str	r3, [sp, #16]
 8003634:	9307      	str	r3, [sp, #28]
 8003636:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800363a:	931a      	str	r3, [sp, #104]	@ 0x68
 800363c:	4654      	mov	r4, sl
 800363e:	2205      	movs	r2, #5
 8003640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003644:	484e      	ldr	r0, [pc, #312]	@ (8003780 <_svfiprintf_r+0x1e4>)
 8003646:	f000 fa5f 	bl	8003b08 <memchr>
 800364a:	9a04      	ldr	r2, [sp, #16]
 800364c:	b9d8      	cbnz	r0, 8003686 <_svfiprintf_r+0xea>
 800364e:	06d0      	lsls	r0, r2, #27
 8003650:	bf44      	itt	mi
 8003652:	2320      	movmi	r3, #32
 8003654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003658:	0711      	lsls	r1, r2, #28
 800365a:	bf44      	itt	mi
 800365c:	232b      	movmi	r3, #43	@ 0x2b
 800365e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003662:	f89a 3000 	ldrb.w	r3, [sl]
 8003666:	2b2a      	cmp	r3, #42	@ 0x2a
 8003668:	d015      	beq.n	8003696 <_svfiprintf_r+0xfa>
 800366a:	4654      	mov	r4, sl
 800366c:	2000      	movs	r0, #0
 800366e:	f04f 0c0a 	mov.w	ip, #10
 8003672:	9a07      	ldr	r2, [sp, #28]
 8003674:	4621      	mov	r1, r4
 8003676:	f811 3b01 	ldrb.w	r3, [r1], #1
 800367a:	3b30      	subs	r3, #48	@ 0x30
 800367c:	2b09      	cmp	r3, #9
 800367e:	d94b      	bls.n	8003718 <_svfiprintf_r+0x17c>
 8003680:	b1b0      	cbz	r0, 80036b0 <_svfiprintf_r+0x114>
 8003682:	9207      	str	r2, [sp, #28]
 8003684:	e014      	b.n	80036b0 <_svfiprintf_r+0x114>
 8003686:	eba0 0308 	sub.w	r3, r0, r8
 800368a:	fa09 f303 	lsl.w	r3, r9, r3
 800368e:	4313      	orrs	r3, r2
 8003690:	46a2      	mov	sl, r4
 8003692:	9304      	str	r3, [sp, #16]
 8003694:	e7d2      	b.n	800363c <_svfiprintf_r+0xa0>
 8003696:	9b03      	ldr	r3, [sp, #12]
 8003698:	1d19      	adds	r1, r3, #4
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	9103      	str	r1, [sp, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	bfbb      	ittet	lt
 80036a2:	425b      	neglt	r3, r3
 80036a4:	f042 0202 	orrlt.w	r2, r2, #2
 80036a8:	9307      	strge	r3, [sp, #28]
 80036aa:	9307      	strlt	r3, [sp, #28]
 80036ac:	bfb8      	it	lt
 80036ae:	9204      	strlt	r2, [sp, #16]
 80036b0:	7823      	ldrb	r3, [r4, #0]
 80036b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80036b4:	d10a      	bne.n	80036cc <_svfiprintf_r+0x130>
 80036b6:	7863      	ldrb	r3, [r4, #1]
 80036b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ba:	d132      	bne.n	8003722 <_svfiprintf_r+0x186>
 80036bc:	9b03      	ldr	r3, [sp, #12]
 80036be:	3402      	adds	r4, #2
 80036c0:	1d1a      	adds	r2, r3, #4
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	9203      	str	r2, [sp, #12]
 80036c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036ca:	9305      	str	r3, [sp, #20]
 80036cc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003784 <_svfiprintf_r+0x1e8>
 80036d0:	2203      	movs	r2, #3
 80036d2:	4650      	mov	r0, sl
 80036d4:	7821      	ldrb	r1, [r4, #0]
 80036d6:	f000 fa17 	bl	8003b08 <memchr>
 80036da:	b138      	cbz	r0, 80036ec <_svfiprintf_r+0x150>
 80036dc:	2240      	movs	r2, #64	@ 0x40
 80036de:	9b04      	ldr	r3, [sp, #16]
 80036e0:	eba0 000a 	sub.w	r0, r0, sl
 80036e4:	4082      	lsls	r2, r0
 80036e6:	4313      	orrs	r3, r2
 80036e8:	3401      	adds	r4, #1
 80036ea:	9304      	str	r3, [sp, #16]
 80036ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036f0:	2206      	movs	r2, #6
 80036f2:	4825      	ldr	r0, [pc, #148]	@ (8003788 <_svfiprintf_r+0x1ec>)
 80036f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036f8:	f000 fa06 	bl	8003b08 <memchr>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	d036      	beq.n	800376e <_svfiprintf_r+0x1d2>
 8003700:	4b22      	ldr	r3, [pc, #136]	@ (800378c <_svfiprintf_r+0x1f0>)
 8003702:	bb1b      	cbnz	r3, 800374c <_svfiprintf_r+0x1b0>
 8003704:	9b03      	ldr	r3, [sp, #12]
 8003706:	3307      	adds	r3, #7
 8003708:	f023 0307 	bic.w	r3, r3, #7
 800370c:	3308      	adds	r3, #8
 800370e:	9303      	str	r3, [sp, #12]
 8003710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003712:	4433      	add	r3, r6
 8003714:	9309      	str	r3, [sp, #36]	@ 0x24
 8003716:	e76a      	b.n	80035ee <_svfiprintf_r+0x52>
 8003718:	460c      	mov	r4, r1
 800371a:	2001      	movs	r0, #1
 800371c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003720:	e7a8      	b.n	8003674 <_svfiprintf_r+0xd8>
 8003722:	2300      	movs	r3, #0
 8003724:	f04f 0c0a 	mov.w	ip, #10
 8003728:	4619      	mov	r1, r3
 800372a:	3401      	adds	r4, #1
 800372c:	9305      	str	r3, [sp, #20]
 800372e:	4620      	mov	r0, r4
 8003730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003734:	3a30      	subs	r2, #48	@ 0x30
 8003736:	2a09      	cmp	r2, #9
 8003738:	d903      	bls.n	8003742 <_svfiprintf_r+0x1a6>
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0c6      	beq.n	80036cc <_svfiprintf_r+0x130>
 800373e:	9105      	str	r1, [sp, #20]
 8003740:	e7c4      	b.n	80036cc <_svfiprintf_r+0x130>
 8003742:	4604      	mov	r4, r0
 8003744:	2301      	movs	r3, #1
 8003746:	fb0c 2101 	mla	r1, ip, r1, r2
 800374a:	e7f0      	b.n	800372e <_svfiprintf_r+0x192>
 800374c:	ab03      	add	r3, sp, #12
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	462a      	mov	r2, r5
 8003752:	4638      	mov	r0, r7
 8003754:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <_svfiprintf_r+0x1f4>)
 8003756:	a904      	add	r1, sp, #16
 8003758:	f3af 8000 	nop.w
 800375c:	1c42      	adds	r2, r0, #1
 800375e:	4606      	mov	r6, r0
 8003760:	d1d6      	bne.n	8003710 <_svfiprintf_r+0x174>
 8003762:	89ab      	ldrh	r3, [r5, #12]
 8003764:	065b      	lsls	r3, r3, #25
 8003766:	f53f af2d 	bmi.w	80035c4 <_svfiprintf_r+0x28>
 800376a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800376c:	e72c      	b.n	80035c8 <_svfiprintf_r+0x2c>
 800376e:	ab03      	add	r3, sp, #12
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	462a      	mov	r2, r5
 8003774:	4638      	mov	r0, r7
 8003776:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <_svfiprintf_r+0x1f4>)
 8003778:	a904      	add	r1, sp, #16
 800377a:	f000 f87d 	bl	8003878 <_printf_i>
 800377e:	e7ed      	b.n	800375c <_svfiprintf_r+0x1c0>
 8003780:	080056aa 	.word	0x080056aa
 8003784:	080056b0 	.word	0x080056b0
 8003788:	080056b4 	.word	0x080056b4
 800378c:	00000000 	.word	0x00000000
 8003790:	080034e5 	.word	0x080034e5

08003794 <_printf_common>:
 8003794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003798:	4616      	mov	r6, r2
 800379a:	4698      	mov	r8, r3
 800379c:	688a      	ldr	r2, [r1, #8]
 800379e:	690b      	ldr	r3, [r1, #16]
 80037a0:	4607      	mov	r7, r0
 80037a2:	4293      	cmp	r3, r2
 80037a4:	bfb8      	it	lt
 80037a6:	4613      	movlt	r3, r2
 80037a8:	6033      	str	r3, [r6, #0]
 80037aa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037ae:	460c      	mov	r4, r1
 80037b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037b4:	b10a      	cbz	r2, 80037ba <_printf_common+0x26>
 80037b6:	3301      	adds	r3, #1
 80037b8:	6033      	str	r3, [r6, #0]
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	0699      	lsls	r1, r3, #26
 80037be:	bf42      	ittt	mi
 80037c0:	6833      	ldrmi	r3, [r6, #0]
 80037c2:	3302      	addmi	r3, #2
 80037c4:	6033      	strmi	r3, [r6, #0]
 80037c6:	6825      	ldr	r5, [r4, #0]
 80037c8:	f015 0506 	ands.w	r5, r5, #6
 80037cc:	d106      	bne.n	80037dc <_printf_common+0x48>
 80037ce:	f104 0a19 	add.w	sl, r4, #25
 80037d2:	68e3      	ldr	r3, [r4, #12]
 80037d4:	6832      	ldr	r2, [r6, #0]
 80037d6:	1a9b      	subs	r3, r3, r2
 80037d8:	42ab      	cmp	r3, r5
 80037da:	dc2b      	bgt.n	8003834 <_printf_common+0xa0>
 80037dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037e0:	6822      	ldr	r2, [r4, #0]
 80037e2:	3b00      	subs	r3, #0
 80037e4:	bf18      	it	ne
 80037e6:	2301      	movne	r3, #1
 80037e8:	0692      	lsls	r2, r2, #26
 80037ea:	d430      	bmi.n	800384e <_printf_common+0xba>
 80037ec:	4641      	mov	r1, r8
 80037ee:	4638      	mov	r0, r7
 80037f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037f4:	47c8      	blx	r9
 80037f6:	3001      	adds	r0, #1
 80037f8:	d023      	beq.n	8003842 <_printf_common+0xae>
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	6922      	ldr	r2, [r4, #16]
 80037fe:	f003 0306 	and.w	r3, r3, #6
 8003802:	2b04      	cmp	r3, #4
 8003804:	bf14      	ite	ne
 8003806:	2500      	movne	r5, #0
 8003808:	6833      	ldreq	r3, [r6, #0]
 800380a:	f04f 0600 	mov.w	r6, #0
 800380e:	bf08      	it	eq
 8003810:	68e5      	ldreq	r5, [r4, #12]
 8003812:	f104 041a 	add.w	r4, r4, #26
 8003816:	bf08      	it	eq
 8003818:	1aed      	subeq	r5, r5, r3
 800381a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800381e:	bf08      	it	eq
 8003820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003824:	4293      	cmp	r3, r2
 8003826:	bfc4      	itt	gt
 8003828:	1a9b      	subgt	r3, r3, r2
 800382a:	18ed      	addgt	r5, r5, r3
 800382c:	42b5      	cmp	r5, r6
 800382e:	d11a      	bne.n	8003866 <_printf_common+0xd2>
 8003830:	2000      	movs	r0, #0
 8003832:	e008      	b.n	8003846 <_printf_common+0xb2>
 8003834:	2301      	movs	r3, #1
 8003836:	4652      	mov	r2, sl
 8003838:	4641      	mov	r1, r8
 800383a:	4638      	mov	r0, r7
 800383c:	47c8      	blx	r9
 800383e:	3001      	adds	r0, #1
 8003840:	d103      	bne.n	800384a <_printf_common+0xb6>
 8003842:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800384a:	3501      	adds	r5, #1
 800384c:	e7c1      	b.n	80037d2 <_printf_common+0x3e>
 800384e:	2030      	movs	r0, #48	@ 0x30
 8003850:	18e1      	adds	r1, r4, r3
 8003852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800385c:	4422      	add	r2, r4
 800385e:	3302      	adds	r3, #2
 8003860:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003864:	e7c2      	b.n	80037ec <_printf_common+0x58>
 8003866:	2301      	movs	r3, #1
 8003868:	4622      	mov	r2, r4
 800386a:	4641      	mov	r1, r8
 800386c:	4638      	mov	r0, r7
 800386e:	47c8      	blx	r9
 8003870:	3001      	adds	r0, #1
 8003872:	d0e6      	beq.n	8003842 <_printf_common+0xae>
 8003874:	3601      	adds	r6, #1
 8003876:	e7d9      	b.n	800382c <_printf_common+0x98>

08003878 <_printf_i>:
 8003878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800387c:	7e0f      	ldrb	r7, [r1, #24]
 800387e:	4691      	mov	r9, r2
 8003880:	2f78      	cmp	r7, #120	@ 0x78
 8003882:	4680      	mov	r8, r0
 8003884:	460c      	mov	r4, r1
 8003886:	469a      	mov	sl, r3
 8003888:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800388a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800388e:	d807      	bhi.n	80038a0 <_printf_i+0x28>
 8003890:	2f62      	cmp	r7, #98	@ 0x62
 8003892:	d80a      	bhi.n	80038aa <_printf_i+0x32>
 8003894:	2f00      	cmp	r7, #0
 8003896:	f000 80d1 	beq.w	8003a3c <_printf_i+0x1c4>
 800389a:	2f58      	cmp	r7, #88	@ 0x58
 800389c:	f000 80b8 	beq.w	8003a10 <_printf_i+0x198>
 80038a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038a8:	e03a      	b.n	8003920 <_printf_i+0xa8>
 80038aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038ae:	2b15      	cmp	r3, #21
 80038b0:	d8f6      	bhi.n	80038a0 <_printf_i+0x28>
 80038b2:	a101      	add	r1, pc, #4	@ (adr r1, 80038b8 <_printf_i+0x40>)
 80038b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038b8:	08003911 	.word	0x08003911
 80038bc:	08003925 	.word	0x08003925
 80038c0:	080038a1 	.word	0x080038a1
 80038c4:	080038a1 	.word	0x080038a1
 80038c8:	080038a1 	.word	0x080038a1
 80038cc:	080038a1 	.word	0x080038a1
 80038d0:	08003925 	.word	0x08003925
 80038d4:	080038a1 	.word	0x080038a1
 80038d8:	080038a1 	.word	0x080038a1
 80038dc:	080038a1 	.word	0x080038a1
 80038e0:	080038a1 	.word	0x080038a1
 80038e4:	08003a23 	.word	0x08003a23
 80038e8:	0800394f 	.word	0x0800394f
 80038ec:	080039dd 	.word	0x080039dd
 80038f0:	080038a1 	.word	0x080038a1
 80038f4:	080038a1 	.word	0x080038a1
 80038f8:	08003a45 	.word	0x08003a45
 80038fc:	080038a1 	.word	0x080038a1
 8003900:	0800394f 	.word	0x0800394f
 8003904:	080038a1 	.word	0x080038a1
 8003908:	080038a1 	.word	0x080038a1
 800390c:	080039e5 	.word	0x080039e5
 8003910:	6833      	ldr	r3, [r6, #0]
 8003912:	1d1a      	adds	r2, r3, #4
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6032      	str	r2, [r6, #0]
 8003918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800391c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003920:	2301      	movs	r3, #1
 8003922:	e09c      	b.n	8003a5e <_printf_i+0x1e6>
 8003924:	6833      	ldr	r3, [r6, #0]
 8003926:	6820      	ldr	r0, [r4, #0]
 8003928:	1d19      	adds	r1, r3, #4
 800392a:	6031      	str	r1, [r6, #0]
 800392c:	0606      	lsls	r6, r0, #24
 800392e:	d501      	bpl.n	8003934 <_printf_i+0xbc>
 8003930:	681d      	ldr	r5, [r3, #0]
 8003932:	e003      	b.n	800393c <_printf_i+0xc4>
 8003934:	0645      	lsls	r5, r0, #25
 8003936:	d5fb      	bpl.n	8003930 <_printf_i+0xb8>
 8003938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800393c:	2d00      	cmp	r5, #0
 800393e:	da03      	bge.n	8003948 <_printf_i+0xd0>
 8003940:	232d      	movs	r3, #45	@ 0x2d
 8003942:	426d      	negs	r5, r5
 8003944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003948:	230a      	movs	r3, #10
 800394a:	4858      	ldr	r0, [pc, #352]	@ (8003aac <_printf_i+0x234>)
 800394c:	e011      	b.n	8003972 <_printf_i+0xfa>
 800394e:	6821      	ldr	r1, [r4, #0]
 8003950:	6833      	ldr	r3, [r6, #0]
 8003952:	0608      	lsls	r0, r1, #24
 8003954:	f853 5b04 	ldr.w	r5, [r3], #4
 8003958:	d402      	bmi.n	8003960 <_printf_i+0xe8>
 800395a:	0649      	lsls	r1, r1, #25
 800395c:	bf48      	it	mi
 800395e:	b2ad      	uxthmi	r5, r5
 8003960:	2f6f      	cmp	r7, #111	@ 0x6f
 8003962:	6033      	str	r3, [r6, #0]
 8003964:	bf14      	ite	ne
 8003966:	230a      	movne	r3, #10
 8003968:	2308      	moveq	r3, #8
 800396a:	4850      	ldr	r0, [pc, #320]	@ (8003aac <_printf_i+0x234>)
 800396c:	2100      	movs	r1, #0
 800396e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003972:	6866      	ldr	r6, [r4, #4]
 8003974:	2e00      	cmp	r6, #0
 8003976:	60a6      	str	r6, [r4, #8]
 8003978:	db05      	blt.n	8003986 <_printf_i+0x10e>
 800397a:	6821      	ldr	r1, [r4, #0]
 800397c:	432e      	orrs	r6, r5
 800397e:	f021 0104 	bic.w	r1, r1, #4
 8003982:	6021      	str	r1, [r4, #0]
 8003984:	d04b      	beq.n	8003a1e <_printf_i+0x1a6>
 8003986:	4616      	mov	r6, r2
 8003988:	fbb5 f1f3 	udiv	r1, r5, r3
 800398c:	fb03 5711 	mls	r7, r3, r1, r5
 8003990:	5dc7      	ldrb	r7, [r0, r7]
 8003992:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003996:	462f      	mov	r7, r5
 8003998:	42bb      	cmp	r3, r7
 800399a:	460d      	mov	r5, r1
 800399c:	d9f4      	bls.n	8003988 <_printf_i+0x110>
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d10b      	bne.n	80039ba <_printf_i+0x142>
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	07df      	lsls	r7, r3, #31
 80039a6:	d508      	bpl.n	80039ba <_printf_i+0x142>
 80039a8:	6923      	ldr	r3, [r4, #16]
 80039aa:	6861      	ldr	r1, [r4, #4]
 80039ac:	4299      	cmp	r1, r3
 80039ae:	bfde      	ittt	le
 80039b0:	2330      	movle	r3, #48	@ 0x30
 80039b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80039ba:	1b92      	subs	r2, r2, r6
 80039bc:	6122      	str	r2, [r4, #16]
 80039be:	464b      	mov	r3, r9
 80039c0:	4621      	mov	r1, r4
 80039c2:	4640      	mov	r0, r8
 80039c4:	f8cd a000 	str.w	sl, [sp]
 80039c8:	aa03      	add	r2, sp, #12
 80039ca:	f7ff fee3 	bl	8003794 <_printf_common>
 80039ce:	3001      	adds	r0, #1
 80039d0:	d14a      	bne.n	8003a68 <_printf_i+0x1f0>
 80039d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039d6:	b004      	add	sp, #16
 80039d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f043 0320 	orr.w	r3, r3, #32
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	2778      	movs	r7, #120	@ 0x78
 80039e6:	4832      	ldr	r0, [pc, #200]	@ (8003ab0 <_printf_i+0x238>)
 80039e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	6831      	ldr	r1, [r6, #0]
 80039f0:	061f      	lsls	r7, r3, #24
 80039f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80039f6:	d402      	bmi.n	80039fe <_printf_i+0x186>
 80039f8:	065f      	lsls	r7, r3, #25
 80039fa:	bf48      	it	mi
 80039fc:	b2ad      	uxthmi	r5, r5
 80039fe:	6031      	str	r1, [r6, #0]
 8003a00:	07d9      	lsls	r1, r3, #31
 8003a02:	bf44      	itt	mi
 8003a04:	f043 0320 	orrmi.w	r3, r3, #32
 8003a08:	6023      	strmi	r3, [r4, #0]
 8003a0a:	b11d      	cbz	r5, 8003a14 <_printf_i+0x19c>
 8003a0c:	2310      	movs	r3, #16
 8003a0e:	e7ad      	b.n	800396c <_printf_i+0xf4>
 8003a10:	4826      	ldr	r0, [pc, #152]	@ (8003aac <_printf_i+0x234>)
 8003a12:	e7e9      	b.n	80039e8 <_printf_i+0x170>
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	f023 0320 	bic.w	r3, r3, #32
 8003a1a:	6023      	str	r3, [r4, #0]
 8003a1c:	e7f6      	b.n	8003a0c <_printf_i+0x194>
 8003a1e:	4616      	mov	r6, r2
 8003a20:	e7bd      	b.n	800399e <_printf_i+0x126>
 8003a22:	6833      	ldr	r3, [r6, #0]
 8003a24:	6825      	ldr	r5, [r4, #0]
 8003a26:	1d18      	adds	r0, r3, #4
 8003a28:	6961      	ldr	r1, [r4, #20]
 8003a2a:	6030      	str	r0, [r6, #0]
 8003a2c:	062e      	lsls	r6, r5, #24
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	d501      	bpl.n	8003a36 <_printf_i+0x1be>
 8003a32:	6019      	str	r1, [r3, #0]
 8003a34:	e002      	b.n	8003a3c <_printf_i+0x1c4>
 8003a36:	0668      	lsls	r0, r5, #25
 8003a38:	d5fb      	bpl.n	8003a32 <_printf_i+0x1ba>
 8003a3a:	8019      	strh	r1, [r3, #0]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	4616      	mov	r6, r2
 8003a40:	6123      	str	r3, [r4, #16]
 8003a42:	e7bc      	b.n	80039be <_printf_i+0x146>
 8003a44:	6833      	ldr	r3, [r6, #0]
 8003a46:	2100      	movs	r1, #0
 8003a48:	1d1a      	adds	r2, r3, #4
 8003a4a:	6032      	str	r2, [r6, #0]
 8003a4c:	681e      	ldr	r6, [r3, #0]
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	4630      	mov	r0, r6
 8003a52:	f000 f859 	bl	8003b08 <memchr>
 8003a56:	b108      	cbz	r0, 8003a5c <_printf_i+0x1e4>
 8003a58:	1b80      	subs	r0, r0, r6
 8003a5a:	6060      	str	r0, [r4, #4]
 8003a5c:	6863      	ldr	r3, [r4, #4]
 8003a5e:	6123      	str	r3, [r4, #16]
 8003a60:	2300      	movs	r3, #0
 8003a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a66:	e7aa      	b.n	80039be <_printf_i+0x146>
 8003a68:	4632      	mov	r2, r6
 8003a6a:	4649      	mov	r1, r9
 8003a6c:	4640      	mov	r0, r8
 8003a6e:	6923      	ldr	r3, [r4, #16]
 8003a70:	47d0      	blx	sl
 8003a72:	3001      	adds	r0, #1
 8003a74:	d0ad      	beq.n	80039d2 <_printf_i+0x15a>
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	079b      	lsls	r3, r3, #30
 8003a7a:	d413      	bmi.n	8003aa4 <_printf_i+0x22c>
 8003a7c:	68e0      	ldr	r0, [r4, #12]
 8003a7e:	9b03      	ldr	r3, [sp, #12]
 8003a80:	4298      	cmp	r0, r3
 8003a82:	bfb8      	it	lt
 8003a84:	4618      	movlt	r0, r3
 8003a86:	e7a6      	b.n	80039d6 <_printf_i+0x15e>
 8003a88:	2301      	movs	r3, #1
 8003a8a:	4632      	mov	r2, r6
 8003a8c:	4649      	mov	r1, r9
 8003a8e:	4640      	mov	r0, r8
 8003a90:	47d0      	blx	sl
 8003a92:	3001      	adds	r0, #1
 8003a94:	d09d      	beq.n	80039d2 <_printf_i+0x15a>
 8003a96:	3501      	adds	r5, #1
 8003a98:	68e3      	ldr	r3, [r4, #12]
 8003a9a:	9903      	ldr	r1, [sp, #12]
 8003a9c:	1a5b      	subs	r3, r3, r1
 8003a9e:	42ab      	cmp	r3, r5
 8003aa0:	dcf2      	bgt.n	8003a88 <_printf_i+0x210>
 8003aa2:	e7eb      	b.n	8003a7c <_printf_i+0x204>
 8003aa4:	2500      	movs	r5, #0
 8003aa6:	f104 0619 	add.w	r6, r4, #25
 8003aaa:	e7f5      	b.n	8003a98 <_printf_i+0x220>
 8003aac:	080056bb 	.word	0x080056bb
 8003ab0:	080056cc 	.word	0x080056cc

08003ab4 <memmove>:
 8003ab4:	4288      	cmp	r0, r1
 8003ab6:	b510      	push	{r4, lr}
 8003ab8:	eb01 0402 	add.w	r4, r1, r2
 8003abc:	d902      	bls.n	8003ac4 <memmove+0x10>
 8003abe:	4284      	cmp	r4, r0
 8003ac0:	4623      	mov	r3, r4
 8003ac2:	d807      	bhi.n	8003ad4 <memmove+0x20>
 8003ac4:	1e43      	subs	r3, r0, #1
 8003ac6:	42a1      	cmp	r1, r4
 8003ac8:	d008      	beq.n	8003adc <memmove+0x28>
 8003aca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ace:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ad2:	e7f8      	b.n	8003ac6 <memmove+0x12>
 8003ad4:	4601      	mov	r1, r0
 8003ad6:	4402      	add	r2, r0
 8003ad8:	428a      	cmp	r2, r1
 8003ada:	d100      	bne.n	8003ade <memmove+0x2a>
 8003adc:	bd10      	pop	{r4, pc}
 8003ade:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ae2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ae6:	e7f7      	b.n	8003ad8 <memmove+0x24>

08003ae8 <_sbrk_r>:
 8003ae8:	b538      	push	{r3, r4, r5, lr}
 8003aea:	2300      	movs	r3, #0
 8003aec:	4d05      	ldr	r5, [pc, #20]	@ (8003b04 <_sbrk_r+0x1c>)
 8003aee:	4604      	mov	r4, r0
 8003af0:	4608      	mov	r0, r1
 8003af2:	602b      	str	r3, [r5, #0]
 8003af4:	f7fd fe84 	bl	8001800 <_sbrk>
 8003af8:	1c43      	adds	r3, r0, #1
 8003afa:	d102      	bne.n	8003b02 <_sbrk_r+0x1a>
 8003afc:	682b      	ldr	r3, [r5, #0]
 8003afe:	b103      	cbz	r3, 8003b02 <_sbrk_r+0x1a>
 8003b00:	6023      	str	r3, [r4, #0]
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
 8003b04:	20000278 	.word	0x20000278

08003b08 <memchr>:
 8003b08:	4603      	mov	r3, r0
 8003b0a:	b510      	push	{r4, lr}
 8003b0c:	b2c9      	uxtb	r1, r1
 8003b0e:	4402      	add	r2, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	4618      	mov	r0, r3
 8003b14:	d101      	bne.n	8003b1a <memchr+0x12>
 8003b16:	2000      	movs	r0, #0
 8003b18:	e003      	b.n	8003b22 <memchr+0x1a>
 8003b1a:	7804      	ldrb	r4, [r0, #0]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	428c      	cmp	r4, r1
 8003b20:	d1f6      	bne.n	8003b10 <memchr+0x8>
 8003b22:	bd10      	pop	{r4, pc}

08003b24 <memcpy>:
 8003b24:	440a      	add	r2, r1
 8003b26:	4291      	cmp	r1, r2
 8003b28:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003b2c:	d100      	bne.n	8003b30 <memcpy+0xc>
 8003b2e:	4770      	bx	lr
 8003b30:	b510      	push	{r4, lr}
 8003b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b36:	4291      	cmp	r1, r2
 8003b38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b3c:	d1f9      	bne.n	8003b32 <memcpy+0xe>
 8003b3e:	bd10      	pop	{r4, pc}

08003b40 <_realloc_r>:
 8003b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b44:	4607      	mov	r7, r0
 8003b46:	4614      	mov	r4, r2
 8003b48:	460d      	mov	r5, r1
 8003b4a:	b921      	cbnz	r1, 8003b56 <_realloc_r+0x16>
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b52:	f7ff bc3b 	b.w	80033cc <_malloc_r>
 8003b56:	b92a      	cbnz	r2, 8003b64 <_realloc_r+0x24>
 8003b58:	f7ff fbce 	bl	80032f8 <_free_r>
 8003b5c:	4625      	mov	r5, r4
 8003b5e:	4628      	mov	r0, r5
 8003b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b64:	f000 f81a 	bl	8003b9c <_malloc_usable_size_r>
 8003b68:	4284      	cmp	r4, r0
 8003b6a:	4606      	mov	r6, r0
 8003b6c:	d802      	bhi.n	8003b74 <_realloc_r+0x34>
 8003b6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b72:	d8f4      	bhi.n	8003b5e <_realloc_r+0x1e>
 8003b74:	4621      	mov	r1, r4
 8003b76:	4638      	mov	r0, r7
 8003b78:	f7ff fc28 	bl	80033cc <_malloc_r>
 8003b7c:	4680      	mov	r8, r0
 8003b7e:	b908      	cbnz	r0, 8003b84 <_realloc_r+0x44>
 8003b80:	4645      	mov	r5, r8
 8003b82:	e7ec      	b.n	8003b5e <_realloc_r+0x1e>
 8003b84:	42b4      	cmp	r4, r6
 8003b86:	4622      	mov	r2, r4
 8003b88:	4629      	mov	r1, r5
 8003b8a:	bf28      	it	cs
 8003b8c:	4632      	movcs	r2, r6
 8003b8e:	f7ff ffc9 	bl	8003b24 <memcpy>
 8003b92:	4629      	mov	r1, r5
 8003b94:	4638      	mov	r0, r7
 8003b96:	f7ff fbaf 	bl	80032f8 <_free_r>
 8003b9a:	e7f1      	b.n	8003b80 <_realloc_r+0x40>

08003b9c <_malloc_usable_size_r>:
 8003b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ba0:	1f18      	subs	r0, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bfbc      	itt	lt
 8003ba6:	580b      	ldrlt	r3, [r1, r0]
 8003ba8:	18c0      	addlt	r0, r0, r3
 8003baa:	4770      	bx	lr

08003bac <_init>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	bf00      	nop
 8003bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb2:	bc08      	pop	{r3}
 8003bb4:	469e      	mov	lr, r3
 8003bb6:	4770      	bx	lr

08003bb8 <_fini>:
 8003bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bba:	bf00      	nop
 8003bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bbe:	bc08      	pop	{r3}
 8003bc0:	469e      	mov	lr, r3
 8003bc2:	4770      	bx	lr
