verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog" \
"../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/sim/ila_refclk.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
