=====
SETUP
33.800
10.517
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[4]
10.517
=====
SETUP
33.800
10.517
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[5]
10.517
=====
SETUP
34.118
10.199
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[6]
10.199
=====
SETUP
34.118
10.199
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[7]
10.199
=====
SETUP
34.120
10.197
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[0]
10.197
=====
SETUP
34.120
10.197
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[1]
10.197
=====
SETUP
34.169
10.148
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
digitalOutputPins_Z[2]
10.148
=====
SETUP
34.169
10.148
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
digitalOutputPins_Z[3]
10.148
=====
SETUP
34.280
9.680
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
digitalOutputPins12_i_i_a2_1
5.872
6.694
N_86_i_cZ
7.509
8.541
digitalOutputPins_Z[0]
9.680
=====
SETUP
34.533
9.783
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[2]
9.783
=====
SETUP
34.533
9.783
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
segmentOutputPins_Z[3]
9.783
=====
SETUP
34.536
9.780
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
digitalOutputPins_Z[0]
9.780
=====
SETUP
34.536
9.780
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
un1_digitalOutputPins_i_a2_0_0
5.872
6.694
un1_digitalOutputPins_i_0_1_cZ
6.699
7.798
un1_digitalOutputPins_i_0_cZ
7.804
8.606
digitalOutputPins_Z[1]
9.780
=====
SETUP
34.798
9.162
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
segmentOutputPins_34_iv_0_0_cZ[0]
5.009
6.108
segmentOutputPins_34_iv_0[0]
6.598
7.224
segmentOutputPins_Z[0]
9.162
=====
SETUP
34.866
9.093
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
segmentOutputPins_34_iv_0_0_cZ[1]
4.828
5.854
segmentOutputPins_34_iv_0[1]
6.273
7.305
segmentOutputPins_Z[1]
9.093
=====
SETUP
34.895
9.421
44.316
clock_ibuf
0.000
0.982
chatteringCounter_Z[11]
2.893
3.351
serialBuffer4_10_cZ
4.175
5.207
serialBuffer4_cZ
6.028
7.089
serialBuffer_Z[1]
9.421
=====
SETUP
35.098
8.862
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[12]
2.893
3.351
digitalOutputPins11_i_i_a2_0_4_cZ
4.647
5.449
digitalOutputPins12_i_i_a2_1
5.872
6.674
N_84_i_cZ
7.096
7.722
digitalOutputPins_Z[2]
8.862
=====
SETUP
35.312
9.004
44.316
clock_ibuf
0.000
0.982
chatteringCounter_Z[11]
2.893
3.351
serialBuffer4_10_cZ
4.175
5.207
serialBuffer4_cZ
6.028
7.089
serialFiltered_Z[1]
9.004
=====
SETUP
35.439
8.520
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
segmentOutputPins_34_iv_0_0_cZ[2]
4.693
5.792
segmentOutputPins_34_iv_0[2]
5.798
6.897
segmentOutputPins_Z[2]
8.520
=====
SETUP
35.542
8.418
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
m3
4.354
5.453
segmentOutputPins_34_iv_0[6]
6.792
7.614
segmentOutputPins_Z[6]
8.418
=====
SETUP
35.616
8.343
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[9]
2.893
3.351
digitalOutputPins13_i_i_o2
4.162
5.188
N_85_4_i_cZ
5.609
6.235
digitalOutputPins_Z[3]
8.343
=====
SETUP
35.697
8.262
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
m3
4.354
5.453
N_87_i_cZ
6.301
7.123
digitalOutputPins_Z[1]
8.262
=====
SETUP
35.738
8.222
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
m3
4.354
5.453
segmentOutputPins_34_iv_0[7]
6.792
7.418
segmentOutputPins_Z[7]
8.222
=====
SETUP
35.822
8.138
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
m3
4.354
5.453
segmentOutputPins_34_iv_0[5]
6.301
7.333
segmentOutputPins_Z[5]
8.138
=====
SETUP
35.856
8.104
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
m17_e
4.514
5.546
N_136_i_cZ
5.551
6.650
segmentOutputPins_Z[3]
8.104
=====
HOLD
0.566
2.846
2.280
clock_ibuf
0.000
0.844
serialBuffer_Z[1]
2.280
2.613
serialFiltered_Z[1]
2.846
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[5]
2.280
2.613
clockCounter_2_cry_5_0
2.616
3.133
clockCounter_Z[5]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[1]
2.280
2.613
clockCounter_2_cry_1_0
2.616
3.133
clockCounter_Z[1]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[13]
2.280
2.613
chatteringCounter_1_cry_13_0
2.616
3.133
chatteringCounter_Z[13]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[11]
2.280
2.613
chatteringCounter_1_cry_11_0
2.616
3.133
chatteringCounter_Z[11]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[1]
2.280
2.613
chatteringCounter_1_cry_1_0
2.616
3.133
chatteringCounter_Z[1]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[5]
2.280
2.613
chatteringCounter_1_cry_5_0
2.616
3.133
chatteringCounter_Z[5]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[7]
2.280
2.613
chatteringCounter_1_cry_7_0
2.616
3.133
chatteringCounter_Z[7]
3.133
=====
HOLD
0.854
3.134
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[13]
2.280
2.613
clockCounter_2_cry_13_0
2.617
3.134
clockCounter_Z[13]
3.134
=====
HOLD
0.855
3.135
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[7]
2.280
2.613
clockCounter_2_cry_7_0
2.618
3.135
clockCounter_Z[7]
3.135
=====
HOLD
0.857
3.137
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[11]
2.280
2.613
clockCounter_2_cry_11_0
2.620
3.137
clockCounter_Z[11]
3.137
=====
HOLD
1.082
3.362
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[14]
2.280
2.613
chatteringCounter_1_cry_14_0
2.845
3.362
chatteringCounter_Z[14]
3.362
=====
HOLD
1.085
3.365
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[3]
2.280
2.613
clockCounter_2_cry_3_0
2.848
3.365
clockCounter_Z[3]
3.365
=====
HOLD
1.085
3.365
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[3]
2.280
2.613
chatteringCounter_1_cry_3_0
2.848
3.365
chatteringCounter_Z[3]
3.365
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[0]
2.280
2.613
chatteringCounter_1_cry_0_0
2.851
3.368
chatteringCounter_Z[0]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[8]
2.280
2.613
chatteringCounter_1_cry_8_0
2.851
3.368
chatteringCounter_Z[8]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[9]
2.280
2.613
chatteringCounter_1_cry_9_0
2.851
3.368
chatteringCounter_Z[9]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[4]
2.280
2.613
clockCounter_2_cry_4_0
2.851
3.368
clockCounter_Z[4]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[0]
2.280
2.613
clockCounter_2_cry_0_0
2.851
3.368
clockCounter_Z[0]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[4]
2.280
2.613
chatteringCounter_1_cry_4_0
2.851
3.368
chatteringCounter_Z[4]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[15]
2.280
2.613
chatteringCounter_1_s_15_0
2.851
3.368
chatteringCounter_Z[15]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[2]
2.280
2.613
chatteringCounter_1_cry_2_0
2.851
3.368
chatteringCounter_Z[2]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[12]
2.280
2.613
chatteringCounter_1_cry_12_0
2.851
3.368
chatteringCounter_Z[12]
3.368
=====
HOLD
1.089
3.369
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[12]
2.280
2.613
clockCounter_2_cry_12_0
2.852
3.369
clockCounter_Z[12]
3.369
=====
HOLD
1.089
3.369
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[9]
2.280
2.613
clockCounter_2_cry_9_0
2.852
3.369
clockCounter_Z[9]
3.369
