





module controler(clock, operation, signal_control);

input clock;
input [2:0] operation;

output signal_control;

reg [2:0] memory;
reg pipeline;


initial pipeline = 0;


always @(negedge clock) begin

	if(pipeline == 1) begin
		signal_control = memory;
		pipeline = 0;
	end
	if(pipeline == 0) begin
		memory = operation;
		pipeline = 1
	end

end



endmodule