
LCDAbuse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000adc  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f60  08000c74  08000c74  00001c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001bd4  08001bd4  00002bdc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001bd4  08001bd4  00002bdc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001bd4  08001bdc  00002bdc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001bd4  08001bd4  00002bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001bd8  08001bd8  00002bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00002bdc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08001bdc  00003000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08001bdc  0000301c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002bdc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000bad  00000000  00000000  00002c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002f5  00000000  00000000  000037b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000148  00000000  00000000  00003ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000f5  00000000  00000000  00003bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000011c9  00000000  00000000  00003ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000d7a  00000000  00000000  00004eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000475f  00000000  00000000  00005c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000a38f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004ac  00000000  00000000  0000a3d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0000a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000c5c 	.word	0x08000c5c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000c5c 	.word	0x08000c5c

080001d8 <SystemInit>:
#define LCD_RW                      0x02        // P1 on PCF8574 (we keep RW=0)
#define LCD_RS                      0x01        // P0 on PCF8574

// SystemInit function - called from startup code
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
    // Enable HSI (16 MHz internal oscillator)
    RCC->CR |= (1U << 0);  // HSION bit
 80001dc:	4b11      	ldr	r3, [pc, #68]	@ (8000224 <SystemInit+0x4c>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a10      	ldr	r2, [pc, #64]	@ (8000224 <SystemInit+0x4c>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]
    
    // Wait for HSI ready
    while (!(RCC->CR & (1U << 1)));  // HSIRDY bit
 80001e8:	bf00      	nop
 80001ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000224 <SystemInit+0x4c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	f003 0302 	and.w	r3, r3, #2
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d0f9      	beq.n	80001ea <SystemInit+0x12>
    
    // Set HSI as system clock source
    RCC->CFGR &= ~(3U << 0);  // Clear SW bits
 80001f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000224 <SystemInit+0x4c>)
 80001f8:	689b      	ldr	r3, [r3, #8]
 80001fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000224 <SystemInit+0x4c>)
 80001fc:	f023 0303 	bic.w	r3, r3, #3
 8000200:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (0U << 0);   // Set SW to HSI (00)
 8000202:	4b08      	ldr	r3, [pc, #32]	@ (8000224 <SystemInit+0x4c>)
 8000204:	4a07      	ldr	r2, [pc, #28]	@ (8000224 <SystemInit+0x4c>)
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	6093      	str	r3, [r2, #8]
    
    // Wait for HSI to be selected
    while ((RCC->CFGR & (3U << 2)) != (0U << 2));  // Check SWS bits
 800020a:	bf00      	nop
 800020c:	4b05      	ldr	r3, [pc, #20]	@ (8000224 <SystemInit+0x4c>)
 800020e:	689b      	ldr	r3, [r3, #8]
 8000210:	f003 030c 	and.w	r3, r3, #12
 8000214:	2b00      	cmp	r3, #0
 8000216:	d1f9      	bne.n	800020c <SystemInit+0x34>
}
 8000218:	bf00      	nop
 800021a:	bf00      	nop
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr
 8000224:	40023800 	.word	0x40023800

08000228 <delay_ms>:

// Simple delay function (approximate - assumes ~16MHz system clock)
void delay_ms(uint32_t ms)
{
 8000228:	b480      	push	{r7}
 800022a:	b085      	sub	sp, #20
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
    // Approximate delay: ~8000 loops per millisecond at 16MHz
    // Adjust multiplier based on actual clock speed
    for (uint32_t i = 0; i < ms * 8000; i++)
 8000230:	2300      	movs	r3, #0
 8000232:	60fb      	str	r3, [r7, #12]
 8000234:	e003      	b.n	800023e <delay_ms+0x16>
    {
        __asm volatile("nop");
 8000236:	bf00      	nop
    for (uint32_t i = 0; i < ms * 8000; i++)
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	3301      	adds	r3, #1
 800023c:	60fb      	str	r3, [r7, #12]
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000244:	fb02 f303 	mul.w	r3, r2, r3
 8000248:	68fa      	ldr	r2, [r7, #12]
 800024a:	429a      	cmp	r2, r3
 800024c:	d3f3      	bcc.n	8000236 <delay_ms+0xe>
    }
}
 800024e:	bf00      	nop
 8000250:	bf00      	nop
 8000252:	3714      	adds	r7, #20
 8000254:	46bd      	mov	sp, r7
 8000256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025a:	4770      	bx	lr

0800025c <Optocoupler_Init>:

// Optocoupler control functions
// Initialize optocoupler GPIO pins (PC6, PC7, PC8, PC9)
void Optocoupler_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
    // Enable GPIOC clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000260:	4b40      	ldr	r3, [pc, #256]	@ (8000364 <Optocoupler_Init+0x108>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000264:	4a3f      	ldr	r2, [pc, #252]	@ (8000364 <Optocoupler_Init+0x108>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6313      	str	r3, [r2, #48]	@ 0x30
    
    // Configure PC6, PC7, PC8, PC9 as outputs
    // PC6 - Motor-B reverse
    GPIOC->MODER &= ~(3U << (OPTOC_PC6 * 2));
 800026c:	4b3e      	ldr	r3, [pc, #248]	@ (8000368 <Optocoupler_Init+0x10c>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a3d      	ldr	r2, [pc, #244]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000272:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000276:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (1U << (OPTOC_PC6 * 2));      // Output mode
 8000278:	4b3b      	ldr	r3, [pc, #236]	@ (8000368 <Optocoupler_Init+0x10c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a3a      	ldr	r2, [pc, #232]	@ (8000368 <Optocoupler_Init+0x10c>)
 800027e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000282:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(1U << OPTOC_PC6);          // Push-pull
 8000284:	4b38      	ldr	r3, [pc, #224]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000286:	685b      	ldr	r3, [r3, #4]
 8000288:	4a37      	ldr	r2, [pc, #220]	@ (8000368 <Optocoupler_Init+0x10c>)
 800028a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800028e:	6053      	str	r3, [r2, #4]
    GPIOC->OSPEEDR |= (1U << (OPTOC_PC6 * 2));    // Medium speed
 8000290:	4b35      	ldr	r3, [pc, #212]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	4a34      	ldr	r2, [pc, #208]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000296:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800029a:	6093      	str	r3, [r2, #8]
    GPIOC->PUPDR &= ~(3U << (OPTOC_PC6 * 2));     // No pull-up/pull-down
 800029c:	4b32      	ldr	r3, [pc, #200]	@ (8000368 <Optocoupler_Init+0x10c>)
 800029e:	68db      	ldr	r3, [r3, #12]
 80002a0:	4a31      	ldr	r2, [pc, #196]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80002a6:	60d3      	str	r3, [r2, #12]
    
    // PC7 - Motor-A forward
    GPIOC->MODER &= ~(3U << (OPTOC_PC7 * 2));
 80002a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a2e      	ldr	r2, [pc, #184]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002ae:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002b2:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (1U << (OPTOC_PC7 * 2));      // Output mode
 80002b4:	4b2c      	ldr	r3, [pc, #176]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a2b      	ldr	r2, [pc, #172]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002be:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(1U << OPTOC_PC7);          // Push-pull
 80002c0:	4b29      	ldr	r3, [pc, #164]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	4a28      	ldr	r2, [pc, #160]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002ca:	6053      	str	r3, [r2, #4]
    GPIOC->OSPEEDR |= (1U << (OPTOC_PC7 * 2));    // Medium speed
 80002cc:	4b26      	ldr	r3, [pc, #152]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	4a25      	ldr	r2, [pc, #148]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002d6:	6093      	str	r3, [r2, #8]
    GPIOC->PUPDR &= ~(3U << (OPTOC_PC7 * 2));     // No pull-up/pull-down
 80002d8:	4b23      	ldr	r3, [pc, #140]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	4a22      	ldr	r2, [pc, #136]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002de:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002e2:	60d3      	str	r3, [r2, #12]
    
    // PC8 - Motor-B forward
    GPIOC->MODER &= ~(3U << (OPTOC_PC8 * 2));
 80002e4:	4b20      	ldr	r3, [pc, #128]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a1f      	ldr	r2, [pc, #124]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002ea:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80002ee:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (1U << (OPTOC_PC8 * 2));      // Output mode
 80002f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002fa:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(1U << OPTOC_PC8);          // Push-pull
 80002fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000368 <Optocoupler_Init+0x10c>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	4a19      	ldr	r2, [pc, #100]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000302:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000306:	6053      	str	r3, [r2, #4]
    GPIOC->OSPEEDR |= (1U << (OPTOC_PC8 * 2));    // Medium speed
 8000308:	4b17      	ldr	r3, [pc, #92]	@ (8000368 <Optocoupler_Init+0x10c>)
 800030a:	689b      	ldr	r3, [r3, #8]
 800030c:	4a16      	ldr	r2, [pc, #88]	@ (8000368 <Optocoupler_Init+0x10c>)
 800030e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000312:	6093      	str	r3, [r2, #8]
    GPIOC->PUPDR &= ~(3U << (OPTOC_PC8 * 2));     // No pull-up/pull-down
 8000314:	4b14      	ldr	r3, [pc, #80]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000316:	68db      	ldr	r3, [r3, #12]
 8000318:	4a13      	ldr	r2, [pc, #76]	@ (8000368 <Optocoupler_Init+0x10c>)
 800031a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800031e:	60d3      	str	r3, [r2, #12]
    
    // PC9 - Motor-A reverse
    GPIOC->MODER &= ~(3U << (OPTOC_PC9 * 2));
 8000320:	4b11      	ldr	r3, [pc, #68]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a10      	ldr	r2, [pc, #64]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000326:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800032a:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (1U << (OPTOC_PC9 * 2));      // Output mode
 800032c:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <Optocoupler_Init+0x10c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a0d      	ldr	r2, [pc, #52]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000332:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000336:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(1U << OPTOC_PC9);          // Push-pull
 8000338:	4b0b      	ldr	r3, [pc, #44]	@ (8000368 <Optocoupler_Init+0x10c>)
 800033a:	685b      	ldr	r3, [r3, #4]
 800033c:	4a0a      	ldr	r2, [pc, #40]	@ (8000368 <Optocoupler_Init+0x10c>)
 800033e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000342:	6053      	str	r3, [r2, #4]
    GPIOC->OSPEEDR |= (1U << (OPTOC_PC9 * 2));    // Medium speed
 8000344:	4b08      	ldr	r3, [pc, #32]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000346:	689b      	ldr	r3, [r3, #8]
 8000348:	4a07      	ldr	r2, [pc, #28]	@ (8000368 <Optocoupler_Init+0x10c>)
 800034a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800034e:	6093      	str	r3, [r2, #8]
    GPIOC->PUPDR &= ~(3U << (OPTOC_PC9 * 2));     // No pull-up/pull-down
 8000350:	4b05      	ldr	r3, [pc, #20]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	4a04      	ldr	r2, [pc, #16]	@ (8000368 <Optocoupler_Init+0x10c>)
 8000356:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800035a:	60d3      	str	r3, [r2, #12]
    
    // Ensure all optocoupler pins are OFF initially
    Optocoupler_AllOff();
 800035c:	f000 f806 	bl	800036c <Optocoupler_AllOff>
}
 8000360:	bf00      	nop
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40023800 	.word	0x40023800
 8000368:	40020800 	.word	0x40020800

0800036c <Optocoupler_AllOff>:

// Turn off all optocoupler outputs (safety function)
void Optocoupler_AllOff(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
    // Clear PC6, PC7, PC8, PC9 (set to LOW)
    GPIOC->BSRR = (1U << (OPTOC_PC6 + 16));  // Reset PC6
 8000370:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <Optocoupler_AllOff+0x30>)
 8000372:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000376:	619a      	str	r2, [r3, #24]
    GPIOC->BSRR = (1U << (OPTOC_PC7 + 16));  // Reset PC7
 8000378:	4b08      	ldr	r3, [pc, #32]	@ (800039c <Optocoupler_AllOff+0x30>)
 800037a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800037e:	619a      	str	r2, [r3, #24]
    GPIOC->BSRR = (1U << (OPTOC_PC8 + 16));  // Reset PC8
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <Optocoupler_AllOff+0x30>)
 8000382:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000386:	619a      	str	r2, [r3, #24]
    GPIOC->BSRR = (1U << (OPTOC_PC9 + 16));  // Reset PC9
 8000388:	4b04      	ldr	r3, [pc, #16]	@ (800039c <Optocoupler_AllOff+0x30>)
 800038a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800038e:	619a      	str	r2, [r3, #24]
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40020800 	.word	0x40020800

080003a0 <Optocoupler_Set>:

// Set a specific optocoupler pin (turn on one channel)
// channel: 1=PC8 (Motor-B reverse), 2=PC6 (Motor-B forward), 
//          3=PC9 (Motor-A reverse), 4=PC7 (Motor-A forward)
void Optocoupler_Set(uint8_t channel)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
    // First, turn off all channels for safety
    Optocoupler_AllOff();
 80003aa:	f7ff ffdf 	bl	800036c <Optocoupler_AllOff>
    
    // Then turn on the requested channel
    switch(channel)
 80003ae:	79fb      	ldrb	r3, [r7, #7]
 80003b0:	3b01      	subs	r3, #1
 80003b2:	2b03      	cmp	r3, #3
 80003b4:	d81c      	bhi.n	80003f0 <Optocoupler_Set+0x50>
 80003b6:	a201      	add	r2, pc, #4	@ (adr r2, 80003bc <Optocoupler_Set+0x1c>)
 80003b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003bc:	080003cd 	.word	0x080003cd
 80003c0:	080003d7 	.word	0x080003d7
 80003c4:	080003df 	.word	0x080003df
 80003c8:	080003e9 	.word	0x080003e9
    {
        case 1:  // Motor-B reverse (PC8)
            GPIOC->BSRR = (1U << OPTOC_PC8);  // Set PC8 HIGH
 80003cc:	4b0b      	ldr	r3, [pc, #44]	@ (80003fc <Optocoupler_Set+0x5c>)
 80003ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003d2:	619a      	str	r2, [r3, #24]
            break;
 80003d4:	e00d      	b.n	80003f2 <Optocoupler_Set+0x52>
        case 2:  // Motor-B forward (PC6)
            GPIOC->BSRR = (1U << OPTOC_PC6);  // Set PC6 HIGH
 80003d6:	4b09      	ldr	r3, [pc, #36]	@ (80003fc <Optocoupler_Set+0x5c>)
 80003d8:	2240      	movs	r2, #64	@ 0x40
 80003da:	619a      	str	r2, [r3, #24]
            break;
 80003dc:	e009      	b.n	80003f2 <Optocoupler_Set+0x52>
        case 3:  // Motor-A reverse (PC9)
            GPIOC->BSRR = (1U << OPTOC_PC9);  // Set PC9 HIGH
 80003de:	4b07      	ldr	r3, [pc, #28]	@ (80003fc <Optocoupler_Set+0x5c>)
 80003e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003e4:	619a      	str	r2, [r3, #24]
            break;
 80003e6:	e004      	b.n	80003f2 <Optocoupler_Set+0x52>
        case 4:  // Motor-A forward (PC7)
            GPIOC->BSRR = (1U << OPTOC_PC7);  // Set PC7 HIGH
 80003e8:	4b04      	ldr	r3, [pc, #16]	@ (80003fc <Optocoupler_Set+0x5c>)
 80003ea:	2280      	movs	r2, #128	@ 0x80
 80003ec:	619a      	str	r2, [r3, #24]
            break;
 80003ee:	e000      	b.n	80003f2 <Optocoupler_Set+0x52>
        default:
            // Invalid channel, do nothing (all remain off)
            break;
 80003f0:	bf00      	nop
    }
}
 80003f2:	bf00      	nop
 80003f4:	3708      	adds	r7, #8
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	40020800 	.word	0x40020800

08000400 <Optocoupler_TestSequence>:

// Test sequence: Activate each optocoupler channel for 0.5 second sequentially
// Only one channel is active at a time to prevent driver overload
void Optocoupler_TestSequence(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
    // Turn off all channels first
    Optocoupler_AllOff();
 8000404:	f7ff ffb2 	bl	800036c <Optocoupler_AllOff>
    delay_ms(50);
 8000408:	2032      	movs	r0, #50	@ 0x32
 800040a:	f7ff ff0d 	bl	8000228 <delay_ms>
    
    // Test sequence: Each channel active for 0.5 second
    // Channel 1: Motor-B reverse (PC8)
    Optocoupler_Set(1);
 800040e:	2001      	movs	r0, #1
 8000410:	f7ff ffc6 	bl	80003a0 <Optocoupler_Set>
    delay_ms(500);
 8000414:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000418:	f7ff ff06 	bl	8000228 <delay_ms>
    
    // Channel 2: Motor-B forward (PC6)
    Optocoupler_Set(2);
 800041c:	2002      	movs	r0, #2
 800041e:	f7ff ffbf 	bl	80003a0 <Optocoupler_Set>
    delay_ms(500);
 8000422:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000426:	f7ff feff 	bl	8000228 <delay_ms>
    
    // Channel 3: Motor-A reverse (PC9)
    Optocoupler_Set(3);
 800042a:	2003      	movs	r0, #3
 800042c:	f7ff ffb8 	bl	80003a0 <Optocoupler_Set>
    delay_ms(500);
 8000430:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000434:	f7ff fef8 	bl	8000228 <delay_ms>
    
    // Channel 4: Motor-A forward (PC7)
    Optocoupler_Set(4);
 8000438:	2004      	movs	r0, #4
 800043a:	f7ff ffb1 	bl	80003a0 <Optocoupler_Set>
    delay_ms(500);
 800043e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000442:	f7ff fef1 	bl	8000228 <delay_ms>
    
    // Turn off all channels after test
    Optocoupler_AllOff();
 8000446:	f7ff ff91 	bl	800036c <Optocoupler_AllOff>
    delay_ms(50);
 800044a:	2032      	movs	r0, #50	@ 0x32
 800044c:	f7ff feec 	bl	8000228 <delay_ms>
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}

08000454 <delay_us>:

void delay_us(uint32_t us)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
    // Approximate delay: ~8 loops per microsecond at 16MHz
    for (uint32_t i = 0; i < us * 8; i++)
 800045c:	2300      	movs	r3, #0
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	e003      	b.n	800046a <delay_us+0x16>
    {
        __asm volatile("nop");
 8000462:	bf00      	nop
    for (uint32_t i = 0; i < us * 8; i++)
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	3301      	adds	r3, #1
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	00db      	lsls	r3, r3, #3
 800046e:	68fa      	ldr	r2, [r7, #12]
 8000470:	429a      	cmp	r2, r3
 8000472:	d3f6      	bcc.n	8000462 <delay_us+0xe>
    }
}
 8000474:	bf00      	nop
 8000476:	bf00      	nop
 8000478:	3714      	adds	r7, #20
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
	...

08000484 <Speaker_Init>:
// Speaker/PWM Audio Functions
// PA6 (TIM3 CH1) for speaker output

// Initialize TIM3 for PWM audio on PA6
void Speaker_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000488:	4b2a      	ldr	r3, [pc, #168]	@ (8000534 <Speaker_Init+0xb0>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048c:	4a29      	ldr	r2, [pc, #164]	@ (8000534 <Speaker_Init+0xb0>)
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000494:	4b27      	ldr	r3, [pc, #156]	@ (8000534 <Speaker_Init+0xb0>)
 8000496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000498:	4a26      	ldr	r2, [pc, #152]	@ (8000534 <Speaker_Init+0xb0>)
 800049a:	f043 0302 	orr.w	r3, r3, #2
 800049e:	6413      	str	r3, [r2, #64]	@ 0x40
    
    // Configure PA6 as alternate function 2 (TIM3 CH1)
    GPIOA->MODER &= ~(3U << (6 * 2));           // Clear mode bits
 80004a0:	4b25      	ldr	r3, [pc, #148]	@ (8000538 <Speaker_Init+0xb4>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a24      	ldr	r2, [pc, #144]	@ (8000538 <Speaker_Init+0xb4>)
 80004a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80004aa:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2U << (6 * 2));            // Set alternate function mode (10)
 80004ac:	4b22      	ldr	r3, [pc, #136]	@ (8000538 <Speaker_Init+0xb4>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a21      	ldr	r2, [pc, #132]	@ (8000538 <Speaker_Init+0xb4>)
 80004b2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004b6:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(1U << 6);                // Push-pull
 80004b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000538 <Speaker_Init+0xb4>)
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000538 <Speaker_Init+0xb4>)
 80004be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004c2:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (3U << (6 * 2));          // High speed (maximum drive strength)
 80004c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000538 <Speaker_Init+0xb4>)
 80004c6:	689b      	ldr	r3, [r3, #8]
 80004c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000538 <Speaker_Init+0xb4>)
 80004ca:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 80004ce:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(3U << (6 * 2));           // No pull-up/pull-down
 80004d0:	4b19      	ldr	r3, [pc, #100]	@ (8000538 <Speaker_Init+0xb4>)
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	4a18      	ldr	r2, [pc, #96]	@ (8000538 <Speaker_Init+0xb4>)
 80004d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80004da:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[0] &= ~(0xF << ((6 % 8) * 4));   // Clear AF bits for PA6
 80004dc:	4b16      	ldr	r3, [pc, #88]	@ (8000538 <Speaker_Init+0xb4>)
 80004de:	6a1b      	ldr	r3, [r3, #32]
 80004e0:	4a15      	ldr	r2, [pc, #84]	@ (8000538 <Speaker_Init+0xb4>)
 80004e2:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80004e6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (GPIO_AFR_AF2 << ((6 % 8) * 4));  // Set AF2 for TIM3
 80004e8:	4b13      	ldr	r3, [pc, #76]	@ (8000538 <Speaker_Init+0xb4>)
 80004ea:	6a1b      	ldr	r3, [r3, #32]
 80004ec:	4a12      	ldr	r2, [pc, #72]	@ (8000538 <Speaker_Init+0xb4>)
 80004ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004f2:	6213      	str	r3, [r2, #32]
    // Configure TIM3 for PWM
    // For audio: We'll set frequency dynamically, but setup the timer structure
    // APB1 timer clock = APB1 * 2 if APB1 prescaler > 1, else APB1
    // With HSI at 16MHz, APB1 typically = 16MHz, so timer clock = 16MHz
    
    TIM3->CR1 = 0;                              // Reset control register
 80004f4:	4b11      	ldr	r3, [pc, #68]	@ (800053c <Speaker_Init+0xb8>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
    TIM3->PSC = 0;                              // Prescaler = 1 (no prescaling)
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <Speaker_Init+0xb8>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM3->ARR = 1000;                           // Auto-reload (will be set for frequency)
 8000500:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <Speaker_Init+0xb8>)
 8000502:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000506:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM3->CCR1 = 500;                           // Duty cycle 50% (will be updated)
 8000508:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <Speaker_Init+0xb8>)
 800050a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800050e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3->CCMR1 = TIM_CCMR1_OC1M_PWM1 | TIM_CCMR1_OC1PE;  // PWM mode 1, preload enable
 8000510:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <Speaker_Init+0xb8>)
 8000512:	2268      	movs	r2, #104	@ 0x68
 8000514:	619a      	str	r2, [r3, #24]
    TIM3->CCER = TIM_CCER_CC1E;                 // Enable channel 1 output
 8000516:	4b09      	ldr	r3, [pc, #36]	@ (800053c <Speaker_Init+0xb8>)
 8000518:	2201      	movs	r2, #1
 800051a:	621a      	str	r2, [r3, #32]
    TIM3->CR1 |= TIM_CR1_CEN;                   // Enable counter
 800051c:	4b07      	ldr	r3, [pc, #28]	@ (800053c <Speaker_Init+0xb8>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a06      	ldr	r2, [pc, #24]	@ (800053c <Speaker_Init+0xb8>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6013      	str	r3, [r2, #0]
    
    // Initially stop sound (set frequency to 0 or very low)
    Speaker_SetFrequency(0);
 8000528:	2000      	movs	r0, #0
 800052a:	f000 f809 	bl	8000540 <Speaker_SetFrequency>
}
 800052e:	bf00      	nop
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40023800 	.word	0x40023800
 8000538:	40020000 	.word	0x40020000
 800053c:	40000400 	.word	0x40000400

08000540 <Speaker_SetFrequency>:

// Set PWM frequency (for playing notes)
// frequency: frequency in Hz (0 = stop sound)
void Speaker_SetFrequency(uint32_t frequency)
{
 8000540:	b480      	push	{r7}
 8000542:	b087      	sub	sp, #28
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
    if (frequency == 0 || frequency > 20000)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d004      	beq.n	8000558 <Speaker_SetFrequency+0x18>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000554:	4293      	cmp	r3, r2
 8000556:	d906      	bls.n	8000566 <Speaker_SetFrequency+0x26>
    {
        // Stop sound: disable output
        TIM3->CCER &= ~TIM_CCER_CC1E;
 8000558:	4b1f      	ldr	r3, [pc, #124]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 800055a:	6a1b      	ldr	r3, [r3, #32]
 800055c:	4a1e      	ldr	r2, [pc, #120]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 800055e:	f023 0301 	bic.w	r3, r3, #1
 8000562:	6213      	str	r3, [r2, #32]
        return;
 8000564:	e033      	b.n	80005ce <Speaker_SetFrequency+0x8e>
    }
    
    // Enable output
    TIM3->CCER |= TIM_CCER_CC1E;
 8000566:	4b1c      	ldr	r3, [pc, #112]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 8000568:	6a1b      	ldr	r3, [r3, #32]
 800056a:	4a1b      	ldr	r2, [pc, #108]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6213      	str	r3, [r2, #32]
    
    // Timer clock is 16MHz (assuming APB1 = 16MHz, no prescaler)
    // For PWM frequency F: ARR = Timer_Clock / F
    // We want good resolution, so use prescaler to get reasonable ARR values
    
    uint32_t timer_clock = 16000000;  // 16 MHz
 8000572:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <Speaker_SetFrequency+0x9c>)
 8000574:	613b      	str	r3, [r7, #16]
    uint32_t target_arr = 2000;       // Target ARR for good resolution
 8000576:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800057a:	60fb      	str	r3, [r7, #12]
    
    // Calculate prescaler
    uint32_t prescaler = (timer_clock / (frequency * target_arr)) - 1;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	fb02 f303 	mul.w	r3, r2, r3
 8000584:	693a      	ldr	r2, [r7, #16]
 8000586:	fbb2 f3f3 	udiv	r3, r2, r3
 800058a:	3b01      	subs	r3, #1
 800058c:	617b      	str	r3, [r7, #20]
    if (prescaler > 65535) prescaler = 65535;
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000594:	d302      	bcc.n	800059c <Speaker_SetFrequency+0x5c>
 8000596:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800059a:	617b      	str	r3, [r7, #20]
    
    // Calculate actual ARR
    uint32_t arr = (timer_clock / ((prescaler + 1) * frequency));
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	3301      	adds	r3, #1
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	fb02 f303 	mul.w	r3, r2, r3
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ac:	60bb      	str	r3, [r7, #8]
    
    TIM3->PSC = prescaler;
 80005ae:	4a0a      	ldr	r2, [pc, #40]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	6293      	str	r3, [r2, #40]	@ 0x28
    TIM3->ARR = arr;
 80005b4:	4a08      	ldr	r2, [pc, #32]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM3->CCR1 = (arr * 3) / 5;  // 60% duty cycle for increased volume
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	4613      	mov	r3, r2
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	4413      	add	r3, r2
 80005c2:	4a05      	ldr	r2, [pc, #20]	@ (80005d8 <Speaker_SetFrequency+0x98>)
 80005c4:	4906      	ldr	r1, [pc, #24]	@ (80005e0 <Speaker_SetFrequency+0xa0>)
 80005c6:	fba1 1303 	umull	r1, r3, r1, r3
 80005ca:	089b      	lsrs	r3, r3, #2
 80005cc:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80005ce:	371c      	adds	r7, #28
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	40000400 	.word	0x40000400
 80005dc:	00f42400 	.word	0x00f42400
 80005e0:	cccccccd 	.word	0xcccccccd

080005e4 <Speaker_Stop>:

// Stop sound
void Speaker_Stop(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
    TIM3->CCER &= ~TIM_CCER_CC1E;
 80005e8:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <Speaker_Stop+0x1c>)
 80005ea:	6a1b      	ldr	r3, [r3, #32]
 80005ec:	4a04      	ldr	r2, [pc, #16]	@ (8000600 <Speaker_Stop+0x1c>)
 80005ee:	f023 0301 	bic.w	r3, r3, #1
 80005f2:	6213      	str	r3, [r2, #32]
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	40000400 	.word	0x40000400

08000604 <Play_Katyusha>:

#define KATYUSHA_MELODY_LENGTH  (sizeof(katusha_melody) / sizeof(MelodyNote_t))

// Play the Katyusha melody
void Play_Katyusha(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
    Speaker_Init();
 800060a:	f7ff ff3b 	bl	8000484 <Speaker_Init>
    delay_ms(10);
 800060e:	200a      	movs	r0, #10
 8000610:	f7ff fe0a 	bl	8000228 <delay_ms>
    
    for (uint32_t i = 0; i < KATYUSHA_MELODY_LENGTH; i++)
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	e01a      	b.n	8000650 <Play_Katyusha+0x4c>
    {
        if (katusha_melody[i].frequency == NOTE_REST)
 800061a:	4a13      	ldr	r2, [pc, #76]	@ (8000668 <Play_Katyusha+0x64>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d102      	bne.n	800062c <Play_Katyusha+0x28>
        {
            Speaker_Stop();
 8000626:	f7ff ffdd 	bl	80005e4 <Speaker_Stop>
 800062a:	e006      	b.n	800063a <Play_Katyusha+0x36>
        }
        else
        {
            Speaker_SetFrequency(katusha_melody[i].frequency);
 800062c:	4a0e      	ldr	r2, [pc, #56]	@ (8000668 <Play_Katyusha+0x64>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ff83 	bl	8000540 <Speaker_SetFrequency>
        }
        
        delay_ms(katusha_melody[i].duration_ms);
 800063a:	4a0b      	ldr	r2, [pc, #44]	@ (8000668 <Play_Katyusha+0x64>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	00db      	lsls	r3, r3, #3
 8000640:	4413      	add	r3, r2
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff fdef 	bl	8000228 <delay_ms>
    for (uint32_t i = 0; i < KATYUSHA_MELODY_LENGTH; i++)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	3301      	adds	r3, #1
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2b31      	cmp	r3, #49	@ 0x31
 8000654:	d9e1      	bls.n	800061a <Play_Katyusha+0x16>
    }
    
    // Stop sound after melody
    Speaker_Stop();
 8000656:	f7ff ffc5 	bl	80005e4 <Speaker_Stop>
    delay_ms(100);
 800065a:	2064      	movs	r0, #100	@ 0x64
 800065c:	f7ff fde4 	bl	8000228 <delay_ms>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	08000c74 	.word	0x08000c74

0800066c <I2C1_Init>:

// I2C1 Initialization - PB8 (SCL) and PB9 (SDA), Alternate Function 4
void I2C1_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000670:	4b3f      	ldr	r3, [pc, #252]	@ (8000770 <I2C1_Init+0x104>)
 8000672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000674:	4a3e      	ldr	r2, [pc, #248]	@ (8000770 <I2C1_Init+0x104>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800067c:	4b3c      	ldr	r3, [pc, #240]	@ (8000770 <I2C1_Init+0x104>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a3b      	ldr	r2, [pc, #236]	@ (8000770 <I2C1_Init+0x104>)
 8000682:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
    
    // Configure PB8 (SCL) and PB9 (SDA) as alternate function, open-drain, high speed
    // PB8 = SCL
    GPIOB->MODER &= ~(3U << (8 * 2));           // Clear mode bits
 8000688:	4b3a      	ldr	r3, [pc, #232]	@ (8000774 <I2C1_Init+0x108>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a39      	ldr	r2, [pc, #228]	@ (8000774 <I2C1_Init+0x108>)
 800068e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000692:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (2U << (8 * 2));            // Set alternate function mode (10)
 8000694:	4b37      	ldr	r3, [pc, #220]	@ (8000774 <I2C1_Init+0x108>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a36      	ldr	r2, [pc, #216]	@ (8000774 <I2C1_Init+0x108>)
 800069a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800069e:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1U << 8);                 // Open-drain
 80006a0:	4b34      	ldr	r3, [pc, #208]	@ (8000774 <I2C1_Init+0x108>)
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	4a33      	ldr	r2, [pc, #204]	@ (8000774 <I2C1_Init+0x108>)
 80006a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006aa:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= (3U << (8 * 2));          // High speed
 80006ac:	4b31      	ldr	r3, [pc, #196]	@ (8000774 <I2C1_Init+0x108>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	4a30      	ldr	r2, [pc, #192]	@ (8000774 <I2C1_Init+0x108>)
 80006b2:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80006b6:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR |= (1U << (8 * 2));            // Pull-up
 80006b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000774 <I2C1_Init+0x108>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	4a2d      	ldr	r2, [pc, #180]	@ (8000774 <I2C1_Init+0x108>)
 80006be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006c2:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~(0xF << ((8 - 8) * 4));   // Clear AF bits for PB8
 80006c4:	4b2b      	ldr	r3, [pc, #172]	@ (8000774 <I2C1_Init+0x108>)
 80006c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006c8:	4a2a      	ldr	r2, [pc, #168]	@ (8000774 <I2C1_Init+0x108>)
 80006ca:	f023 030f 	bic.w	r3, r3, #15
 80006ce:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (GPIO_AFR_AF4 << ((8 - 8) * 4));  // Set AF4 for I2C1
 80006d0:	4b28      	ldr	r3, [pc, #160]	@ (8000774 <I2C1_Init+0x108>)
 80006d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d4:	4a27      	ldr	r2, [pc, #156]	@ (8000774 <I2C1_Init+0x108>)
 80006d6:	f043 0304 	orr.w	r3, r3, #4
 80006da:	6253      	str	r3, [r2, #36]	@ 0x24
    
    // PB9 = SDA
    GPIOB->MODER &= ~(3U << (9 * 2));           // Clear mode bits
 80006dc:	4b25      	ldr	r3, [pc, #148]	@ (8000774 <I2C1_Init+0x108>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a24      	ldr	r2, [pc, #144]	@ (8000774 <I2C1_Init+0x108>)
 80006e2:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80006e6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (2U << (9 * 2));            // Set alternate function mode (10)
 80006e8:	4b22      	ldr	r3, [pc, #136]	@ (8000774 <I2C1_Init+0x108>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a21      	ldr	r2, [pc, #132]	@ (8000774 <I2C1_Init+0x108>)
 80006ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80006f2:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1U << 9);                 // Open-drain
 80006f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000774 <I2C1_Init+0x108>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000774 <I2C1_Init+0x108>)
 80006fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006fe:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= (3U << (9 * 2));          // High speed
 8000700:	4b1c      	ldr	r3, [pc, #112]	@ (8000774 <I2C1_Init+0x108>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	4a1b      	ldr	r2, [pc, #108]	@ (8000774 <I2C1_Init+0x108>)
 8000706:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 800070a:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR |= (1U << (9 * 2));            // Pull-up
 800070c:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <I2C1_Init+0x108>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	4a18      	ldr	r2, [pc, #96]	@ (8000774 <I2C1_Init+0x108>)
 8000712:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000716:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~(0xF << ((9 - 8) * 4));   // Clear AF bits for PB9
 8000718:	4b16      	ldr	r3, [pc, #88]	@ (8000774 <I2C1_Init+0x108>)
 800071a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800071c:	4a15      	ldr	r2, [pc, #84]	@ (8000774 <I2C1_Init+0x108>)
 800071e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000722:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (GPIO_AFR_AF4 << ((9 - 8) * 4));  // Set AF4 for I2C1
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <I2C1_Init+0x108>)
 8000726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000728:	4a12      	ldr	r2, [pc, #72]	@ (8000774 <I2C1_Init+0x108>)
 800072a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800072e:	6253      	str	r3, [r2, #36]	@ 0x24
    
    // Reset I2C1
    RCC->APB1RSTR |= (1U << 21);                // Set I2C1 reset bit
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <I2C1_Init+0x104>)
 8000732:	6a1b      	ldr	r3, [r3, #32]
 8000734:	4a0e      	ldr	r2, [pc, #56]	@ (8000770 <I2C1_Init+0x104>)
 8000736:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800073a:	6213      	str	r3, [r2, #32]
    delay_us(10);
 800073c:	200a      	movs	r0, #10
 800073e:	f7ff fe89 	bl	8000454 <delay_us>
    RCC->APB1RSTR &= ~(1U << 21);               // Clear I2C1 reset bit
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <I2C1_Init+0x104>)
 8000744:	6a1b      	ldr	r3, [r3, #32]
 8000746:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <I2C1_Init+0x104>)
 8000748:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800074c:	6213      	str	r3, [r2, #32]
    
    // Configure I2C1 for 100kHz (Standard mode)
    // CCR calculation for Standard mode: CCR = APB1_clock / I2C_speed
    // Assuming 16MHz APB1: CCR = 16000000 / 100000 = 160
    I2C1->CR2 = 16;                             // Set peripheral clock frequency (16MHz) in MHz
 800074e:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <I2C1_Init+0x10c>)
 8000750:	2210      	movs	r2, #16
 8000752:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 160;                            // Clock control register (100kHz Standard mode)
 8000754:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <I2C1_Init+0x10c>)
 8000756:	22a0      	movs	r2, #160	@ 0xa0
 8000758:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;                           // Maximum rise time (1000ns + 1)
 800075a:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <I2C1_Init+0x10c>)
 800075c:	2211      	movs	r2, #17
 800075e:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;                    // Enable peripheral
 8000760:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <I2C1_Init+0x10c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a04      	ldr	r2, [pc, #16]	@ (8000778 <I2C1_Init+0x10c>)
 8000766:	f043 0301 	orr.w	r3, r3, #1
 800076a:	6013      	str	r3, [r2, #0]
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40023800 	.word	0x40023800
 8000774:	40020400 	.word	0x40020400
 8000778:	40005400 	.word	0x40005400

0800077c <I2C_WaitFlag>:

// Wait for I2C flag
static void I2C_WaitFlag(uint32_t flag, uint32_t status)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
    uint32_t timeout = 10000;
 8000786:	f242 7310 	movw	r3, #10000	@ 0x2710
 800078a:	60fb      	str	r3, [r7, #12]
    while (((I2C1->SR1 & flag) == status) && (--timeout));
 800078c:	bf00      	nop
 800078e:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <I2C_WaitFlag+0x38>)
 8000790:	695a      	ldr	r2, [r3, #20]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4013      	ands	r3, r2
 8000796:	683a      	ldr	r2, [r7, #0]
 8000798:	429a      	cmp	r2, r3
 800079a:	d105      	bne.n	80007a8 <I2C_WaitFlag+0x2c>
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3b01      	subs	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d1f2      	bne.n	800078e <I2C_WaitFlag+0x12>
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	40005400 	.word	0x40005400

080007b8 <I2C_Start>:

// I2C Start condition
static void I2C_Start(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <I2C_Start+0x1c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <I2C_Start+0x1c>)
 80007c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007c6:	6013      	str	r3, [r2, #0]
    I2C_WaitFlag(I2C_SR1_SB, 0);
 80007c8:	2100      	movs	r1, #0
 80007ca:	2001      	movs	r0, #1
 80007cc:	f7ff ffd6 	bl	800077c <I2C_WaitFlag>
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40005400 	.word	0x40005400

080007d8 <I2C_Stop>:

// I2C Stop condition
static void I2C_Stop(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <I2C_Stop+0x1c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <I2C_Stop+0x1c>)
 80007e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007e6:	6013      	str	r3, [r2, #0]
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40005400 	.word	0x40005400

080007f8 <I2C_SendAddress>:

// I2C Send address
static void I2C_SendAddress(uint8_t address, uint8_t read)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	460a      	mov	r2, r1
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	71bb      	strb	r3, [r7, #6]
    I2C1->DR = (address << 1) | (read ? 1 : 0);
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	79ba      	ldrb	r2, [r7, #6]
 800080e:	2a00      	cmp	r2, #0
 8000810:	bf14      	ite	ne
 8000812:	2201      	movne	r2, #1
 8000814:	2200      	moveq	r2, #0
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	431a      	orrs	r2, r3
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <I2C_SendAddress+0x40>)
 800081c:	611a      	str	r2, [r3, #16]
    I2C_WaitFlag(I2C_SR1_ADDR, 0);
 800081e:	2100      	movs	r1, #0
 8000820:	2002      	movs	r0, #2
 8000822:	f7ff ffab 	bl	800077c <I2C_WaitFlag>
    volatile uint32_t dummy = I2C1->SR2;        // Read SR2 to clear ADDR flag
 8000826:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <I2C_SendAddress+0x40>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	60fb      	str	r3, [r7, #12]
    (void)dummy;
 800082c:	68fb      	ldr	r3, [r7, #12]
}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40005400 	.word	0x40005400

0800083c <I2C_SendByte>:

// I2C Send byte
static void I2C_SendByte(uint8_t data)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
    I2C_WaitFlag(I2C_SR1_TXE, 0);
 8000846:	2100      	movs	r1, #0
 8000848:	2080      	movs	r0, #128	@ 0x80
 800084a:	f7ff ff97 	bl	800077c <I2C_WaitFlag>
    I2C1->DR = data;
 800084e:	4a05      	ldr	r2, [pc, #20]	@ (8000864 <I2C_SendByte+0x28>)
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	6113      	str	r3, [r2, #16]
    I2C_WaitFlag(I2C_SR1_BTF, 0);
 8000854:	2100      	movs	r1, #0
 8000856:	2004      	movs	r0, #4
 8000858:	f7ff ff90 	bl	800077c <I2C_WaitFlag>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40005400 	.word	0x40005400

08000868 <pcf8574_write>:

// PCF8574 write (sends one byte to the I2C LCD backpack)
static void pcf8574_write(uint8_t data)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
    I2C_Start();
 8000872:	f7ff ffa1 	bl	80007b8 <I2C_Start>
    I2C_SendAddress(LCD_I2C_ADDR, 0);           // Write mode
 8000876:	2100      	movs	r1, #0
 8000878:	2027      	movs	r0, #39	@ 0x27
 800087a:	f7ff ffbd 	bl	80007f8 <I2C_SendAddress>
    I2C_SendByte(data);
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ffdb 	bl	800083c <I2C_SendByte>
    I2C_Stop();
 8000886:	f7ff ffa7 	bl	80007d8 <I2C_Stop>
    delay_us(100);                               // Small delay after transmission
 800088a:	2064      	movs	r0, #100	@ 0x64
 800088c:	f7ff fde2 	bl	8000454 <delay_us>
}
 8000890:	bf00      	nop
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <lcd_pulse_enable>:

// Pulse enable to latch data into LCD
static void lcd_pulse_enable(uint8_t data)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
    pcf8574_write(data | LCD_EN);
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ffdc 	bl	8000868 <pcf8574_write>
    delay_us(1);
 80008b0:	2001      	movs	r0, #1
 80008b2:	f7ff fdcf 	bl	8000454 <delay_us>
    pcf8574_write(data & ~LCD_EN);
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	f023 0304 	bic.w	r3, r3, #4
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ffd2 	bl	8000868 <pcf8574_write>
    delay_us(50);
 80008c4:	2032      	movs	r0, #50	@ 0x32
 80008c6:	f7ff fdc5 	bl	8000454 <delay_us>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <lcd_write4>:

// Send 4 bits (upper nibble in bits P4..P7)
static void lcd_write4(uint8_t nibble_with_ctrl)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	71fb      	strb	r3, [r7, #7]
    pcf8574_write(nibble_with_ctrl);
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ffc2 	bl	8000868 <pcf8574_write>
    lcd_pulse_enable(nibble_with_ctrl);
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff ffd6 	bl	8000898 <lcd_pulse_enable>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <lcd_send>:

// Send full byte as two nibbles
static void lcd_send(uint8_t value, uint8_t mode_rs)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	460a      	mov	r2, r1
 80008fe:	71fb      	strb	r3, [r7, #7]
 8000900:	4613      	mov	r3, r2
 8000902:	71bb      	strb	r3, [r7, #6]
    uint8_t high = (value & 0xF0);
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f023 030f 	bic.w	r3, r3, #15
 800090a:	73fb      	strb	r3, [r7, #15]
    uint8_t low  = (value << 4) & 0xF0;
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	011b      	lsls	r3, r3, #4
 8000910:	73bb      	strb	r3, [r7, #14]
    uint8_t ctrl = LCD_BACKLIGHT | (mode_rs ? LCD_RS : 0x00); // RW=0 always
 8000912:	79bb      	ldrb	r3, [r7, #6]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <lcd_send+0x28>
 8000918:	2309      	movs	r3, #9
 800091a:	e000      	b.n	800091e <lcd_send+0x2a>
 800091c:	2308      	movs	r3, #8
 800091e:	737b      	strb	r3, [r7, #13]
    
    lcd_write4(high | ctrl);
 8000920:	7bfa      	ldrb	r2, [r7, #15]
 8000922:	7b7b      	ldrb	r3, [r7, #13]
 8000924:	4313      	orrs	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ffd2 	bl	80008d2 <lcd_write4>
    lcd_write4(low | ctrl);
 800092e:	7bba      	ldrb	r2, [r7, #14]
 8000930:	7b7b      	ldrb	r3, [r7, #13]
 8000932:	4313      	orrs	r3, r2
 8000934:	b2db      	uxtb	r3, r3
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff ffcb 	bl	80008d2 <lcd_write4>
}
 800093c:	bf00      	nop
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <lcd_cmd>:

// LCD command
static void lcd_cmd(uint8_t cmd)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
    lcd_send(cmd, 0);
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ffce 	bl	80008f4 <lcd_send>
    if (cmd == 0x01 || cmd == 0x02) delay_ms(2); // Clear/home need >1.5ms
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d002      	beq.n	8000964 <lcd_cmd+0x20>
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2b02      	cmp	r3, #2
 8000962:	d102      	bne.n	800096a <lcd_cmd+0x26>
 8000964:	2002      	movs	r0, #2
 8000966:	f7ff fc5f 	bl	8000228 <delay_ms>
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <lcd_data>:

// LCD data
static void lcd_data(uint8_t data)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
 8000978:	4603      	mov	r3, r0
 800097a:	71fb      	strb	r3, [r7, #7]
    lcd_send(data, 1);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2101      	movs	r1, #1
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ffb7 	bl	80008f4 <lcd_send>
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <lcd_init>:

// LCD initialization
static void lcd_init(void)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
    delay_ms(50); // LCD power-up delay
 8000994:	2032      	movs	r0, #50	@ 0x32
 8000996:	f7ff fc47 	bl	8000228 <delay_ms>
    
    // Force 4-bit init sequence (per HD44780 datasheet)
    uint8_t ctrl = LCD_BACKLIGHT; // RS=0, RW=0
 800099a:	2308      	movs	r3, #8
 800099c:	71fb      	strb	r3, [r7, #7]
    lcd_write4(0x30 | ctrl); delay_ms(5);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ff93 	bl	80008d2 <lcd_write4>
 80009ac:	2005      	movs	r0, #5
 80009ae:	f7ff fc3b 	bl	8000228 <delay_ms>
    lcd_write4(0x30 | ctrl); delay_us(200);
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff ff89 	bl	80008d2 <lcd_write4>
 80009c0:	20c8      	movs	r0, #200	@ 0xc8
 80009c2:	f7ff fd47 	bl	8000454 <delay_us>
    lcd_write4(0x30 | ctrl); delay_us(200);
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff ff7f 	bl	80008d2 <lcd_write4>
 80009d4:	20c8      	movs	r0, #200	@ 0xc8
 80009d6:	f7ff fd3d 	bl	8000454 <delay_us>
    lcd_write4(0x20 | ctrl); delay_us(200); // 4-bit mode
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	f043 0320 	orr.w	r3, r3, #32
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff ff75 	bl	80008d2 <lcd_write4>
 80009e8:	20c8      	movs	r0, #200	@ 0xc8
 80009ea:	f7ff fd33 	bl	8000454 <delay_us>
    
    // Function set: 4-bit, 2-line (works for 20x4 too), 5x8 font
    lcd_cmd(0x28);
 80009ee:	2028      	movs	r0, #40	@ 0x28
 80009f0:	f7ff ffa8 	bl	8000944 <lcd_cmd>
    
    // Display ON, cursor OFF, blink OFF
    lcd_cmd(0x0C);
 80009f4:	200c      	movs	r0, #12
 80009f6:	f7ff ffa5 	bl	8000944 <lcd_cmd>
    
    // Clear display
    lcd_cmd(0x01);
 80009fa:	2001      	movs	r0, #1
 80009fc:	f7ff ffa2 	bl	8000944 <lcd_cmd>
    
    // Entry mode: increment, no shift
    lcd_cmd(0x06);
 8000a00:	2006      	movs	r0, #6
 8000a02:	f7ff ff9f 	bl	8000944 <lcd_cmd>
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <lcd_set_cursor>:

// Set cursor: row 0..3, col 0..19
static void lcd_set_cursor(uint8_t row, uint8_t col)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	460a      	mov	r2, r1
 8000a1a:	71fb      	strb	r3, [r7, #7]
 8000a1c:	4613      	mov	r3, r2
 8000a1e:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
    lcd_cmd(0x80 | (row_offsets[row] + col));
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	4a08      	ldr	r2, [pc, #32]	@ (8000a44 <lcd_set_cursor+0x34>)
 8000a24:	5cd2      	ldrb	r2, [r2, r3]
 8000a26:	79bb      	ldrb	r3, [r7, #6]
 8000a28:	4413      	add	r3, r2
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000a32:	b25b      	sxtb	r3, r3
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff ff84 	bl	8000944 <lcd_cmd>
}
 8000a3c:	bf00      	nop
 8000a3e:	3708      	adds	r7, #8
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	08001bd0 	.word	0x08001bd0

08000a48 <lcd_clear>:
    lcd_cmd(0x18);  // Display shift left (can help with scrolling effect)
}

// Clear entire display
static void lcd_clear(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff ff79 	bl	8000944 <lcd_cmd>
    delay_ms(2);  // Clear command needs >1.5ms
 8000a52:	2002      	movs	r0, #2
 8000a54:	f7ff fbe8 	bl	8000228 <delay_ms>
}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <main>:
    "It was still a prison.\n\n"
    "But it was no longer perfect.\n\n"
    "Because two brave children had escapedand taken their hope with them, straight into the stars.\n\n";

int main(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
    // Enable GPIOA clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000a62:	4b54      	ldr	r3, [pc, #336]	@ (8000bb4 <main+0x158>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	4a53      	ldr	r2, [pc, #332]	@ (8000bb4 <main+0x158>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6313      	str	r3, [r2, #48]	@ 0x30
    
    // Configure PA5 as output (Nucleo-F411RE user LED LD2 - heartbeat)
    GPIOA->MODER &= ~GPIO_MODER_MODER5_MASK;        // Clear mode bits for PA5
 8000a6e:	4b52      	ldr	r3, [pc, #328]	@ (8000bb8 <main+0x15c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a51      	ldr	r2, [pc, #324]	@ (8000bb8 <main+0x15c>)
 8000a74:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000a78:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODER5_OUTPUT;       // Set PA5 to output mode (01)
 8000a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8000bb8 <main+0x15c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a4e      	ldr	r2, [pc, #312]	@ (8000bb8 <main+0x15c>)
 8000a80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a84:	6013      	str	r3, [r2, #0]
    
    // Configure output type: push-pull (0 = default, already cleared)
    GPIOA->OTYPER &= ~(1U << 5);
 8000a86:	4b4c      	ldr	r3, [pc, #304]	@ (8000bb8 <main+0x15c>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	4a4b      	ldr	r2, [pc, #300]	@ (8000bb8 <main+0x15c>)
 8000a8c:	f023 0320 	bic.w	r3, r3, #32
 8000a90:	6053      	str	r3, [r2, #4]
    
    // Configure output speed: low (optional, 0 = default)
    GPIOA->OSPEEDR &= ~(3U << GPIO_MODER_MODER5_POS);
 8000a92:	4b49      	ldr	r3, [pc, #292]	@ (8000bb8 <main+0x15c>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	4a48      	ldr	r2, [pc, #288]	@ (8000bb8 <main+0x15c>)
 8000a98:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000a9c:	6093      	str	r3, [r2, #8]
    
    // No pull-up/pull-down (optional, 0 = default)
    GPIOA->PUPDR &= ~(3U << GPIO_MODER_MODER5_POS);
 8000a9e:	4b46      	ldr	r3, [pc, #280]	@ (8000bb8 <main+0x15c>)
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	4a45      	ldr	r2, [pc, #276]	@ (8000bb8 <main+0x15c>)
 8000aa4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000aa8:	60d3      	str	r3, [r2, #12]
    
    // Initialize optocoupler GPIO pins
    Optocoupler_Init();
 8000aaa:	f7ff fbd7 	bl	800025c <Optocoupler_Init>
    
    // Run optocoupler test sequence (before LCD initialization)
    // This tests each channel individually for 1 second
    Optocoupler_TestSequence();
 8000aae:	f7ff fca7 	bl	8000400 <Optocoupler_TestSequence>
    
    // Play Katyusha melody test (before LCD initialization)
    Play_Katyusha();
 8000ab2:	f7ff fda7 	bl	8000604 <Play_Katyusha>
    
    // Initialize I2C1 for LCD
    I2C1_Init();
 8000ab6:	f7ff fdd9 	bl	800066c <I2C1_Init>
    
    // Initialize LCD
    delay_ms(100);  // Give I2C time to stabilize
 8000aba:	2064      	movs	r0, #100	@ 0x64
 8000abc:	f7ff fbb4 	bl	8000228 <delay_ms>
    lcd_init();
 8000ac0:	f7ff ff65 	bl	800098e <lcd_init>
    delay_ms(10);
 8000ac4:	200a      	movs	r0, #10
 8000ac6:	f7ff fbaf 	bl	8000228 <delay_ms>
    
    // Clear display
    lcd_clear();
 8000aca:	f7ff ffbd 	bl	8000a48 <lcd_clear>
    
    // Main loop - blink LED heartbeat and stream text continuously
    uint32_t heartbeat_counter = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
    while (1)
    {
        // Stream the story text continuously
        // Character delay of ~30ms provides readable scrolling speed
        const char *text_ptr = story_text;
 8000ad2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bbc <main+0x160>)
 8000ad4:	60bb      	str	r3, [r7, #8]
        uint8_t row = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	71fb      	strb	r3, [r7, #7]
        uint8_t col = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	71bb      	strb	r3, [r7, #6]
        
        while (*text_ptr)
 8000ade:	e058      	b.n	8000b92 <main+0x136>
        {
            char c = *text_ptr++;
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	1c5a      	adds	r2, r3, #1
 8000ae4:	60ba      	str	r2, [r7, #8]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	717b      	strb	r3, [r7, #5]
            
            // Toggle LED heartbeat approximately every 500ms
            heartbeat_counter++;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
            if (heartbeat_counter >= 17) // ~500ms at 30ms per char (500/30  17)
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	2b10      	cmp	r3, #16
 8000af4:	d907      	bls.n	8000b06 <main+0xaa>
            {
                GPIOA->ODR ^= GPIO_ODR_OD5;
 8000af6:	4b30      	ldr	r3, [pc, #192]	@ (8000bb8 <main+0x15c>)
 8000af8:	695b      	ldr	r3, [r3, #20]
 8000afa:	4a2f      	ldr	r2, [pc, #188]	@ (8000bb8 <main+0x15c>)
 8000afc:	f083 0320 	eor.w	r3, r3, #32
 8000b00:	6153      	str	r3, [r2, #20]
                heartbeat_counter = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
            }
            
            // Skip carriage returns
            if (c == '\r')
 8000b06:	797b      	ldrb	r3, [r7, #5]
 8000b08:	2b0d      	cmp	r3, #13
 8000b0a:	d041      	beq.n	8000b90 <main+0x134>
            {
                continue;
            }
            
            // Handle newlines
            if (c == '\n')
 8000b0c:	797b      	ldrb	r3, [r7, #5]
 8000b0e:	2b0a      	cmp	r3, #10
 8000b10:	d118      	bne.n	8000b44 <main+0xe8>
            {
                row++;
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	3301      	adds	r3, #1
 8000b16:	71fb      	strb	r3, [r7, #7]
                col = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	71bb      	strb	r3, [r7, #6]
                if (row >= 4)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	2b03      	cmp	r3, #3
 8000b20:	d909      	bls.n	8000b36 <main+0xda>
                {
                    // Scroll: clear display and start over
                    lcd_clear();
 8000b22:	f7ff ff91 	bl	8000a48 <lcd_clear>
                    row = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	71fb      	strb	r3, [r7, #7]
                    col = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71bb      	strb	r3, [r7, #6]
                    delay_ms(500); // Pause before restart
 8000b2e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b32:	f7ff fb79 	bl	8000228 <delay_ms>
                }
                lcd_set_cursor(row, col);
 8000b36:	79ba      	ldrb	r2, [r7, #6]
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff67 	bl	8000a10 <lcd_set_cursor>
                continue;
 8000b42:	e026      	b.n	8000b92 <main+0x136>
            }
            
            // Wrap at end of line
            if (col >= 20)
 8000b44:	79bb      	ldrb	r3, [r7, #6]
 8000b46:	2b13      	cmp	r3, #19
 8000b48:	d917      	bls.n	8000b7a <main+0x11e>
            {
                row++;
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	71fb      	strb	r3, [r7, #7]
                col = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	71bb      	strb	r3, [r7, #6]
                if (row >= 4)
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b03      	cmp	r3, #3
 8000b58:	d909      	bls.n	8000b6e <main+0x112>
                {
                    // Scroll: clear display and start over
                    lcd_clear();
 8000b5a:	f7ff ff75 	bl	8000a48 <lcd_clear>
                    row = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	71fb      	strb	r3, [r7, #7]
                    col = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	71bb      	strb	r3, [r7, #6]
                    delay_ms(500); // Pause before restart
 8000b66:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b6a:	f7ff fb5d 	bl	8000228 <delay_ms>
                }
                lcd_set_cursor(row, col);
 8000b6e:	79ba      	ldrb	r2, [r7, #6]
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ff4b 	bl	8000a10 <lcd_set_cursor>
            }
            
            // Print character
            lcd_data((uint8_t)c);
 8000b7a:	797b      	ldrb	r3, [r7, #5]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fef8 	bl	8000972 <lcd_data>
            col++;
 8000b82:	79bb      	ldrb	r3, [r7, #6]
 8000b84:	3301      	adds	r3, #1
 8000b86:	71bb      	strb	r3, [r7, #6]
            
            // Small delay for readability (15ms per character - doubled speed)
            delay_ms(15);
 8000b88:	200f      	movs	r0, #15
 8000b8a:	f7ff fb4d 	bl	8000228 <delay_ms>
 8000b8e:	e000      	b.n	8000b92 <main+0x136>
                continue;
 8000b90:	bf00      	nop
        while (*text_ptr)
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d1a2      	bne.n	8000ae0 <main+0x84>
        }
        
        // Brief pause before restarting the story
        delay_ms(2000);
 8000b9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b9e:	f7ff fb43 	bl	8000228 <delay_ms>
        lcd_clear();
 8000ba2:	f7ff ff51 	bl	8000a48 <lcd_clear>
        row = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	71fb      	strb	r3, [r7, #7]
        col = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	71bb      	strb	r3, [r7, #6]
        heartbeat_counter = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
    {
 8000bb2:	e78e      	b.n	8000ad2 <main+0x76>
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020000 	.word	0x40020000
 8000bbc:	08000e04 	.word	0x08000e04

08000bc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bc0:	480d      	ldr	r0, [pc, #52]	@ (8000bf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bc2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bc4:	f7ff fb08 	bl	80001d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc8:	480c      	ldr	r0, [pc, #48]	@ (8000bfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000bca:	490d      	ldr	r1, [pc, #52]	@ (8000c00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <LoopForever+0xe>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000be0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c0c <LoopForever+0x16>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000bee:	f000 f811 	bl	8000c14 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000bf2:	f7ff ff33 	bl	8000a5c <main>

08000bf6 <LoopForever>:

LoopForever:
  b LoopForever
 8000bf6:	e7fe      	b.n	8000bf6 <LoopForever>
  ldr   r0, =_estack
 8000bf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c00:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000c04:	08001bdc 	.word	0x08001bdc
  ldr r2, =_sbss
 8000c08:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000c0c:	2000001c 	.word	0x2000001c

08000c10 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c10:	e7fe      	b.n	8000c10 <ADC_IRQHandler>
	...

08000c14 <__libc_init_array>:
 8000c14:	b570      	push	{r4, r5, r6, lr}
 8000c16:	4d0d      	ldr	r5, [pc, #52]	@ (8000c4c <__libc_init_array+0x38>)
 8000c18:	4c0d      	ldr	r4, [pc, #52]	@ (8000c50 <__libc_init_array+0x3c>)
 8000c1a:	1b64      	subs	r4, r4, r5
 8000c1c:	10a4      	asrs	r4, r4, #2
 8000c1e:	2600      	movs	r6, #0
 8000c20:	42a6      	cmp	r6, r4
 8000c22:	d109      	bne.n	8000c38 <__libc_init_array+0x24>
 8000c24:	4d0b      	ldr	r5, [pc, #44]	@ (8000c54 <__libc_init_array+0x40>)
 8000c26:	4c0c      	ldr	r4, [pc, #48]	@ (8000c58 <__libc_init_array+0x44>)
 8000c28:	f000 f818 	bl	8000c5c <_init>
 8000c2c:	1b64      	subs	r4, r4, r5
 8000c2e:	10a4      	asrs	r4, r4, #2
 8000c30:	2600      	movs	r6, #0
 8000c32:	42a6      	cmp	r6, r4
 8000c34:	d105      	bne.n	8000c42 <__libc_init_array+0x2e>
 8000c36:	bd70      	pop	{r4, r5, r6, pc}
 8000c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c3c:	4798      	blx	r3
 8000c3e:	3601      	adds	r6, #1
 8000c40:	e7ee      	b.n	8000c20 <__libc_init_array+0xc>
 8000c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c46:	4798      	blx	r3
 8000c48:	3601      	adds	r6, #1
 8000c4a:	e7f2      	b.n	8000c32 <__libc_init_array+0x1e>
 8000c4c:	08001bd4 	.word	0x08001bd4
 8000c50:	08001bd4 	.word	0x08001bd4
 8000c54:	08001bd4 	.word	0x08001bd4
 8000c58:	08001bd8 	.word	0x08001bd8

08000c5c <_init>:
 8000c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c5e:	bf00      	nop
 8000c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c62:	bc08      	pop	{r3}
 8000c64:	469e      	mov	lr, r3
 8000c66:	4770      	bx	lr

08000c68 <_fini>:
 8000c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c6a:	bf00      	nop
 8000c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c6e:	bc08      	pop	{r3}
 8000c70:	469e      	mov	lr, r3
 8000c72:	4770      	bx	lr
