m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/work/github/ltang_fpga/v3_fpga/a_and_b
T_opt
!s110 1720512200
V6J3aa9O<fceCYl7F2824M2
04 12 4 work tb_a_and_b_2 fast 0
=1-7c214a0af767-668ceec8-194-4c3c
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
va_and_b_2
Z1 !s110 1720512189
!i10b 1
!s100 fZ1e8KiH9cS<lB^acgT7d3
IbI@FD]zg^EA]JY]53LjO`0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/work/github/ltang_fpga/v3_fpga/a_and_b_2
w1720509865
8D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/a_and_b_2.v
FD:/work/github/ltang_fpga/v3_fpga/a_and_b_2/a_and_b_2.v
Z4 L0 18
Z5 OL;L;10.7;67
r1
!s85 0
31
Z6 !s108 1720512189.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/a_and_b_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/a_and_b_2.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vtb_a_and_b_2
R1
!i10b 1
!s100 CGQDDLI@ZYjhhCAlJPhlC3
IRejL]UQ[<E`Wg]Rf]`==`3
R2
R3
w1720512168
8D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/sim/tb_a_and_b_2.v
FD:/work/github/ltang_fpga/v3_fpga/a_and_b_2/sim/tb_a_and_b_2.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/sim/tb_a_and_b_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/a_and_b_2/sim/tb_a_and_b_2.v|
!i113 0
R7
R0
