Date: Mon, 18 Feb 2008 23:32:27 +0100
From: Rene Herman <>
Subject: Re: [PATCH] x86: use explicit timing delay for pit accesses in kernel and pcspkr driver
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2008/2/18/492

On 18-02-08 23:07, Rene Herman wrote:
> On 18-02-08 23:01, H. Peter Anvin wrote:
> 
>> Rene Herman wrote:
>>>
>>> Yes, but generally not any P5+ system is going to need the PIT delay 
>>> in the first place meaning it just doesn't matter. There were the VIA 
>>> issues with the PIC but unless I missed it not with the PIT.
>>>
>>
>> Uhm, I'm not sure I believe that's safe.
>>
>> The PIT is particularly pissy in this case -- the semantics of the PIT 
>> are ill-defined if there hasn't been a PIT clock between two adjacent 
>> accesses, so I fully expect that there are chipsets out there which 
>> will do very bad things in this case.
> 
> Okay. Now that they're isolated, do you have a suggestion for 
> {in,out}b_pit? You say a PIT clock, so do you think we can bounce of the 
> PIT iself in this case after all?
Am I correct that channel 1 is never used? A simple read from 0x41?
Rene.