<def f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='420' type='void llvm::RegPressureTracker::setPos(MachineBasicBlock::const_iterator Pos)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1691' u='c' c='_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='416'>// Reset the MI position corresponding to the register pressure. This allows
  // schedulers to move instructions above the RegPressureTracker&apos;s
  // CurrPos. Since the pressure is computed before CurrPos, the iterator
  // position changes while pressure does not.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1401' u='c' c='_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1416' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1448' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1452' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='319' u='c' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='400' u='c' c='_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2001' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
