// Seed: 481540699
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output uwire id_4,
    output wand id_5,
    output supply1 id_6,
    output wire id_7,
    output uwire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11
);
endmodule
module module_0 #(
    parameter id_6 = 32'd79,
    parameter id_7 = 32'd41
) (
    output wand id_0,
    input tri0 id_1,
    output wire module_1,
    output supply1 id_3,
    output wand id_4,
    output uwire id_5,
    output tri1 _id_6,
    input tri0 _id_7,
    input tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    input tri0 id_11
);
  logic id_13[1 : id_7][-1  ==  -1 : ~  id_6];
  module_0 modCall_1 (
      id_10,
      id_10,
      id_1,
      id_1,
      id_3,
      id_4,
      id_5,
      id_3,
      id_0,
      id_1,
      id_1,
      id_11
  );
endmodule
