Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:06:33 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.552        0.000                      0                 6317        0.025        0.000                      0                 6317        2.927        0.000                       0                  2896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.552        0.000                      0                 6317        0.025        0.000                      0                 6317        2.927        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.378ns (31.729%)  route 2.965ns (68.271%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.694 r  add3/mem_reg_0_7_16_16_i_2/O[3]
                         net (fo=1, routed)           0.206     3.900    x10/out[19]
    SLICE_X35Y155        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     3.963 r  x10/mem_reg_0_7_19_19_i_1__0/O
                         net (fo=1, routed)           0.416     4.379    x10/mem_reg_0_7_19_19/D
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_19_19/WCLK
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y154        RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.436ns (33.426%)  route 2.860ns (66.574%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.727 r  add3/mem_reg_0_7_24_24_i_2/O[2]
                         net (fo=1, routed)           0.228     3.955    x10/out[26]
    SLICE_X33Y152        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.071 r  x10/mem_reg_0_7_26_26_i_1__0/O
                         net (fo=1, routed)           0.261     4.332    x10/mem_reg_0_7_26_26/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_26_26/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x10/mem_reg_0_7_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.402ns (32.704%)  route 2.885ns (67.296%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.770 r  add3/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=1, routed)           0.262     4.032    x10/out[30]
    SLICE_X35Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     4.071 r  x10/mem_reg_0_7_30_30_i_1__0/O
                         net (fo=1, routed)           0.252     4.323    x10/mem_reg_0_7_30_30/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_30_30/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.419ns (33.562%)  route 2.809ns (66.438%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.713 r  add3/mem_reg_0_7_24_24_i_2/O[0]
                         net (fo=1, routed)           0.207     3.920    x10/out[24]
    SLICE_X34Y156        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     4.033 r  x10/mem_reg_0_7_24_24_i_1__0/O
                         net (fo=1, routed)           0.231     4.264    x10/mem_reg_0_7_24_24/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_24_24/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    x10/mem_reg_0_7_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.394ns (32.846%)  route 2.850ns (67.154%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.735 r  add3/mem_reg_0_7_16_16_i_2/O[5]
                         net (fo=1, routed)           0.206     3.941    x10/out[21]
    SLICE_X33Y157        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     3.979 r  x10/mem_reg_0_7_21_21_i_1__0/O
                         net (fo=1, routed)           0.301     4.280    x10/mem_reg_0_7_21_21/D
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_21_21/WCLK
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y154        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.480ns (35.154%)  route 2.730ns (64.846%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.787 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=1, routed)           0.200     3.987    x10/out[31]
    SLICE_X34Y155        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.087 r  x10/mem_reg_0_7_31_31_i_1__0/O
                         net (fo=1, routed)           0.159     4.246    x10/mem_reg_0_7_31_31/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_31_31/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.382ns (32.850%)  route 2.825ns (67.150%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.750 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.141     3.891    x10/out[28]
    SLICE_X33Y157        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.930 r  x10/mem_reg_0_7_28_28_i_1__0/O
                         net (fo=1, routed)           0.313     4.243    x10/mem_reg_0_7_28_28/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_28_28/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x10/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.372ns (32.737%)  route 2.819ns (67.263%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.687 r  add3/mem_reg_0_7_16_16_i_2/O[1]
                         net (fo=1, routed)           0.154     3.841    x10/out[17]
    SLICE_X34Y155        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     3.905 r  x10/mem_reg_0_7_17_17_i_1__0/O
                         net (fo=1, routed)           0.322     4.227    x10/mem_reg_0_7_17_17/D
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_17_17/WCLK
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y154        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.417ns (33.626%)  route 2.797ns (66.374%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.613 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.641    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.786 r  add3/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=1, routed)           0.156     3.942    x10/out[29]
    SLICE_X34Y156        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.980 r  x10/mem_reg_0_7_29_29_i_1__0/O
                         net (fo=1, routed)           0.270     4.250    x10/mem_reg_0_7_29_29/D
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_29_29/WCLK
    SLICE_X34Y153        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y153        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.395ns (33.175%)  route 2.810ns (66.825%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.036     0.036    done_reg3/clk
    SLICE_X27Y149        FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.434     0.567    fsm9/done_reg3_out
    SLICE_X26Y147        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.746 r  fsm9/out[0]_i_2__7/O
                         net (fo=10, routed)          0.175     0.921    fsm5/out_reg[0]_8
    SLICE_X28Y149        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     0.985 r  fsm5/out[0]_i_2__6/O
                         net (fo=5, routed)           0.209     1.194    fsm4/out_reg[0]_6
    SLICE_X29Y151        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.311 r  fsm4/mem_reg_0_7_0_0_i_9/O
                         net (fo=1, routed)           0.104     1.415    x10/done_reg_2
    SLICE_X29Y151        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.479 r  x10/mem_reg_0_7_0_0_i_6__1/O
                         net (fo=99, routed)          0.297     1.776    i2/out_reg[31]
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     1.950 r  i2/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.677     2.627    x10/mem_reg_0_7_1_1/A0
    SLICE_X34Y154        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.823 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.381     3.204    add3/read_data[1]
    SLICE_X33Y153        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.268 r  add3/mem_reg_0_7_0_0_i_24/O
                         net (fo=1, routed)           0.010     3.278    add3/mem_reg_0_7_0_0_i_24_n_0
    SLICE_X33Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.511 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.539    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.562 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.590    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.736 r  add3/mem_reg_0_7_16_16_i_2/O[7]
                         net (fo=1, routed)           0.146     3.882    x10/out[23]
    SLICE_X34Y155        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     3.920 r  x10/mem_reg_0_7_23_23_i_1__0/O
                         net (fo=1, routed)           0.321     4.241    x10/mem_reg_0_7_23_23/D
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_23_23/WCLK
    SLICE_X34Y154        RAMS32                                       r  x10/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y154        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  2.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][7][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X30Y166        FDRE                                         r  A_int_read0_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[20]/Q
                         net (fo=64, routed)          0.039     0.091    A0_0/mem_reg[7][7][20]_0
    SLICE_X30Y166        FDRE                                         r  A0_0/mem_reg[3][7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    A0_0/clk
    SLICE_X30Y166        FDRE                                         r  A0_0/mem_reg[3][7][20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y166        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[3][7][20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    i0/clk
    SLICE_X26Y144        FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i0/out_reg[0]/Q
                         net (fo=12, routed)          0.031     0.083    i0/i0_out[0]
    SLICE_X26Y144        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.103 r  i0/out[3]_i_3__2/O
                         net (fo=1, routed)           0.006     0.109    i0/out[3]_i_3__2_n_0
    SLICE_X26Y144        FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    i0/clk
    SLICE_X26Y144        FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y144        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X30Y155        FDRE                                         r  mult_pipe0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y155        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[6]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/Q[6]
    SLICE_X30Y154        FDRE                                         r  bin_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X30Y154        FDRE                                         r  bin_read0_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    i2/clk
    SLICE_X27Y148        FDRE                                         r  i2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i2/out_reg[1]/Q
                         net (fo=5, routed)           0.028     0.079    i2/i2_out[1]
    SLICE_X27Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  i2/out[1]_i_1__18/O
                         net (fo=1, routed)           0.017     0.110    i2/out[1]_i_1__18_n_0
    SLICE_X27Y148        FDRE                                         r  i2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    i2/clk
    SLICE_X27Y148        FDRE                                         r  i2/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y148        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    i2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    par_done_reg0/clk
    SLICE_X27Y151        FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    par_reset/par_done_reg0_out
    SLICE_X27Y151        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset/out[0]_i_1__18/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg0/out_reg[0]_0
    SLICE_X27Y151        FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    par_done_reg0/clk
    SLICE_X27Y151        FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y151        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X27Y147        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y147        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_reset1/par_done_reg3_out
    SLICE_X27Y147        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  par_reset1/out[0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.112    par_done_reg3/out_reg[0]_1
    SLICE_X27Y147        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X27Y147        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y147        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    fsm6/clk
    SLICE_X25Y142        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm6/out_reg[1]/Q
                         net (fo=16, routed)          0.032     0.083    fsm6/out_reg_n_0_[1]
    SLICE_X25Y142        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.098 r  fsm6/out[1]_i_1__4/O
                         net (fo=1, routed)           0.015     0.113    fsm6/out[1]_i_1__4_n_0
    SLICE_X25Y142        FDRE                                         r  fsm6/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    fsm6/clk
    SLICE_X25Y142        FDRE                                         r  fsm6/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm6/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X31Y154        FDRE                                         r  bin_read0_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y154        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[7]/Q
                         net (fo=1, routed)           0.061     0.114    tmp_0/out_reg[7]_1
    SLICE_X32Y154        FDRE                                         r  tmp_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    tmp_0/clk
    SLICE_X32Y154        FDRE                                         r  tmp_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y154        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    tmp_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y160        FDRE                                         r  A_int_read0_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[31]/Q
                         net (fo=64, routed)          0.063     0.115    A0_0/mem_reg[7][7][31]_0
    SLICE_X21Y161        FDRE                                         r  A0_0/mem_reg[0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    A0_0/clk
    SLICE_X21Y161        FDRE                                         r  A0_0/mem_reg[0][1][31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y161        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X26Y167        FDRE                                         r  A_int_read0_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[25]/Q
                         net (fo=64, routed)          0.066     0.117    A0_0/mem_reg[7][7][25]_0
    SLICE_X26Y166        FDRE                                         r  A0_0/mem_reg[7][3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    A0_0/clk
    SLICE_X26Y166        FDRE                                         r  A0_0/mem_reg[7][3][25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y166        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[7][3][25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y153  x10/mem_reg_0_7_9_9/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y138  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y153  x10/mem_reg_0_7_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y153  x10/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y153  x10/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y138  x20/mem_reg_0_7_12_12/SP/CLK



