{"vcs1":{"timestamp_begin":1680153457.412953593, "rt":0.48, "ut":0.20, "st":0.10}}
{"vcselab":{"timestamp_begin":1680153457.956336183, "rt":0.44, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1680153458.447483221, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680153457.040031993}
{"VCS_COMP_START_TIME": 1680153457.040031993}
{"VCS_COMP_END_TIME": 1680153458.712239754}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339064}}
{"stitch_vcselab": {"peak_mem": 231048}}
