Classic Timing Analyzer report for MoveOrDie
Mon May 29 15:39:28 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_100MHz'
  7. Clock Hold: 'CLK_100MHz'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                   ; To                                                                                                                                        ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.579 ns                         ; ps2_clk                ; WasdDecoder:u1|clk1                                                                                                                       ; --         ; CLK_100MHz ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.049 ns                        ; VGA640480:u3|l_vgaY[7] ; vga_b[1]                                                                                                                                  ; CLK_100MHz ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.420 ns                        ; button3                ; btview                                                                                                                                    ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -6.237 ns                        ; ps2_datain             ; WasdDecoder:u1|data                                                                                                                       ; --         ; CLK_100MHz ; 0            ;
; Clock Setup: 'CLK_100MHz'    ; N/A                                      ; None          ; 63.11 MHz ( period = 15.845 ns ) ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg11 ; CLK_100MHz ; CLK_100MHz ; 0            ;
; Clock Hold: 'CLK_100MHz'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; WasdDecoder:u1|code[4] ; WasdDecoder:u1|decoder_state~3                                                                                                            ; CLK_100MHz ; CLK_100MHz ; 64           ;
; Total number of failed paths ;                                          ;               ;                                  ;                        ;                                                                                                                                           ;            ;            ; 64           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F672C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_100MHz      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_100MHz'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg1  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg2  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg3  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg4  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg5  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg6  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg7  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg8  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg9  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg10 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ClientLogic:u2|lX[0]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg11 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg1  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg2  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg3  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg4  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg5  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg6  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg7  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg8  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg9  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg10 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; ClientLogic:u2|lX[1]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg11 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg1  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg2  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg3  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg4  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg5  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg6  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg7  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg8  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg9  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg10 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; ClientLogic:u2|lX[2]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg11 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.586 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.16 MHz ( period = 15.585 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.783 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; VGA640480:u3|l_vgaX[4] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.811 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.35 MHz ( period = 15.539 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a5~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.751 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.38 MHz ( period = 15.533 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a7~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.786 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.39 MHz ( period = 15.531 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a4~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; VGA640480:u3|l_vgaX[5] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a8~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.720 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg0       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg1       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg2       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg3       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg4       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg5       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg6       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg7       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg8       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg9       ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg10      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; VGA640480:u3|l_vgaX[3] ; VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a2~porta_address_reg11      ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg3  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg4  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg5  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg6  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg7  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg8  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg9  ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; ClientLogic:u2|lX[3]   ; ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg10 ; CLK_100MHz ; CLK_100MHz ; None                        ; None                      ; 12.386 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_100MHz'                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                          ; To                             ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[3]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|decoder_state~2 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[4]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[5]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[2]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|decoder_state~3 ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[1]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 3.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; connector:net|sender:u1|E                                                                                                     ; connector:net|sender:u1|last   ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|l_wasd[1]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[0]                                                                                                        ; WasdDecoder:u1|l_wasd[0]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[7]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; connector:net|sender:u1|E                                                                                                     ; connector:net|sender:u1|output ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|l_wasd[3]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|code[6]                                                                                                        ; WasdDecoder:u1|l_wasd[2]       ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 4.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; connector:net|sender:u1|E                                                                                                     ; connector:net|sender:u1|cnt[0] ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u3|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|stateCode[0]    ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u1|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|state.fall      ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; connector:net|sender:u1|E                                                                                                     ; connector:net|sender:u1|check  ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u1|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|state.jump      ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u1|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|state.move      ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u1|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|stateCode[1]    ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u1|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|state.stand     ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; WasdDecoder:u1|state.finish                                                                                                   ; WasdDecoder:u1|loe             ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u2|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|lX[1]           ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u2|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|lX[6]           ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u2|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|lX[4]           ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u2|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|lX[2]           ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; ClientLogic:u2|MapLogic:u0|maplogicrom:u2|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ; ClientLogic:u2|stateCode[0]    ; CLK_100MHz ; CLK_100MHz ; None                       ; None                       ; 2.795 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+------------+---------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                  ; To Clock   ;
+-------+--------------+------------+------------+---------------------+------------+
; N/A   ; None         ; 6.579 ns   ; ps2_clk    ; WasdDecoder:u1|clk1 ; CLK_100MHz ;
; N/A   ; None         ; 6.503 ns   ; ps2_datain ; WasdDecoder:u1|data ; CLK_100MHz ;
+-------+--------------+------------+------------+---------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                        ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; N/A                                     ; None                                                ; 26.049 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.737 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.704 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.433 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.278 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.270 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.183 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.148 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.121 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 25.088 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.966 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.933 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.889 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.871 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.838 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.836 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.803 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.654 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.499 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.445 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.404 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.369 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.354 ns  ; ClientLogic:u2|Y[1]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.342 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.276 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.273 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.250 ns  ; ClientLogic:u2|X[4]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.227 ns  ; ClientLogic:u2|Y[4]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.222 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.133 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.118 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.042 ns  ; ClientLogic:u2|Y[1]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.030 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.023 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 24.009 ns  ; ClientLogic:u2|Y[1]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.997 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.988 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.987 ns  ; ClientLogic:u2|X[5]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.938 ns  ; ClientLogic:u2|X[4]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.927 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.915 ns  ; ClientLogic:u2|Y[4]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.905 ns  ; ClientLogic:u2|X[4]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.887 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.882 ns  ; ClientLogic:u2|Y[4]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.811 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.784 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.759 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.675 ns  ; ClientLogic:u2|X[5]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.660 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.642 ns  ; ClientLogic:u2|X[5]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.616 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.609 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.575 ns  ; ClientLogic:u2|Y[1]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.563 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.555 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.513 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.505 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.471 ns  ; ClientLogic:u2|X[4]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.456 ns  ; ClientLogic:u2|X[3]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.449 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.448 ns  ; ClientLogic:u2|Y[4]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.447 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.414 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.410 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.400 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.375 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.329 ns  ; ClientLogic:u2|Y[5]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.297 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.266 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.264 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.243 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.208 ns  ; ClientLogic:u2|X[5]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.195 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.194 ns  ; ClientLogic:u2|Y[1]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.182 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.182 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.144 ns  ; ClientLogic:u2|X[3]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.111 ns  ; ClientLogic:u2|X[3]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.090 ns  ; ClientLogic:u2|X[4]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.067 ns  ; ClientLogic:u2|Y[4]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.065 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.063 ns  ; VGA640480:u3|l_vgaX[9]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.040 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.035 ns  ; ClientLogic:u2|X[6]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 23.017 ns  ; ClientLogic:u2|Y[5]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.984 ns  ; ClientLogic:u2|Y[5]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.980 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.979 ns  ; VGA640480:u3|l_vgaY[7]      ; vga_b[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.945 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.910 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.897 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.870 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.860 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.837 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.831 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[3] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.830 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.828 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.827 ns  ; ClientLogic:u2|X[5]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.789 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[5] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.751 ns  ; VGA640480:u3|l_vgaX[9]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.742 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.723 ns  ; ClientLogic:u2|X[6]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.718 ns  ; VGA640480:u3|l_vgaX[9]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.690 ns  ; ClientLogic:u2|X[6]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.689 ns  ; ClientLogic:u2|Y[3]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.677 ns  ; ClientLogic:u2|X[3]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.672 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.657 ns  ; ClientLogic:u2|Y[2]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.647 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.612 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.599 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.581 ns  ; ClientLogic:u2|Y[1]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.569 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.550 ns  ; ClientLogic:u2|Y[5]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.534 ns  ; VGA640480:u3|l_vgaX[5]      ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.526 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[6] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.519 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.477 ns  ; ClientLogic:u2|X[4]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.454 ns  ; ClientLogic:u2|Y[4]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.449 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.446 ns  ; ClientLogic:u2|X[0]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.444 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.435 ns  ; ClientLogic:u2|X[2]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.403 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.377 ns  ; ClientLogic:u2|Y[3]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.363 ns  ; VGA640480:u3|l_vgaX[6]      ; vga_b[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.345 ns  ; ClientLogic:u2|Y[2]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.344 ns  ; ClientLogic:u2|Y[3]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.323 ns  ; ClientLogic:u2|Y[6]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.312 ns  ; ClientLogic:u2|Y[2]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.296 ns  ; ClientLogic:u2|X[3]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.284 ns  ; VGA640480:u3|l_vgaX[9]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.281 ns  ; WasdDecoder:u1|l_wasd[3]    ; disp7[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.256 ns  ; ClientLogic:u2|X[6]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.222 ns  ; VGA640480:u3|l_vgaX[5]      ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.214 ns  ; ClientLogic:u2|X[5]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.208 ns  ; VGA640480:u3|l_vgaX[3]      ; vga_b[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.207 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.189 ns  ; VGA640480:u3|l_vgaX[5]      ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.169 ns  ; ClientLogic:u2|Y[5]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.154 ns  ; ClientLogic:u2|Y[0]         ; vga_b[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.150 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.134 ns  ; ClientLogic:u2|X[0]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.123 ns  ; ClientLogic:u2|X[2]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.116 ns  ; ClientLogic:u2|Y[1]         ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.113 ns  ; VGA640480:u3|l_vgaY[8]      ; vga_b[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.104 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.101 ns  ; ClientLogic:u2|X[0]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.090 ns  ; ClientLogic:u2|X[2]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.079 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.078 ns  ; VGA640480:u3|l_vgaY[4]      ; vga_b[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.043 ns  ; WasdDecoder:u1|l_wasd[0]    ; disp7[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.022 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.018 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[5] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.012 ns  ; ClientLogic:u2|X[4]         ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.011 ns  ; WasdDecoder:u1|l_wasd[0]    ; disp7[3] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.011 ns  ; ClientLogic:u2|Y[6]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 22.009 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[3] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.989 ns  ; ClientLogic:u2|Y[4]         ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.986 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.978 ns  ; ClientLogic:u2|Y[6]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.910 ns  ; ClientLogic:u2|Y[3]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.909 ns  ; VGA640480:u3|l_vgaY[6]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.903 ns  ; VGA640480:u3|l_vgaX[9]      ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.878 ns  ; ClientLogic:u2|Y[2]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.875 ns  ; ClientLogic:u2|X[6]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.842 ns  ; ClientLogic:u2|Y[0]         ; vga_b[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.836 ns  ; VGA640480:u3|l_vgaX[8]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.818 ns  ; ClientLogic:u2|Y[1]         ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.809 ns  ; ClientLogic:u2|Y[0]         ; vga_g[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.806 ns  ; VGA640480:u3|l_vgaX[7]      ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.782 ns  ; VGA640480:u3|l_vgaY[9]      ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.771 ns  ; WasdDecoder:u1|l_wasd[2]    ; disp7[5] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.756 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[6] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.755 ns  ; VGA640480:u3|l_vgaX[5]      ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.749 ns  ; ClientLogic:u2|X[5]         ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.714 ns  ; ClientLogic:u2|X[4]         ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.704 ns  ; WasdDecoder:u1|l_wasd[0]    ; disp7[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.691 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.691 ns  ; ClientLogic:u2|Y[4]         ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.683 ns  ; ClientLogic:u2|X[3]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.679 ns  ; VGA640480:u3|l_vgaY[5]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.677 ns  ; WasdDecoder:u1|l_wasd[2]    ; disp7[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.667 ns  ; ClientLogic:u2|X[0]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.656 ns  ; ClientLogic:u2|X[2]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.634 ns  ; WasdDecoder:u1|l_wasd[2]    ; disp7[3] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.599 ns  ; WasdDecoder:u1|l_wasd[0]    ; disp7[5] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.598 ns  ; ClientLogic:u2|stateCode[1] ; disp0[5] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.556 ns  ; ClientLogic:u2|Y[5]         ; vga_r[2] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.544 ns  ; ClientLogic:u2|stateCode[1] ; disp0[4] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.544 ns  ; ClientLogic:u2|stateCode[1] ; disp0[3] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.544 ns  ; ClientLogic:u2|Y[6]         ; vga_g[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.529 ns  ; ClientLogic:u2|Y[3]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.521 ns  ; VGA640480:u3|l_vgaY[3]      ; vga_r[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.508 ns  ; WasdDecoder:u1|l_wasd[2]    ; disp7[6] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.497 ns  ; ClientLogic:u2|Y[2]         ; vga_r[0] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.495 ns  ; WasdDecoder:u1|l_wasd[1]    ; disp7[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.466 ns  ; WasdDecoder:u1|l_wasd[0]    ; disp7[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.451 ns  ; ClientLogic:u2|X[5]         ; vga_g[1] ; CLK_100MHz ;
; N/A                                     ; None                                                ; 21.409 ns  ; VGA640480:u3|l_vgaX[4]      ; vga_r[2] ; CLK_100MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                             ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+---------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To     ;
+-------+-------------------+-----------------+---------+--------+
; N/A   ; None              ; 11.420 ns       ; button3 ; btview ;
+-------+-------------------+-----------------+---------+--------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+------------+---------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                  ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------+------------+
; N/A           ; None        ; -6.237 ns ; ps2_datain ; WasdDecoder:u1|data ; CLK_100MHz ;
; N/A           ; None        ; -6.313 ns ; ps2_clk    ; WasdDecoder:u1|clk1 ; CLK_100MHz ;
+---------------+-------------+-----------+------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 29 15:39:27 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_100MHz" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "WasdDecoder:u1|loe" as buffer
    Info: Detected ripple clock "ClkDivider:u0|l_clkout" as buffer
    Info: Detected ripple clock "ClkDivider:u000|l_clkout" as buffer
    Info: Detected ripple clock "ClkDivider:u00|l_clkout" as buffer
    Info: Detected ripple clock "VGA640480:u3|l_CLK_50MHz" as buffer
    Info: Detected ripple clock "VGA640480:u3|CLK_25MHz" as buffer
Info: Clock "CLK_100MHz" has Internal fmax of 63.11 MHz between source register "ClientLogic:u2|lX[0]" and destination memory "ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0" (period= 15.845 ns)
    Info: + Longest register to memory delay is 12.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X86_Y35_N17; Fanout = 11; REG Node = 'ClientLogic:u2|lX[0]'
        Info: 2: + IC(0.495 ns) + CELL(0.621 ns) = 1.116 ns; Loc. = LCCOMB_X86_Y35_N0; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.622 ns; Loc. = LCCOMB_X86_Y35_N2; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add1~2'
        Info: 4: + IC(0.704 ns) + CELL(0.621 ns) = 2.947 ns; Loc. = LCCOMB_X85_Y35_N16; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add2~5'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.453 ns; Loc. = LCCOMB_X85_Y35_N18; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add2~6'
        Info: 6: + IC(1.057 ns) + CELL(0.596 ns) = 5.106 ns; Loc. = LCCOMB_X82_Y35_N18; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.192 ns; Loc. = LCCOMB_X82_Y35_N20; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.698 ns; Loc. = LCCOMB_X82_Y35_N22; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add3~12'
        Info: 9: + IC(1.107 ns) + CELL(0.735 ns) = 7.540 ns; Loc. = LCCOMB_X82_Y36_N14; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|add0[9]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.626 ns; Loc. = LCCOMB_X82_Y36_N16; Fanout = 2; COMB Node = 'ClientLogic:u2|MapLogic:u0|add0[10]~17'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 8.132 ns; Loc. = LCCOMB_X82_Y36_N18; Fanout = 8; COMB Node = 'ClientLogic:u2|MapLogic:u0|add0[11]~18'
        Info: 12: + IC(1.473 ns) + CELL(0.596 ns) = 10.201 ns; Loc. = LCCOMB_X83_Y39_N26; Fanout = 1; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add5~23'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.707 ns; Loc. = LCCOMB_X83_Y39_N28; Fanout = 25; COMB Node = 'ClientLogic:u2|MapLogic:u0|Add5~24'
        Info: 14: + IC(1.244 ns) + CELL(0.782 ns) = 12.733 ns; Loc. = M4K_X84_Y40; Fanout = 1; MEM Node = 'ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 6.653 ns ( 52.25 % )
        Info: Total interconnect delay = 6.080 ns ( 47.75 % )
    Info: - Smallest clock skew is -2.762 ns
        Info: + Shortest clock path from clock "CLK_100MHz" to destination memory is 3.394 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'
            Info: 3: + IC(1.324 ns) + CELL(0.835 ns) = 3.394 ns; Loc. = M4K_X84_Y40; Fanout = 1; MEM Node = 'ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.935 ns ( 57.01 % )
            Info: Total interconnect delay = 1.459 ns ( 42.99 % )
        Info: - Longest clock path from clock "CLK_100MHz" to source register is 6.156 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
            Info: 2: + IC(0.873 ns) + CELL(0.970 ns) = 2.943 ns; Loc. = LCFF_X3_Y25_N5; Fanout = 2; REG Node = 'ClkDivider:u0|l_clkout'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.067 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'ClkDivider:u0|l_clkout~clkctrl'
            Info: 4: + IC(1.423 ns) + CELL(0.666 ns) = 6.156 ns; Loc. = LCFF_X86_Y35_N17; Fanout = 11; REG Node = 'ClientLogic:u2|lX[0]'
            Info: Total cell delay = 2.736 ns ( 44.44 % )
            Info: Total interconnect delay = 3.420 ns ( 55.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock "CLK_100MHz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "WasdDecoder:u1|code[4]" and destination pin or register "WasdDecoder:u1|decoder_state~3" for clock "CLK_100MHz" (Hold time is 4.679 ns)
    Info: + Largest clock skew is 6.217 ns
        Info: + Longest clock path from clock "CLK_100MHz" to destination register is 9.524 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
            Info: 2: + IC(2.803 ns) + CELL(0.970 ns) = 4.873 ns; Loc. = LCFF_X49_Y33_N17; Fanout = 1; REG Node = 'WasdDecoder:u1|loe'
            Info: 3: + IC(2.590 ns) + CELL(0.000 ns) = 7.463 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'WasdDecoder:u1|loe~clkctrl'
            Info: 4: + IC(1.395 ns) + CELL(0.666 ns) = 9.524 ns; Loc. = LCFF_X54_Y33_N23; Fanout = 1; REG Node = 'WasdDecoder:u1|decoder_state~3'
            Info: Total cell delay = 2.736 ns ( 28.73 % )
            Info: Total interconnect delay = 6.788 ns ( 71.27 % )
        Info: - Shortest clock path from clock "CLK_100MHz" to source register is 3.307 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'
            Info: 3: + IC(1.406 ns) + CELL(0.666 ns) = 3.307 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 6; REG Node = 'WasdDecoder:u1|code[4]'
            Info: Total cell delay = 1.766 ns ( 53.40 % )
            Info: Total interconnect delay = 1.541 ns ( 46.60 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 6; REG Node = 'WasdDecoder:u1|code[4]'
        Info: 2: + IC(0.781 ns) + CELL(0.651 ns) = 1.432 ns; Loc. = LCCOMB_X54_Y33_N22; Fanout = 1; COMB Node = 'WasdDecoder:u1|Mux0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.540 ns; Loc. = LCFF_X54_Y33_N23; Fanout = 1; REG Node = 'WasdDecoder:u1|decoder_state~3'
        Info: Total cell delay = 0.759 ns ( 49.29 % )
        Info: Total interconnect delay = 0.781 ns ( 50.71 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "WasdDecoder:u1|clk1" (data pin = "ps2_clk", clock pin = "CLK_100MHz") is 6.579 ns
    Info: + Longest pin to register delay is 9.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'
        Info: 2: + IC(8.532 ns) + CELL(0.460 ns) = 9.916 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 4; REG Node = 'WasdDecoder:u1|clk1'
        Info: Total cell delay = 1.384 ns ( 13.96 % )
        Info: Total interconnect delay = 8.532 ns ( 86.04 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK_100MHz" to destination register is 3.297 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'
        Info: 3: + IC(1.396 ns) + CELL(0.666 ns) = 3.297 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 4; REG Node = 'WasdDecoder:u1|clk1'
        Info: Total cell delay = 1.766 ns ( 53.56 % )
        Info: Total interconnect delay = 1.531 ns ( 46.44 % )
Info: tco from clock "CLK_100MHz" to destination pin "vga_b[1]" through register "VGA640480:u3|l_vgaY[7]" is 26.049 ns
    Info: + Longest clock path from clock "CLK_100MHz" to source register is 6.830 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:u3|l_CLK_50MHz'
        Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'VGA640480:u3|CLK_25MHz'
        Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'VGA640480:u3|CLK_25MHz~clkctrl'
        Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 6.830 ns; Loc. = LCFF_X81_Y35_N19; Fanout = 7; REG Node = 'VGA640480:u3|l_vgaY[7]'
        Info: Total cell delay = 3.706 ns ( 54.26 % )
        Info: Total interconnect delay = 3.124 ns ( 45.74 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 18.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X81_Y35_N19; Fanout = 7; REG Node = 'VGA640480:u3|l_vgaY[7]'
        Info: 2: + IC(1.922 ns) + CELL(0.623 ns) = 2.545 ns; Loc. = LCCOMB_X82_Y35_N4; Fanout = 1; COMB Node = 'VGA640480:u3|MapGraphic:u0|process_0~1'
        Info: 3: + IC(2.172 ns) + CELL(0.206 ns) = 4.923 ns; Loc. = LCCOMB_X79_Y35_N4; Fanout = 1; COMB Node = 'VGA640480:u3|MapGraphic:u0|process_0~5'
        Info: 4: + IC(0.366 ns) + CELL(0.589 ns) = 5.878 ns; Loc. = LCCOMB_X79_Y35_N10; Fanout = 9; COMB Node = 'VGA640480:u3|MapGraphic:u0|process_0~0'
        Info: 5: + IC(2.633 ns) + CELL(0.206 ns) = 8.717 ns; Loc. = LCCOMB_X54_Y29_N6; Fanout = 1; COMB Node = 'VGA640480:u3|b[1]~4'
        Info: 6: + IC(7.152 ns) + CELL(3.046 ns) = 18.915 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'vga_b[1]'
        Info: Total cell delay = 4.670 ns ( 24.69 % )
        Info: Total interconnect delay = 14.245 ns ( 75.31 % )
Info: Longest tpd from source pin "button3" to destination pin "btview" is 11.420 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD5; Fanout = 1; PIN Node = 'button3'
    Info: 2: + IC(7.280 ns) + CELL(3.216 ns) = 11.420 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'btview'
    Info: Total cell delay = 4.140 ns ( 36.25 % )
    Info: Total interconnect delay = 7.280 ns ( 63.75 % )
Info: th for register "WasdDecoder:u1|data" (data pin = "ps2_datain", clock pin = "CLK_100MHz") is -6.237 ns
    Info: + Longest clock path from clock "CLK_100MHz" to destination register is 3.297 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'
        Info: 3: + IC(1.396 ns) + CELL(0.666 ns) = 3.297 ns; Loc. = LCFF_X49_Y33_N25; Fanout = 13; REG Node = 'WasdDecoder:u1|data'
        Info: Total cell delay = 1.766 ns ( 53.56 % )
        Info: Total interconnect delay = 1.531 ns ( 46.44 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'
        Info: 2: + IC(8.456 ns) + CELL(0.460 ns) = 9.840 ns; Loc. = LCFF_X49_Y33_N25; Fanout = 13; REG Node = 'WasdDecoder:u1|data'
        Info: Total cell delay = 1.384 ns ( 14.07 % )
        Info: Total interconnect delay = 8.456 ns ( 85.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Mon May 29 15:39:28 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


