// Seed: 807179333
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7,
    input tri0 id_8
);
  assign id_7 = id_5;
  assign id_6 = id_5;
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1,
    output logic id_2,
    input  wor   id_3
);
  initial begin : LABEL_0
    id_2 <= id_0;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
