strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_7:AL"	[def_var="['pos']",
		label="Leaf_7:AL"];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a156790>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a156790>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8d4a1b2290>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a1b2090>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a1b2090>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:IF" -> "13:BS"	[cond="['in']",
		label="in[0]",
		lineno=12];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a1a7690>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a1a7690>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:IF" -> "15:BS"	[cond="['in']",
		label="!(in[0])",
		lineno=12];
	"13:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"10:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8d4a1a4f10>",
		fillcolor=springgreen,
		label="10:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:IF" -> "12:IF"	[cond="['in']",
		label="!(in[1])",
		lineno=10];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a14eed0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8d4a14eed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:IF" -> "11:BS"	[cond="['in']",
		label="in[1]",
		lineno=10];
	"11:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8d4a475110>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8d4a156850>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"7:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8d4a1ab090>",
		clk_sens=False,
		fillcolor=gold,
		label="7:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"8:IF" -> "9:BS"	[cond="['in']",
		label="in[2]",
		lineno=8];
	"8:IF" -> "10:IF"	[cond="['in']",
		label="!(in[2])",
		lineno=8];
}
