## Register definitions for GDDR6

!GDDR6
    !!CONTROL
        # Static configuration settings for SG memory
        CONFIG          RW
            # CK region reset, held in reset by default
            .CK_RESET_N
            # Resets for the two DRAM devices, held in reset by default
            .SG_RESET_N     2
            # Must be held low during reset, high after reset completed
            .EDC_T
            # Enable bit inversion on CA output
            .ENABLE_CABI
            # Enable bit inversion on DQ input and output
            .ENABLE_DBI
            # Hold high to hold RX FIFO in reset
            .RESET_FIFO     2
            # Set this to hand control over the memory interface to the memory
            # controller.
            .ENABLE_CONTROL

            # Set to enable capture of DBI to EDC_OUT
            .CAPTURE_DBI
            # Configures delay on data out to CRC, must be setup correctly
            # during training
            .EDC_DELAY      5

        STATUS          R
            # Set if CK clock is locked, otherwise all access to GDDR6 registers
            # will be effectively ignored
            .CK_OK
            # Set if CK not OK event seen since last read
            .CK_OK_EVENT
            # Set if a CK unlock event has been seen since last read
            .CK_UNLOCK_EVENT
            # Set if PHY read FIFO is properly synchronised
            .FIFO_OK        2
            # Set if FIFO not OK event seen since last read
            .FIFO_OK_EVENT  2

    # Delay control.  Writing updates selected delay control, reading
    # returns current delay for selected output
    DELAY           RW
        # The address map is as follows:
        #   00aaaaaa    Control IDELAY for DQ bit selected by aaaaaaa
        #   01aaaaaa    Control ODELAY for DQ bit selected by aaaaaaa
        #   10aaaaaa    Set bitslip input for selected DQ bit
        #   11000aaa    Set bitslip input for DBI bit aaa
        #   11001aaa    Set bitslip input for EDC bit aaa
        #   11010aaa    Control IDELAY for DBI bit aaa
        #   11011aaa    Control ODELAY for DBI bit aaa
        #   11100aaa    Control IDELAY for EDC bit aaa
        #   11101xxx    (unassigned)
        #   1111cccc    Control ODELAY for CA bit selected by cccc:
        #               0..9        CA[cccc] (cccc = 3 is ignored)
        #               10          CABI_N
        #               11..14      CA3[cccc-11]
        #               15          CKE_N
        .ADDRESS        8
        # For bitslip this selects the bitslip delay to be written, for
        # other delays this defines the number of delay steps in the
        # selected direction.
        .DELAY          9
        # Selects direction of IDELAY/ODELAY count, is ignored for bitslip
        .UP_DOWN_N
        # Suppress write requested, used to set address for reading without
        # writing
        .NO_WRITE
        # If this bit is set this is a byteslip write and only the .ADDRESS
        # field is used
        .BYTESLIP

    !!EXCHANGE
        COMMAND     WP
            .START_WRITE
            .START_READ
            .STEP_READ
            .EXCHANGE

        CA          W
            .RISING     10
            .FALLING    10
            # Special overrides for CA3, normally set to 0
            .CA3        4
            # Command enable
            .CKE_N      2
            # DQ tristate control
            .OUTPUT_ENABLE

        DQ          RW
        EDC_IN      R
        EDC_OUT     R
