

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 29 11:30:18 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.99|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  8690861572|  8690861572|  8690861573|  8690861573|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1230880|  1230880|      1570|          -|          -|   784|    no    |
        | + Loop 1.1  |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 2     |  2460192|  2460192|      3138|          -|          -|   784|    no    |
        | + Loop 2.1  |     3136|     3136|         4|          -|          -|   784|    no    |
        |- Loop 3     |  2460192|  2460192|      3138|          -|          -|   784|    no    |
        | + Loop 3.1  |     3136|     3136|         4|          -|          -|   784|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond11)
	5  / (exitcond11)
3 --> 
	2  / (exitcond10)
	4  / (!exitcond10)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond9)
	11  / (exitcond9)
7 --> 
	6  / (exitcond8)
	8  / (!exitcond8)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	12  / (!exitcond7)
12 --> 
	11  / (exitcond)
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
* FSM state operations: 

 <State 1>: 2.61ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_31 [1/1] 0.00ns
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !181

ST_1: stg_19 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !185

ST_1: stg_20 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: XXT [1/1] 2.61ns
:5  %XXT = alloca [614656 x float], align 4

ST_1: S [1/1] 2.61ns
:6  %S = alloca [614656 x float], align 4

ST_1: U [1/1] 2.61ns
:7  %U = alloca [614656 x float], align 4

ST_1: V [1/1] 2.61ns
:8  %V = alloca [614656 x float], align 4

ST_1: stg_25 [1/1] 1.57ns
:9  br label %.loopexit5


 <State 2>: 3.64ns
ST_2: i [1/1] 0.00ns
.loopexit5:0  %i = phi i10 [ 0, %0 ], [ %i_6, %.preheader14 ]

ST_2: phi_mul [1/1] 0.00ns
.loopexit5:1  %phi_mul = phi i20 [ 0, %0 ], [ %next_mul, %.preheader14 ]

ST_2: next_mul [1/1] 2.08ns
.loopexit5:2  %next_mul = add i20 %phi_mul, 784

ST_2: exitcond11 [1/1] 2.07ns
.loopexit5:3  %exitcond11 = icmp eq i10 %i, -240

ST_2: empty_32 [1/1] 0.00ns
.loopexit5:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_2: i_6 [1/1] 1.84ns
.loopexit5:5  %i_6 = add i10 %i, 1

ST_2: stg_32 [1/1] 1.57ns
.loopexit5:6  br i1 %exitcond11, label %2, label %.preheader14

ST_2: stg_33 [2/2] 0.00ns
:0  call fastcc void @dut_svd_alt([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)


 <State 3>: 6.98ns
ST_3: j [1/1] 0.00ns
.preheader14:0  %j = phi i10 [ %j_2, %1 ], [ 0, %.loopexit5 ]

ST_3: exitcond10 [1/1] 2.07ns
.preheader14:1  %exitcond10 = icmp eq i10 %j, -240

ST_3: empty_33 [1/1] 0.00ns
.preheader14:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_3: j_2 [1/1] 1.84ns
.preheader14:3  %j_2 = add i10 %j, 1

ST_3: stg_38 [1/1] 0.00ns
.preheader14:4  br i1 %exitcond10, label %.loopexit5, label %1

ST_3: tmp [1/1] 4.38ns
:0  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_86_cast [1/1] 0.00ns
:1  %tmp_86_cast = zext i10 %j to i20

ST_3: tmp_s [1/1] 2.08ns
:2  %tmp_s = add i20 %phi_mul, %tmp_86_cast

ST_3: tmp_127_cast [1/1] 0.00ns
:3  %tmp_127_cast = zext i20 %tmp_s to i64

ST_3: XXT_addr [1/1] 0.00ns
:4  %XXT_addr = getelementptr [614656 x float]* %XXT, i64 0, i64 %tmp_127_cast

ST_3: stg_44 [2/2] 2.61ns
:5  store float %tmp, float* %XXT_addr, align 4


 <State 4>: 2.61ns
ST_4: stg_45 [1/2] 2.61ns
:5  store float %tmp, float* %XXT_addr, align 4

ST_4: stg_46 [1/1] 0.00ns
:6  br label %.preheader14


 <State 5>: 1.57ns
ST_5: stg_47 [1/2] 0.00ns
:0  call fastcc void @dut_svd_alt([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)

ST_5: stg_48 [1/1] 1.57ns
:1  br label %.loopexit


 <State 6>: 3.64ns
ST_6: i1 [1/1] 0.00ns
.loopexit:0  %i1 = phi i10 [ 0, %2 ], [ %i_7, %.preheader13 ]

ST_6: phi_mul1 [1/1] 0.00ns
.loopexit:1  %phi_mul1 = phi i20 [ 0, %2 ], [ %next_mul2, %.preheader13 ]

ST_6: next_mul2 [1/1] 2.08ns
.loopexit:2  %next_mul2 = add i20 %phi_mul1, 784

ST_6: exitcond9 [1/1] 2.07ns
.loopexit:3  %exitcond9 = icmp eq i10 %i1, -240

ST_6: empty_34 [1/1] 0.00ns
.loopexit:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_6: i_7 [1/1] 1.84ns
.loopexit:5  %i_7 = add i10 %i1, 1

ST_6: stg_55 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond9, label %.preheader12, label %.preheader13


 <State 7>: 4.69ns
ST_7: j2 [1/1] 0.00ns
.preheader13:0  %j2 = phi i10 [ %j_3, %3 ], [ 0, %.loopexit ]

ST_7: exitcond8 [1/1] 2.07ns
.preheader13:1  %exitcond8 = icmp eq i10 %j2, -240

ST_7: empty_35 [1/1] 0.00ns
.preheader13:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_7: j_3 [1/1] 1.84ns
.preheader13:3  %j_3 = add i10 %j2, 1

ST_7: stg_60 [1/1] 0.00ns
.preheader13:4  br i1 %exitcond8, label %.loopexit, label %3

ST_7: tmp_88_cast [1/1] 0.00ns
:0  %tmp_88_cast = zext i10 %j2 to i20

ST_7: tmp_118 [1/1] 2.08ns
:1  %tmp_118 = add i20 %phi_mul1, %tmp_88_cast

ST_7: tmp_129_cast [1/1] 0.00ns
:2  %tmp_129_cast = zext i20 %tmp_118 to i64

ST_7: S_addr [1/1] 0.00ns
:3  %S_addr = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_129_cast

ST_7: tmp_116 [4/4] 2.61ns
:4  %tmp_116 = load float* %S_addr, align 4


 <State 8>: 2.61ns
ST_8: tmp_116 [3/4] 2.61ns
:4  %tmp_116 = load float* %S_addr, align 4


 <State 9>: 2.61ns
ST_9: tmp_116 [2/4] 2.61ns
:4  %tmp_116 = load float* %S_addr, align 4


 <State 10>: 6.98ns
ST_10: tmp_116 [1/4] 2.61ns
:4  %tmp_116 = load float* %S_addr, align 4

ST_10: stg_69 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_116)

ST_10: stg_70 [1/1] 0.00ns
:6  br label %.preheader13


 <State 11>: 3.64ns
ST_11: i3 [1/1] 0.00ns
.preheader12:0  %i3 = phi i10 [ 0, %.loopexit ], [ %i_8, %.preheader ]

ST_11: phi_mul3 [1/1] 0.00ns
.preheader12:1  %phi_mul3 = phi i20 [ 0, %.loopexit ], [ %next_mul4, %.preheader ]

ST_11: next_mul4 [1/1] 2.08ns
.preheader12:2  %next_mul4 = add i20 %phi_mul3, 784

ST_11: exitcond7 [1/1] 2.07ns
.preheader12:3  %exitcond7 = icmp eq i10 %i3, -240

ST_11: empty_36 [1/1] 0.00ns
.preheader12:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_11: i_8 [1/1] 1.84ns
.preheader12:5  %i_8 = add i10 %i3, 1

ST_11: stg_77 [1/1] 1.57ns
.preheader12:6  br i1 %exitcond7, label %5, label %.preheader

ST_11: stg_78 [1/1] 0.00ns
:0  ret void


 <State 12>: 4.69ns
ST_12: j4 [1/1] 0.00ns
.preheader:0  %j4 = phi i10 [ %j_4, %4 ], [ 0, %.preheader12 ]

ST_12: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %j4, -240

ST_12: empty_37 [1/1] 0.00ns
.preheader:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_12: j_4 [1/1] 1.84ns
.preheader:3  %j_4 = add i10 %j4, 1

ST_12: stg_83 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.preheader12, label %4

ST_12: tmp_89_cast [1/1] 0.00ns
:0  %tmp_89_cast = zext i10 %j4 to i20

ST_12: tmp_119 [1/1] 2.08ns
:1  %tmp_119 = add i20 %phi_mul3, %tmp_89_cast

ST_12: tmp_131_cast [1/1] 0.00ns
:2  %tmp_131_cast = zext i20 %tmp_119 to i64

ST_12: U_addr [1/1] 0.00ns
:3  %U_addr = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_131_cast

ST_12: tmp_117 [4/4] 2.61ns
:4  %tmp_117 = load float* %U_addr, align 4


 <State 13>: 2.61ns
ST_13: tmp_117 [3/4] 2.61ns
:4  %tmp_117 = load float* %U_addr, align 4


 <State 14>: 2.61ns
ST_14: tmp_117 [2/4] 2.61ns
:4  %tmp_117 = load float* %U_addr, align 4


 <State 15>: 6.98ns
ST_15: tmp_117 [1/4] 2.61ns
:4  %tmp_117 = load float* %U_addr, align 4

ST_15: stg_92 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_117)

ST_15: stg_93 [1/1] 0.00ns
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (specinterface    ) [ 0000000000000000]
empty_31     (specinterface    ) [ 0000000000000000]
stg_18       (specbitsmap      ) [ 0000000000000000]
stg_19       (specbitsmap      ) [ 0000000000000000]
stg_20       (spectopmodule    ) [ 0000000000000000]
XXT          (alloca           ) [ 0011110000000000]
S            (alloca           ) [ 0011111111100000]
U            (alloca           ) [ 0011111111111111]
V            (alloca           ) [ 0011110000000000]
stg_25       (br               ) [ 0111100000000000]
i            (phi              ) [ 0010000000000000]
phi_mul      (phi              ) [ 0011100000000000]
next_mul     (add              ) [ 0111100000000000]
exitcond11   (icmp             ) [ 0011100000000000]
empty_32     (speclooptripcount) [ 0000000000000000]
i_6          (add              ) [ 0111100000000000]
stg_32       (br               ) [ 0011100000000000]
j            (phi              ) [ 0001000000000000]
exitcond10   (icmp             ) [ 0011100000000000]
empty_33     (speclooptripcount) [ 0000000000000000]
j_2          (add              ) [ 0011100000000000]
stg_38       (br               ) [ 0111100000000000]
tmp          (read             ) [ 0000100000000000]
tmp_86_cast  (zext             ) [ 0000000000000000]
tmp_s        (add              ) [ 0000000000000000]
tmp_127_cast (zext             ) [ 0000000000000000]
XXT_addr     (getelementptr    ) [ 0000100000000000]
stg_45       (store            ) [ 0000000000000000]
stg_46       (br               ) [ 0011100000000000]
stg_47       (call             ) [ 0000000000000000]
stg_48       (br               ) [ 0000011111100000]
i1           (phi              ) [ 0000001000000000]
phi_mul1     (phi              ) [ 0000001111100000]
next_mul2    (add              ) [ 0000011111100000]
exitcond9    (icmp             ) [ 0000001111100000]
empty_34     (speclooptripcount) [ 0000000000000000]
i_7          (add              ) [ 0000011111100000]
stg_55       (br               ) [ 0000001111111111]
j2           (phi              ) [ 0000000100000000]
exitcond8    (icmp             ) [ 0000001111100000]
empty_35     (speclooptripcount) [ 0000000000000000]
j_3          (add              ) [ 0000001111100000]
stg_60       (br               ) [ 0000011111100000]
tmp_88_cast  (zext             ) [ 0000000000000000]
tmp_118      (add              ) [ 0000000000000000]
tmp_129_cast (zext             ) [ 0000000000000000]
S_addr       (getelementptr    ) [ 0000000011100000]
tmp_116      (load             ) [ 0000000000000000]
stg_69       (write            ) [ 0000000000000000]
stg_70       (br               ) [ 0000001111100000]
i3           (phi              ) [ 0000000000010000]
phi_mul3     (phi              ) [ 0000000000011111]
next_mul4    (add              ) [ 0000001000011111]
exitcond7    (icmp             ) [ 0000000000011111]
empty_36     (speclooptripcount) [ 0000000000000000]
i_8          (add              ) [ 0000001000011111]
stg_77       (br               ) [ 0000000000011111]
stg_78       (ret              ) [ 0000000000000000]
j4           (phi              ) [ 0000000000001000]
exitcond     (icmp             ) [ 0000000000011111]
empty_37     (speclooptripcount) [ 0000000000000000]
j_4          (add              ) [ 0000000000011111]
stg_83       (br               ) [ 0000001000011111]
tmp_89_cast  (zext             ) [ 0000000000000000]
tmp_119      (add              ) [ 0000000000000000]
tmp_131_cast (zext             ) [ 0000000000000000]
U_addr       (getelementptr    ) [ 0000000000000111]
tmp_117      (load             ) [ 0000000000000000]
stg_92       (write            ) [ 0000000000000000]
stg_93       (br               ) [ 0000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_svd_alt"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="XXT_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="XXT/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="S_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="U_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/10 stg_92/15 "/>
</bind>
</comp>

<comp id="75" class="1004" name="XXT_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="20" slack="0"/>
<pin id="79" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="XXT_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="20" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="S_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="20" slack="0"/>
<pin id="91" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="20" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_116/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="U_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="20" slack="0"/>
<pin id="103" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/12 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="20" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_117/12 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="1"/>
<pin id="113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="phi_mul_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="20" slack="1"/>
<pin id="124" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_mul_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="20" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="phi_mul1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="20" slack="1"/>
<pin id="158" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="phi_mul1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="20" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j2_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/7 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="1"/>
<pin id="181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i3_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/11 "/>
</bind>
</comp>

<comp id="190" class="1005" name="phi_mul3_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="20" slack="1"/>
<pin id="192" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_mul3_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="20" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/11 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j4_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="j4_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_dut_svd_alt_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="219" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_33/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="next_mul_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond11_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond10_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_86_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="1"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_127_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="20" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_cast/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="next_mul2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond9_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_88_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_118_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="20" slack="1"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_129_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="20" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_cast/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="next_mul4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="20" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_8_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="j_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_89_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_119_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="20" slack="1"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_131_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_cast/12 "/>
</bind>
</comp>

<comp id="356" class="1005" name="next_mul_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="20" slack="0"/>
<pin id="358" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_6_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="j_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="382" class="1005" name="XXT_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="20" slack="1"/>
<pin id="384" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="XXT_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="next_mul2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="0"/>
<pin id="389" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_7_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="403" class="1005" name="j_3_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="408" class="1005" name="S_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="20" slack="1"/>
<pin id="410" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="next_mul4_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="20" slack="0"/>
<pin id="415" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="421" class="1005" name="i_8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="j_4_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="U_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="20" slack="1"/>
<pin id="436" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="93" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="105" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="126" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="115" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="115" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="138" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="138" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="138" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="122" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="270"><net_src comp="160" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="149" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="149" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="172" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="172" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="172" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="156" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="315"><net_src comp="194" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="183" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="183" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="206" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="206" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="206" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="190" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="359"><net_src comp="221" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="367"><net_src comp="233" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="375"><net_src comp="245" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="380"><net_src comp="62" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="385"><net_src comp="75" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="390"><net_src comp="266" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="398"><net_src comp="278" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="406"><net_src comp="290" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="411"><net_src comp="87" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="416"><net_src comp="311" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="424"><net_src comp="323" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="432"><net_src comp="335" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="437"><net_src comp="99" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {10 15 }
 - Input state : 
	Port: dut : strm_in_V | {3 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond11 : 1
		i_6 : 1
		stg_32 : 2
	State 3
		exitcond10 : 1
		j_2 : 1
		stg_38 : 2
		tmp_86_cast : 1
		tmp_s : 2
		tmp_127_cast : 3
		XXT_addr : 4
		stg_44 : 5
	State 4
	State 5
	State 6
		next_mul2 : 1
		exitcond9 : 1
		i_7 : 1
		stg_55 : 2
	State 7
		exitcond8 : 1
		j_3 : 1
		stg_60 : 2
		tmp_88_cast : 1
		tmp_118 : 2
		tmp_129_cast : 3
		S_addr : 4
		tmp_116 : 5
	State 8
	State 9
	State 10
		stg_69 : 1
	State 11
		next_mul4 : 1
		exitcond7 : 1
		i_8 : 1
		stg_77 : 2
	State 12
		exitcond : 1
		j_4 : 1
		stg_83 : 2
		tmp_89_cast : 1
		tmp_119 : 2
		tmp_131_cast : 3
		U_addr : 4
		tmp_117 : 5
	State 13
	State 14
	State 15
		stg_92 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_svd_alt_fu_213 |   8228  |   241   | 277.729 |  25969  |  38892  |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |     next_mul_fu_221    |    0    |    0    |    0    |    0    |    20   |
|          |       i_6_fu_233       |    0    |    0    |    0    |    0    |    10   |
|          |       j_2_fu_245       |    0    |    0    |    0    |    0    |    10   |
|          |      tmp_s_fu_255      |    0    |    0    |    0    |    0    |    20   |
|          |    next_mul2_fu_266    |    0    |    0    |    0    |    0    |    20   |
|    add   |       i_7_fu_278       |    0    |    0    |    0    |    0    |    10   |
|          |       j_3_fu_290       |    0    |    0    |    0    |    0    |    10   |
|          |     tmp_118_fu_300     |    0    |    0    |    0    |    0    |    20   |
|          |    next_mul4_fu_311    |    0    |    0    |    0    |    0    |    20   |
|          |       i_8_fu_323       |    0    |    0    |    0    |    0    |    10   |
|          |       j_4_fu_335       |    0    |    0    |    0    |    0    |    10   |
|          |     tmp_119_fu_345     |    0    |    0    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    exitcond11_fu_227   |    0    |    0    |    0    |    0    |    4    |
|          |    exitcond10_fu_239   |    0    |    0    |    0    |    0    |    4    |
|   icmp   |    exitcond9_fu_272    |    0    |    0    |    0    |    0    |    4    |
|          |    exitcond8_fu_284    |    0    |    0    |    0    |    0    |    4    |
|          |    exitcond7_fu_317    |    0    |    0    |    0    |    0    |    4    |
|          |     exitcond_fu_329    |    0    |    0    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   read   |     tmp_read_fu_62     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   write  |     grp_write_fu_68    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   tmp_86_cast_fu_251   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_127_cast_fu_261  |    0    |    0    |    0    |    0    |    0    |
|   zext   |   tmp_88_cast_fu_296   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_129_cast_fu_306  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_89_cast_fu_341   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_131_cast_fu_351  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |   8228  |   241   | 277.729 |  25969  |  39096  |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  S |  2048  |   64   |    0   |
|  U |  2048  |   64   |    0   |
|  V |  2048  |   64   |    0   |
| XXT|  2048  |   64   |    0   |
+----+--------+--------+--------+
|Total|  8192  |   256  |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  S_addr_reg_408 |   20   |
|  U_addr_reg_434 |   20   |
| XXT_addr_reg_382|   20   |
|    i1_reg_145   |   10   |
|    i3_reg_179   |   10   |
|   i_6_reg_364   |   10   |
|   i_7_reg_395   |   10   |
|   i_8_reg_421   |   10   |
|    i_reg_111    |   10   |
|    j2_reg_168   |   10   |
|    j4_reg_202   |   10   |
|   j_2_reg_372   |   10   |
|   j_3_reg_403   |   10   |
|   j_4_reg_429   |   10   |
|    j_reg_134    |   10   |
|next_mul2_reg_387|   20   |
|next_mul4_reg_413|   20   |
| next_mul_reg_356|   20   |
| phi_mul1_reg_156|   20   |
| phi_mul3_reg_190|   20   |
| phi_mul_reg_122 |   20   |
|   tmp_reg_377   |   32   |
+-----------------+--------+
|      Total      |   332  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68  |  p2  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_81 |  p0  |   2  |  20  |   40   ||    20   |
|  grp_access_fu_81 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_93 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_105 |  p0  |   2  |  20  |   40   ||    20   |
|  phi_mul_reg_122  |  p0  |   2  |  20  |   40   ||    20   |
|  phi_mul1_reg_156 |  p0  |   2  |  20  |   40   ||    20   |
|  phi_mul3_reg_190 |  p0  |   2  |  20  |   40   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   368  ||  12.568 ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  8228  |   241  |   277  |  25969 |  39096 |
|   Memory  |  8192  |    -   |    -   |   256  |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   184  |
|  Register |    -   |    -   |    -   |   332  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  16420 |   241  |   290  |  26557 |  39280 |
+-----------+--------+--------+--------+--------+--------+
