Flow report for assignment1q7
Fri Jan 24 02:13:30 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Fri Jan 24 02:13:30 2020      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; assignment1q7                              ;
; Top-level Entity Name           ; assignment1q7                              ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA6F31C6                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 4                                          ;
; Total pins                      ; 3                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/23/2020 21:49:22 ;
; Main task         ; Compilation         ;
; Revision Name     ; assignment1q7       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 198660153391158.157984496209980 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 4826 MB             ; 00:00:34                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4744 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4748 MB             ; 00:00:01                           ;
; Total                ; 00:00:25     ; --                      ; --                  ; 00:00:50                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-M62LUTM  ; Windows 7 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off assignment1q7 -c assignment1q7 --vector_source=C:/UBC/w2019-2020t2/CPEN311/Assignments/assignment1q7.vwf --testbench_file=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/assignment1q7.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/UBC/w2019-2020t2/CPEN311/Assignments/simulation/qsim/ assignment1q7 -c assignment1q7



