// Seed: 3279272559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_9[1] = ~1'b0;
  logic id_12;
  logic id_13, id_14;
  assign id_11 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  defparam id_6 = id_3, id_7 = 1, id_8 = id_1, id_9.id_10 = (1); type_15(
      1, 1
  );
  logic id_11, id_12, id_13;
  assign id_13 = id_8;
  type_17 id_14 (
      1,
      id_7
  );
endmodule
