0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/11.8/11.8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/11.8/11.8.srcs/sim_1/new/tb.v,1699447783,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/11.8/11.8.srcs/sources_1/new/myadder.v,1699447094,verilog,,D:/Code/Verilog/11.8/11.8.srcs/sim_1/new/tb.v,,myadder,,,,,,,,
