[
    {
        "line": 26,
        "fullcodeline": "cpuid(10, &eax.full, &ebx.full, &unused, &edx.full);"
    },
    {
        "line": 36,
        "fullcodeline": "x86_pmu.version\t\t\t= version;"
    },
    {
        "line": 39,
        "fullcodeline": "x86_pmu.cntval_mask\t\t= (1ULL << eax.split.bit_width) - 1;"
    },
    {
        "line": 41,
        "fullcodeline": "x86_pmu.events_maskl\t\t= ebx.full;"
    },
    {
        "line": 42,
        "fullcodeline": "x86_pmu.events_mask_len\t\t= eax.split.mask_length;"
    },
    {
        "line": 63,
        "fullcodeline": "intel_ds_init();"
    },
    {
        "line": 65,
        "fullcodeline": "x86_add_quirk(intel_arch_events_quirk); /* Install first, so it runs last */"
    },
    {
        "line": 231,
        "fullcodeline": "x86_pmu.intel_ctrl = (1 << x86_pmu.num_counters) - 1;"
    },
    {
        "line": 239,
        "fullcodeline": "x86_pmu.intel_ctrl |="
    },
    {
        "line": 10,
        "fullcodeline": "if (!cpu_has(&boot_cpu_data, X86_FEATURE_ARCH_PERFMON)) {"
    },
    {
        "line": 27,
        "fullcodeline": "if (eax.split.mask_length < ARCH_PERFMON_EVENTS_COUNT)"
    },
    {
        "line": 31,
        "fullcodeline": "if (version < 2)"
    },
    {
        "line": 50,
        "fullcodeline": "if (version > 1)"
    },
    {
        "line": 56,
        "fullcodeline": "if (version > 1) {"
    },
    {
        "line": 226,
        "fullcodeline": "if (x86_pmu.num_counters > INTEL_PMC_MAX_GENERIC) {"
    },
    {
        "line": 233,
        "fullcodeline": "if (x86_pmu.num_counters_fixed > INTEL_PMC_MAX_FIXED) {"
    },
    {
        "line": 240,
        "fullcodeline": "((1LL << x86_pmu.num_counters_fixed)-1) << INTEL_PMC_IDX_FIXED;"
    },
    {
        "line": 32,
        "fullcodeline": "x86_pmu = core_pmu;"
    },
    {
        "line": 51,
        "fullcodeline": "x86_pmu.num_counters_fixed = max((int)edx.split.num_counters_fixed, 3);"
    },
    {
        "line": 59,
        "fullcodeline": "rdmsrl(MSR_IA32_PERF_CAPABILITIES, capabilities);"
    },
    {
        "line": 60,
        "fullcodeline": "x86_pmu.intel_cap.capabilities = capabilities;"
    },
    {
        "line": 72,
        "fullcodeline": "pr_cont(\"Core events, \");"
    },
    {
        "line": 76,
        "fullcodeline": "x86_add_quirk(intel_clovertown_quirk);"
    },
    {
        "line": 80,
        "fullcodeline": "memcpy(hw_cache_event_ids, core2_hw_cache_event_ids,"
    },
    {
        "line": 83,
        "fullcodeline": "intel_pmu_lbr_init_core();"
    },
    {
        "line": 85,
        "fullcodeline": "x86_pmu.event_constraints = intel_core2_event_constraints;"
    },
    {
        "line": 86,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_core2_pebs_event_constraints;"
    },
    {
        "line": 87,
        "fullcodeline": "pr_cont(\"Core2 events, \");"
    },
    {
        "line": 93,
        "fullcodeline": "memcpy(hw_cache_event_ids, nehalem_hw_cache_event_ids,"
    },
    {
        "line": 95,
        "fullcodeline": "memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,"
    },
    {
        "line": 98,
        "fullcodeline": "intel_pmu_lbr_init_nhm();"
    },
    {
        "line": 100,
        "fullcodeline": "x86_pmu.event_constraints = intel_nehalem_event_constraints;"
    },
    {
        "line": 101,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_nehalem_pebs_event_constraints;"
    },
    {
        "line": 102,
        "fullcodeline": "x86_pmu.enable_all = intel_pmu_nhm_enable_all;"
    },
    {
        "line": 103,
        "fullcodeline": "x86_pmu.extra_regs = intel_nehalem_extra_regs;"
    },
    {
        "line": 112,
        "fullcodeline": "x86_add_quirk(intel_nehalem_quirk);"
    },
    {
        "line": 114,
        "fullcodeline": "pr_cont(\"Nehalem events, \");"
    },
    {
        "line": 122,
        "fullcodeline": "memcpy(hw_cache_event_ids, atom_hw_cache_event_ids,"
    },
    {
        "line": 125,
        "fullcodeline": "intel_pmu_lbr_init_atom();"
    },
    {
        "line": 127,
        "fullcodeline": "x86_pmu.event_constraints = intel_gen_event_constraints;"
    },
    {
        "line": 128,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_atom_pebs_event_constraints;"
    },
    {
        "line": 129,
        "fullcodeline": "pr_cont(\"Atom events, \");"
    },
    {
        "line": 135,
        "fullcodeline": "memcpy(hw_cache_event_ids, westmere_hw_cache_event_ids,"
    },
    {
        "line": 137,
        "fullcodeline": "memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,"
    },
    {
        "line": 140,
        "fullcodeline": "intel_pmu_lbr_init_nhm();"
    },
    {
        "line": 142,
        "fullcodeline": "x86_pmu.event_constraints = intel_westmere_event_constraints;"
    },
    {
        "line": 143,
        "fullcodeline": "x86_pmu.enable_all = intel_pmu_nhm_enable_all;"
    },
    {
        "line": 144,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_westmere_pebs_event_constraints;"
    },
    {
        "line": 145,
        "fullcodeline": "x86_pmu.extra_regs = intel_westmere_extra_regs;"
    },
    {
        "line": 146,
        "fullcodeline": "x86_pmu.er_flags |= ERF_HAS_RSP_1;"
    },
    {
        "line": 155,
        "fullcodeline": "pr_cont(\"Westmere events, \");"
    },
    {
        "line": 160,
        "fullcodeline": "x86_add_quirk(intel_sandybridge_quirk);"
    },
    {
        "line": 161,
        "fullcodeline": "memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,"
    },
    {
        "line": 163,
        "fullcodeline": "memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,"
    },
    {
        "line": 166,
        "fullcodeline": "intel_pmu_lbr_init_snb();"
    },
    {
        "line": 168,
        "fullcodeline": "x86_pmu.event_constraints = intel_snb_event_constraints;"
    },
    {
        "line": 169,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_snb_pebs_event_constraints;"
    },
    {
        "line": 170,
        "fullcodeline": "x86_pmu.pebs_aliases = intel_pebs_aliases_snb;"
    },
    {
        "line": 171,
        "fullcodeline": "x86_pmu.extra_regs = intel_snb_extra_regs;"
    },
    {
        "line": 173,
        "fullcodeline": "x86_pmu.er_flags |= ERF_HAS_RSP_1;"
    },
    {
        "line": 174,
        "fullcodeline": "x86_pmu.er_flags |= ERF_NO_HT_SHARING;"
    },
    {
        "line": 183,
        "fullcodeline": "pr_cont(\"SandyBridge events, \");"
    },
    {
        "line": 187,
        "fullcodeline": "memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,"
    },
    {
        "line": 189,
        "fullcodeline": "memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,"
    },
    {
        "line": 192,
        "fullcodeline": "intel_pmu_lbr_init_snb();"
    },
    {
        "line": 194,
        "fullcodeline": "x86_pmu.event_constraints = intel_ivb_event_constraints;"
    },
    {
        "line": 195,
        "fullcodeline": "x86_pmu.pebs_constraints = intel_ivb_pebs_event_constraints;"
    },
    {
        "line": 196,
        "fullcodeline": "x86_pmu.pebs_aliases = intel_pebs_aliases_snb;"
    },
    {
        "line": 197,
        "fullcodeline": "x86_pmu.extra_regs = intel_snb_extra_regs;"
    },
    {
        "line": 199,
        "fullcodeline": "x86_pmu.er_flags |= ERF_HAS_RSP_1;"
    },
    {
        "line": 200,
        "fullcodeline": "x86_pmu.er_flags |= ERF_NO_HT_SHARING;"
    },
    {
        "line": 206,
        "fullcodeline": "pr_cont(\"IvyBridge events, \");"
    },
    {
        "line": 229,
        "fullcodeline": "x86_pmu.num_counters = INTEL_PMC_MAX_GENERIC;"
    },
    {
        "line": 236,
        "fullcodeline": "x86_pmu.num_counters_fixed = INTEL_PMC_MAX_FIXED;"
    },
    {
        "line": 247,
        "fullcodeline": "for_each_event_constraint(c, x86_pmu.event_constraints) {"
    },
    {
        "line": 19,
        "fullcodeline": "return -ENODEV;"
    },
    {
        "line": 28,
        "fullcodeline": "return -ENODEV;"
    },
    {
        "line": 34,
        "fullcodeline": "x86_pmu = intel_pmu;"
    },
    {
        "line": 253,
        "fullcodeline": "c->idxmsk64 |= (1ULL << x86_pmu.num_counters) - 1;"
    },
    {
        "line": 254,
        "fullcodeline": "c->weight += x86_pmu.num_counters;"
    },
    {
        "line": 213,
        "fullcodeline": "x86_pmu.event_constraints = intel_v1_event_constraints;"
    },
    {
        "line": 214,
        "fullcodeline": "pr_cont(\"generic architected perfmon v1, \");"
    },
    {
        "line": 220,
        "fullcodeline": "x86_pmu.event_constraints = intel_gen_event_constraints;"
    },
    {
        "line": 221,
        "fullcodeline": "pr_cont(\"generic architected perfmon, \");"
    },
    {
        "line": 248,
        "fullcodeline": "if (c->cmask != X86_RAW_EVENT_MASK"
    },
    {
        "line": 13,
        "fullcodeline": "return p6_pmu_init();"
    },
    {
        "line": 15,
        "fullcodeline": "return knc_pmu_init();"
    },
    {
        "line": 17,
        "fullcodeline": "return p4_pmu_init();"
    },
    {
        "line": 249,
        "fullcodeline": "|| c->idxmsk64 == INTEL_PMC_MSK_FIXED_REF_CYCLES) {"
    }
]