#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 17 12:20:07 2020
# Process ID: 1104
# Current directory: E:/vivado/Lab5_Forward_Hazard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1604 E:\vivado\Lab5_Forward_Hazard\Lab5_Forward_Hazard.xpr
# Log file: E:/vivado/Lab5_Forward_Hazard/vivado.log
# Journal file: E:/vivado/Lab5_Forward_Hazard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 749.309 ; gain = 109.215
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jun 17 13:02:15 2020] Launched synth_1...
Run output will be captured here: E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'DM'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/InsMem/InsMem.dcp' for cell 'IM'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1124.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1304.145 ; gain = 513.160
close_design
file mkdir E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v w ]
add_files -fileset sim_1 E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/InsCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/xsim.dir/pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/xsim.dir/pipeline_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 17 13:07:42 2020. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 85.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 17 13:07:42 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1857.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_behav -key {Behavioral:sim_1:Functional:pipeline} -tclbatch {pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1857.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.348 ; gain = 26.227
set_property top TestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/xsim.dir/TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/xsim.dir/TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 17 13:08:39 2020. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 17 13:08:39 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TestBench.ppU.DM.inst at time                45000 ns: 
Reading from out-of-range address. Max address in TestBench.ppU.DM.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1883.348 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.348 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TestBench.ppU.DM.inst at time                45000 ns: 
Reading from out-of-range address. Max address in TestBench.ppU.DM.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1883.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/InsCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.313 ; gain = 0.727
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/InsCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/InsCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2324.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 14:10:05 2020...
