$date
	Mon Feb 23 21:00:20 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ashift4_by1 $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var integer 32 # errors [31:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % y [3:0] $end
$upscope $end
$scope task check4 $end
$var reg 4 & exp [3:0] $end
$var reg 4 ' got [3:0] $end
$var reg 256 ( label [255:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
b1 "
b1 $
b0 &
b0 '
b100000101010011010100100011000100100000010000010011110100110000001100000011000000110000 (
#10000
b1 !
b1 %
b10 "
b10 $
b100000101010011010100100011000100100000010000010011110100110000001100000011000000110001 (
#15000
b10 !
b10 %
b101 "
b101 $
b1 &
b1 '
b100000101010011010100100011000100100000010000010011110100110000001100000011000100110000 (
#20000
b11 !
b11 %
b111 "
b111 $
b10 &
b10 '
b100000101010011010100100011000100100000010000010011110100110000001100010011000000110001 (
#25000
b1100 !
b1100 %
b1000 "
b1000 $
b11 &
b11 '
b100000101010011010100100011000100100000010000010011110100110000001100010011000100110001 (
#30000
b1001 "
b1001 $
b1100 &
b1100 '
b100000101010011010100100011000100100000010000010011110100110001001100000011000000110000 (
#35000
b1101 !
b1101 %
b1011 "
b1011 $
b100000101010011010100100011000100100000010000010011110100110001001100000011000000110001 (
#40000
b1111 !
b1111 %
b1111 "
b1111 $
b1101 &
b1101 '
b100000101010011010100100011000100100000010000010011110100110001001100000011000100110001 (
#45000
b1111 &
b1111 '
b100000101010011010100100011000100100000010000010011110100110001001100010011000100110001 (
#50000
