<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=m0tazYRimFnV1hoGKbgtnw');.lst-kix_list_1-3>li:before{content:"\0025cf  "}.lst-kix_list_1-4>li:before{content:"\0025cb  "}ul.lst-kix_list_1-0{list-style-type:none}.lst-kix_list_1-7>li:before{content:"\0025cb  "}.lst-kix_list_1-5>li:before{content:"\0025a0  "}.lst-kix_list_1-6>li:before{content:"\0025cf  "}li.li-bullet-0:before{margin-left:-18pt;white-space:nowrap;display:inline-block;min-width:18pt}ul.lst-kix_list_1-3{list-style-type:none}.lst-kix_list_1-0>li:before{content:"\0025cf  "}ul.lst-kix_list_1-4{list-style-type:none}.lst-kix_list_1-8>li:before{content:"\0025a0  "}ul.lst-kix_list_1-1{list-style-type:none}ul.lst-kix_list_1-2{list-style-type:none}ul.lst-kix_list_1-7{list-style-type:none}.lst-kix_list_1-1>li:before{content:"\0025cb  "}.lst-kix_list_1-2>li:before{content:"\0025a0  "}ul.lst-kix_list_1-8{list-style-type:none}ul.lst-kix_list_1-5{list-style-type:none}ul.lst-kix_list_1-6{list-style-type:none}ol{margin:0;padding:0}table td,table th{padding:0}.c9{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:155.2pt;border-top-color:#000000;border-bottom-style:solid}.c31{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:65.2pt;border-top-color:#000000;border-bottom-style:solid}.c37{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:264pt;border-top-color:#000000;border-bottom-style:solid}.c58{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:132pt;border-top-color:#000000;border-bottom-style:solid}.c22{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:219pt;border-top-color:#000000;border-bottom-style:solid}.c36{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:130.5pt;border-top-color:#000000;border-bottom-style:solid}.c62{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:246.8pt;border-top-color:#000000;border-bottom-style:solid}.c46{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:141.4pt;border-top-color:#000000;border-bottom-style:solid}.c59{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:234pt;border-top-color:#000000;border-bottom-style:solid}.c28{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:179.2pt;border-top-color:#000000;border-bottom-style:solid}.c10{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:156.8pt;border-top-color:#000000;border-bottom-style:solid}.c29{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:66pt;border-top-color:#000000;border-bottom-style:solid}.c57{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:77.2pt;border-top-color:#000000;border-bottom-style:solid}.c26{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:114.8pt;border-top-color:#000000;border-bottom-style:solid}.c23{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:163.3pt;border-top-color:#000000;border-bottom-style:solid}.c78{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:491.2pt;border-top-color:#000000;border-bottom-style:solid}.c0{color:#89ddff;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c14{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:16pt;font-family:"Times New Roman";font-style:normal}.c2{padding-top:0pt;padding-bottom:0pt;line-height:1.5;orphans:2;widows:2;text-align:left;height:12pt}.c1{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c60{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-family:"Cambria";font-style:normal}.c53{color:#000000;text-decoration:none;vertical-align:baseline;font-size:14pt;font-family:"Times New Roman";font-style:normal}.c79{color:#366091;text-decoration:none;vertical-align:baseline;font-size:16pt;font-family:"Times New Roman";font-style:normal}.c42{color:#000000;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c43{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-family:"Times New Roman";font-style:normal}.c33{color:#000000;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:italic}.c15{padding-top:0pt;padding-bottom:0pt;line-height:1.5;orphans:2;widows:2;text-align:justify}.c5{padding-top:0pt;padding-bottom:0pt;line-height:1.15;text-align:left;height:12pt}.c76{color:#444b6a;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman"}.c71{color:#000000;text-decoration:none;vertical-align:baseline;font-family:"Times New Roman";font-style:normal}.c55{padding-top:12pt;padding-bottom:0pt;line-height:1.0791666666666666;page-break-after:avoid;text-align:left}.c44{margin-left:11pt;padding-top:0pt;padding-bottom:5pt;line-height:1.0791666666666666;text-align:left}.c51{text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c39{padding-top:20pt;padding-bottom:6pt;line-height:1.1500000000000001;page-break-after:avoid;text-align:left}.c34{padding-top:18pt;padding-bottom:6pt;line-height:1.1500000000000001;page-break-after:avoid;text-align:left}.c63{padding-top:0pt;padding-bottom:5pt;line-height:1.0791666666666666;text-align:left}.c50{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c19{padding-top:0pt;padding-bottom:0pt;line-height:1.1500000000000001;text-align:left}.c82{margin-left:15pt;border-spacing:0;border-collapse:collapse;margin-right:auto}.c8{padding-top:0pt;padding-bottom:0pt;line-height:1.5;text-align:left}.c40{padding-top:0pt;padding-bottom:10pt;line-height:1.0;text-align:center}.c61{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:center}.c69{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:right}.c4{padding-top:0pt;padding-bottom:0pt;line-height:1.5;text-align:center}.c66{padding-top:0pt;padding-bottom:10pt;line-height:1.0;text-align:left}.c13{margin-left:36pt;padding-left:0pt;orphans:2;widows:2}.c49{border-spacing:0;border-collapse:collapse;margin-right:auto}.c12{background-color:#1a1b26;orphans:2;widows:2}.c21{font-style:italic;color:#9d7cd8;font-weight:700}.c17{font-style:italic;color:#bb9af7;font-weight:700}.c41{background-color:#ffffff;max-width:468pt;padding:72pt 72pt 72pt 72pt}.c11{color:#89ddff;font-weight:700}.c6{color:#7aa2f7;font-weight:700}.c7{color:#a9b1d6;font-weight:700}.c20{color:#e0af68;font-weight:700}.c18{color:#9ece6a;font-weight:700}.c24{color:#c0caf5;font-weight:700}.c3{color:inherit;text-decoration:inherit}.c81{margin-left:108pt;text-indent:36pt}.c70{padding:0;margin:0}.c16{orphans:2;widows:2}.c25{color:#ff9e64;font-weight:700}.c54{font-size:11pt}.c45{vertical-align:sub}.c74{vertical-align:super}.c27{height:0pt}.c30{font-weight:700}.c83{height:14pt}.c52{height:21pt}.c56{page-break-after:avoid}.c77{font-size:15pt}.c84{height:24pt}.c67{font-weight:400}.c32{height:12pt}.c48{color:#0db9d7}.c68{height:39.7pt}.c35{background-color:#1a1b26}.c38{font-size:13pt}.c47{color:#bb9af7}.c65{height:25pt}.c64{height:28.4pt}.c75{height:52.5pt}.c80{height:31.9pt}.c73{font-style:italic}.c72{height:21.6pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:12pt;font-family:"Times New Roman"}p{margin:0;color:#000000;font-size:12pt;font-family:"Times New Roman"}h1{padding-top:20pt;color:#000000;font-weight:700;font-size:16pt;padding-bottom:6pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-weight:700;font-size:14pt;padding-bottom:6pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#000000;font-weight:700;font-size:13pt;padding-bottom:4pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#000000;font-weight:700;font-size:12pt;padding-bottom:4pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Times New Roman";line-height:1.1500000000000001;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c41 doc-content"><div><p class="c50 c16 c32"><span class="c1"></span></p><p class="c50 c16 c32"><span class="c1"></span></p></div><p class="c8 c16 c81"><span class="c30 c38">Kathmandu University</span></p><p class="c4 c16"><span class="c30 c38">Department of Computer Science and Engineering</span></p><p class="c4 c16"><span class="c30 c38">Dhulikhel, Kavre</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 187.80px; height: 184.33px;"><img alt="" src="images/image6.jpg" style="width: 187.80px; height: 184.33px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c4 c16 c32"><span class="c43 c38"></span></p><p class="c4 c16"><span class="c30 c38">A Mini Project Report</span></p><p class="c4 c16"><span class="c30 c38">on</span></p><p class="c4 c16"><span class="c30 c38">Quintuple-A Computer Design</span></p><p class="c4 c16"><span class="c30 c38">[Code No: &nbsp;COMP 315 ]</span></p><p class="c4 c16"><span class="c30 c38">(For partial fulfillment of 3</span><span class="c74 c30 c38">rd </span><span class="c30 c38">Year/1</span><span class="c74 c30 c38">st</span><span class="c30 c38">&nbsp;Semester in Computer Engineering)</span></p><p class="c4 c16 c32"><span class="c71 c30 c38"></span></p><p class="c4 c16"><span class="c30 c38 c71">Submitted By</span></p><p class="c61 c16 c32"><span class="c71 c30 c38"></span></p><p class="c16 c61"><span class="c71 c30 c38">Ashish Thapa (56)</span></p><p class="c16 c32 c50"><span class="c71 c30 c38"></span></p><p class="c4 c16"><span class="c71 c30 c38">Submitted To:</span></p><p class="c4 c16"><span class="c71 c30 c38">Pankaj Raj Duwadi</span></p><p class="c4 c16 c32"><span class="c71 c30 c38"></span></p><p class="c4 c16"><span class="c30 c38">Department of Computer Science and Engineering</span></p><p class="c4 c16"><span class="c30 c38">Submission Date:2022/11/19</span><hr style="page-break-before:always;display:none;"></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c14"></span></p><h1 class="c16 c39" id="h.30j0zll"><span class="c14">ABSTRACT</span></h1><p class="c2"><span class="c1"></span></p><p class="c15"><span class="c1">A computer can understand and execute a few numbers of instructions that are hardwired in its design, these instructions form the instruction set of the computer.</span></p><p class="c15"><span class="c1">An 8 bit CPU architecture is simple and essential to implement all the ideas of Computer System Architecture together. Understanding of computer organization and architecture is necessary to complete this task. For that, we have implemented 16 different instructions based on the suitability of our</span></p><p class="c15"><span class="c1">Project. Our computer has a 4-bit opcode, 4-bit address length. With that being said, our computer &ldquo;Quintuple-A&rdquo; consists of the following hardware components:</span></p><p class="c8 c16"><span class="c1">1. A memory of 16x8.</span></p><p class="c8 c16"><span class="c1">2. Eight registers: IR, PC, A, B, OR, MBR, MAR and SC.</span></p><p class="c8 c16"><span class="c1">3. Binary to 7 Segment converter </span></p><p class="c8 c16"><span class="c1">4. An 8-bit internal Bus.</span></p><p class="c8 c16"><span class="c1">5. 4-bit and 8-bit External Bus.</span></p><p class="c2"><span class="c1"></span></p><p class="c15"><span class="c1">As we have used 16x8 sized memory, it will allow us to have 16 different slots wherein each slot, 8 different bits can be stored and executed. To make the flow of instructions simple yet effective, we have implemented the Internal bus System which is an 8-bit bus system. These hardware components which when assembled accordingly along with many logical gates like AND, OR gates will help to operate the 8 different instructions that we have set and help us to get the desired output.</span></p><p class="c15 c32"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c14"></span></p><h1 class="c39 c16" id="h.1fob9te"><span class="c14">LIST OF FIGURES</span></h1><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1t3h5sf">Figure 1: Instruction Format&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c19 c16" id="h.3znysh7"><span class="c1"><a class="c3" href="#h.2s8eyo1">Figure 2: Immediate Addressing&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.17dp8vu">Figure 3: Direct Addressing mode&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.2jxsxqh">Figure 4: A D-Flip Flop&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.z337ya">Figure 5: Memory Cell&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.3j2qqm3">Figure 6: 8 bit Register built using Memory cells&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1y810tw">Figure 7: 4 Bit Memory Address Register&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;8</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.2xcytpi">Figure 8: Ripple Counter that works on Falling edge&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1ci93xb">Figure 9: Waveform of ripple counter&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.3whwml4">Figure 10: Block diagram for 4x4 sized RAM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;13</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.2bn6wsx">Figure 11: Memory unit division into Instruction and Data&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;14</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1pxezwc">Figure 12: Binary to 7 segment converter.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.2p2csry">Figure 13: Full adder&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.147n2zr">Figure 14: 8 Bit Adder&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.3o7alnk">Figure 15: Adder, Subtractor, XORer, ANDer and ORer.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;21</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1hmsyys">Figure 16: Computer Architecture&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;26</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.1v1yuxt">Figure 17: &nbsp;Control Unit generated by Combinational analysis after entering above table value on Logisim&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;37</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.4f1mdlm">Figure 18: Design of Sequence Counter and control Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;38</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.2u6wntf">Figure 19: Whole CPU view in Logisim&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;39</a></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><h1 class="c39 c16"><span class="c14">LIST OF TABLES</span></h1><p class="c19 c16 c32"><span class="c1"></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.26in1rg">Table 1: Register Reference Instruction&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.35nkun2">Table 2: Memory Reference Instruction&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.3as4poj">Table 3: Decimal Binary and its equivalent Seven segment Display Code&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;15</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.ihv636">Table 4: Control Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;25</a></span></p><p class="c16 c19"><span class="c1"><a class="c3" href="#h.vx1227">Table 5: Control Unit for the Output pin C1-C11&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;35</a></span></p><p class="c19 c16"><span class="c1"><a class="c3" href="#h.3fwokq0">Table 6: Control Unit Table for Output pins C12 &ndash; C21&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;36</a></span></p><p class="c19 c16 c32"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c19 c16"><span class="c14">TABLE OF CONTENTS</span></p><p class="c16 c32 c55"><span class="c30 c79"></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.gjdgxs">ACKNOWLEDGEMENT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i</a></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.30j0zll">ABSTRACT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ii</a></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.1fob9te">LIST OF FIGURES&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iii</a></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.2et92p0">Chapter 1: INTRODUCTION&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1</a></span></p><p class="c16 c63"><span class="c1"><a class="c3" href="#h.tyjcwt">Chapter 2: Design Considerations&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.3dy6vkm">2.1. INSTRUCTION FORMAT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.4d34og8">2.2. ADDRESSING MODES&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.3rdcrjn">2.3. INSTRUCTION SET&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.lnxbz9">2.4. MEMORY REFERENCE INSTRUCTIONS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5</a></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.1ksv4uv">Chapter 3: DESIGN OF INDIVIDUAL COMPONENT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.44sinio">3.1. REGISTER&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.4i7ojhp">3.2. COUNTER&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.qsh70q">3.3. PROGRAMMING 7 SEGMENT DISPLAY&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;15</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.49x2ik5">3.4. ARITHMETIC AND LOGICAL UNIT (ALU)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19</a></span></p><p class="c16 c44"><span class="c1"><a class="c3" href="#h.23ckvvd">3.5. CONTROL UNIT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;21</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.32hioqz">3.6. BUS SYSTEM AND OVERALL ARCHITECTURE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;26</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.41mghml">3.7. INSTRUCTION SET DESIGN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;27</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.2grqrue">3.8. TIMING AND CONTROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;33</a></span></p><p class="c44 c16"><span class="c1"><a class="c3" href="#h.19c6y18">3.9. ASSEMBLER&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;40</a></span></p><p class="c63 c16"><span class="c1"><a class="c3" href="#h.3tbugp1">Chapter 4: CONCLUSION&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;47</a></span></p><p class="c19 c16 c32"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><h1 class="c39 c16" id="h.2et92p0"><span class="c14">Chapter 1: INTRODUCTION</span></h1><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c1">We have implemented 16 different instructions based on the suitability of our project. Our computer has a 4-bit opcode, 4-bit address length. With that being said, our computer &ldquo;Quintuple-A&rdquo; consists of the following hardware components:</span></p><p class="c8 c16"><span>1. A </span><span class="c30">memory</span><span class="c1">&nbsp;of 16x8.</span></p><p class="c8 c16"><span>2. Eight registers: </span><span class="c30">IR, PC, A, B, OR, MBR, MAR </span><span>and </span><span class="c30">SC</span><span class="c1">.</span></p><p class="c8 c16"><span class="c1">3. Binary to 7 Segment converter </span></p><p class="c8 c16"><span class="c1">4. An 8-bit internal Bus.</span></p><p class="c8 c16"><span class="c1">5. 4-bit and 8-bit External Bus.</span></p><p class="c8 c16"><span class="c1">6. Control Unit Design using Logisim combinational analysis</span></p><p class="c8 c16"><span class="c1">7. ALU that supports adding, subtracting, XOR, AND, OR etc</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c1"></span></p><h1 class="c39 c16" id="h.tyjcwt"><span class="c14">Chapter 2: Design Considerations</span></h1><p class="c2"><span class="c42 c30"></span></p><h2 class="c34 c16" id="h.3dy6vkm"><span class="c53 c30">2.1. INSTRUCTION FORMAT</span></h2><p class="c8 c16"><span class="c1">There are two parts an instruction can be divided into. They are:</span></p><p class="c8 c16"><span class="c30">Operation Code (Opcode)</span><span class="c1">: It specifies the operation for an instruction.</span></p><p class="c8 c16"><span class="c30">Address</span><span class="c1">: It specifies the registers and/or locations in memory to use for a particular</span></p><p class="c8 c16"><span class="c1">Operation</span></p><p class="c8 c16"><span class="c1">&nbsp;An 8 bit computer by design should have a word size of 8 bits. Memory address register, which is responsible for storing RAM addresses, is 4 bit. &nbsp;so the size of RAM is 2^4 = 16 bytes only. </span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 481.00px; height: 91.00px;"><img alt="" src="images/image8.png" style="width: 481.00px; height: 91.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1t3h5sf"><span class="c33 c30">Figure 1: Instruction Format</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><h2 class="c16 c34" id="h.4d34og8"><span class="c53 c30">2.2. ADDRESSING MODES</span></h2><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">Immediate Addressing</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">The address of the operand is loaded directly into the A register in immediate addressing mode. One of the example of immediate addressing is given in the figure below.</span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 346.00px; height: 241.00px;"><img alt="" src="images/image7.png" style="width: 346.00px; height: 241.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.2s8eyo1"><span class="c33 c30">Figure 2: Immediate Addressing</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Direct Addressing</span></p><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c1">The address of the operand is stored in the memory location specified in the instruction in the direct addressing mode</span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 442.00px; height: 282.00px;"><img alt="" src="images/image10.png" style="width: 442.00px; height: 282.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.17dp8vu"><span class="c33 c30">Figure 3: Direct Addressing mode</span></p><p class="c2"><span class="c42 c30"></span></p><h2 class="c34 c16" id="h.3rdcrjn"><span class="c30 c53">2.3. INSTRUCTION SET</span></h2><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span>Since we allocated 4 bits for opcode, only 16 total instructions are possible. However we wanted to make this computer as simple as possible so we only added 2</span><span class="c74">4 </span><span class="c1">=16 total instructions. Furthermore among those 16 instructions 8 of them has been divided into register. Below is the table that shows Register reference operations and memory reference instructions</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Register Reference Instruction</span></p><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c1">Register reference instruction work with registers only</span></p><p class="c2"><span class="c1"></span></p><a id="t.d60e237ecb87f5d98172c5bc08b94f5c6979d199"></a><a id="t.0"></a><table class="c49"><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Opcode </span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Instruction</span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Description</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1011</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">CLEAR</span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c1">Set OR to 0</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1100</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">INC </span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c1">Increment Output Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1101</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">COMPLEMENT</span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c1">Complement Output Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1110</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">SHL </span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c1">&nbsp;Shift Left Output Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1111</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">SHR</span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8"><span class="c1">Shift Right Output Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1000</span></p></td><td class="c58" colspan="1" rowspan="1"><p class="c8"><span class="c1">SWAP</span></p></td><td class="c62" colspan="1" rowspan="1"><p class="c8 c56"><span class="c1">SWAP Register A and B Values</span></p></td></tr></table><p class="c40 c16" id="h.26in1rg"><span class="c33 c30">Table 1: Register Reference Instruction</span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h2 class="c34 c16" id="h.lnxbz9"><span class="c53 c30">2.4. MEMORY REFERENCE INSTRUCTIONS</span></h2><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c1">Memory reference instructions load values into and store values from the general registers. </span></p><a id="t.562582e2ebc61b8955744e01ed2bd445708c89dd"></a><a id="t.1"></a><table class="c49"><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Opcode </span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Instruction</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c42 c30">Description</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0000</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">LOAD A, [M]</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Load the contents of M into A Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0001</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">LOAD B, [M]</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Load the contents of M into B Register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1001</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">LDI A, M</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Load content M into A register</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">1010</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">LDI B, M</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Load content M into B register</span></p></td></tr><tr class="c80"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0010</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">ADD </span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Add A and B</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0011</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">STORE [M]</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Store the contents of output Register to given memory location</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0100</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">SUB</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">Subtract A and B</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0101</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">XOR</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">XOR operation on A and B</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0110</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">AND</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8"><span class="c1">AND operation on A and B</span></p></td></tr><tr class="c27"><td class="c31" colspan="1" rowspan="1"><p class="c8"><span class="c1">0111</span></p></td><td class="c26" colspan="1" rowspan="1"><p class="c8"><span class="c1">OR</span></p></td><td class="c37" colspan="1" rowspan="1"><p class="c8 c56"><span class="c1">OR operation on A and B</span></p></td></tr></table><p class="c40 c16" id="h.35nkun2"><span class="c33 c30">Table 2: Memory Reference Instruction</span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h1 class="c39 c16" id="h.1ksv4uv"><span class="c14">Chapter 3: DESIGN OF INDIVIDUAL COMPONENT</span></h1><p class="c2"><span class="c1"></span></p><h2 class="c34 c16" id="h.44sinio"><span class="c53 c30">3.1. REGISTER</span></h2><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">A single bit can be persisted using D Flip flop. Furthermore these 8 cells make up a 8-bit register. Since D flip flop doesn&rsquo;t have input pins for control like WE, Din. We can add it using a combination of AND, OR gates and controlled Buffer.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 391.00px; height: 129.00px;"><img alt="" src="images/image9.png" style="width: 391.00px; height: 129.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.2jxsxqh"><span class="c33 c30">Figure 4: A D-Flip Flop</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 468.83px; height: 307.10px;"><img alt="" src="images/image12.png" style="width: 468.83px; height: 307.10px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.z337ya"><span class="c33 c30">Figure 5: Memory Cell</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 380.00px;"><img alt="" src="images/image11.png" style="width: 624.00px; height: 380.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.3j2qqm3"><span class="c33 c30">Figure 6: 8 bit Register built using Memory cells</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 417.05px; height: 325.50px;"><img alt="" src="images/image14.png" style="width: 417.05px; height: 325.50px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1y810tw"><span class="c33 c30">Figure 7: 4 Bit Memory Address Register</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Our Computer consists of 8 Registers. They are as follows</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Instruction Register (IR)</span></p><p class="c8 c16"><span class="c73">Size: 8 bits</span></p><p class="c8 c16"><span class="c1">IR stores the 8 bits of instruction read from the memory. At the start of each instruction cycle, the address contained in the PC is transferred to the MAR, and the content of the memory location pointer by MAR is then transferred to the IR through the internal bus system (IBS). Once the instruction is loaded in the IR, Opcode is selected with Binary selector by Control Unit and if opcode requires address to be loaded then the address line is selected and sent to MAR.</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">Program Counter (PC)</span></p><p class="c8 c16"><span class="c33 c67">Size: 3 Bits</span></p><p class="c8 c16"><span class="c1">The program counter contains the address of the memory location where the next instruction is located. At the beginning of each instruction cycle (fetch), the content of the program counter is transferred to MAR and then is incremented by one to point to the next consecutive location.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Memory Address Register (MAR)</span></p><p class="c8 c16"><span class="c33 c67">Size: 4 bits</span></p><p class="c8 c16"><span class="c1">It contains main memory addresses of data and instructions. It holds the memory location of data that needs to be accessed</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Memory Buffer Register (MBR)</span></p><p class="c8 c16"><span class="c1">Size: 8 bits</span></p><p class="c8 c16"><span class="c1">MBR acts as a buffer between RAM and other Registers. When loading something into the instruction register, the contents gets loaded into MBR first then only into IR through the internal bus. When something needs to be written into RAM then content to be loaded is first placed on MBR then written to RAM</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Output Register (OR)</span></p><p class="c8 c16"><span class="c1">Size: 8 bits</span></p><p class="c8 c16"><span class="c1">It stores the output value of ALU. </span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">A Register </span></p><p class="c8 c16"><span class="c1">Size: 8 bits</span></p><p class="c8 c16"><span class="c1">This is one of the registers readily available to programmers and where data can be loaded so that ALU can interface it with.</span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">B Register</span></p><p class="c8 c16"><span class="c1">Size: 8 bits</span></p><p class="c8 c16"><span class="c1">This is one of the registers readily available to programmers and where data can be loaded so that ALU can interface it with.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">Sequence Counter (SC)</span></p><p class="c8 c16"><span class="c1">Size: 3 bits</span></p><p class="c8 c16"><span class="c1">Sequence Counter is incremented with respect to clock cycle and resets when instruction is finished or halted. </span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c42 c30"></span></p><h2 class="c34 c16" id="h.4i7ojhp"><span class="c53 c30">3.2. COUNTER</span></h2><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c30">Ripple counter </span><span>is a cascaded arrangement of flip-flops where the output of one flip-flop drives the clock input of the following flip-flop. The number of flip flops in the cascaded arrangement depends upon the number of different logic states that it goes through before it repeats the sequence. A n-bit ripple counter can count up to 2</span><span class="c74">n</span><span class="c1">&nbsp;states</span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 529.50px; height: 230.81px;"><img alt="" src="images/image13.png" style="width: 529.50px; height: 230.81px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.2xcytpi"><span class="c33 c30">Figure 8: Ripple Counter that works on Falling edge</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Instead of using a clock pulse we can use the same input to increment the counter if count-enable is set to high. The cascaded arrangement allows one counter to activate another. </span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 456.50px; height: 338.72px;"><img alt="" src="images/image17.png" style="width: 456.50px; height: 338.72px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1ci93xb"><span class="c33 c30">Figure 9: Waveform of ripple counter</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span>3.3. </span><span class="c30">MEMORY UNIT</span></p><p class="c2"><span class="c33 c67"></span></p><p class="c8 c16"><span class="c33 c67">Size: 16x8</span></p><p class="c8 c16"><span>The memory size 16x8 indicates there are 16 different slots where 8 bits of instruction can be stored and executed in each slot. Memory stores both the instruction and the data on which processing is to be performed. &nbsp;To address 16 different slots log</span><span class="c45">2</span><span class="c1">(16) = 4-bit address line is needed. </span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 423.18px; height: 350.28px;"><img alt="" src="images/image15.png" style="width: 423.18px; height: 350.28px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.3whwml4"><span class="c33 c30">Figure 10: Block diagram for 4x4 sized RAM</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Half of the ram is to be used for instruction and half of it is to be used for data. </span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 391.00px; height: 321.00px;"><img alt="" src="images/image16.png" style="width: 391.00px; height: 321.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.2bn6wsx"><span class="c33 c30">Figure 11: Memory unit division into Instruction and Data</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c33 c67">Note: it is just a convention</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h2 class="c34 c16" id="h.qsh70q"><span class="c53 c30">3.3. PROGRAMMING 7 SEGMENT DISPLAY</span></h2><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">For the output the best way to show the results is in the Decimal system. We have a register size of 8 bits which means 2^8-1 is the largest number we have to compute for. Logisim has a ROM device which can load hex values from the external file. To map binary number to equivalent decimal representation following hex table was used</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><a id="t.fb717596f67e84273672cdd0b4f46d1e220ed98a"></a><a id="t.2"></a><table class="c49"><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">Decimal</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">Binary</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">Seven Segment Display</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">0</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0000</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">11100111</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">1</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0001</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">0010001</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">2</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0010</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">11001011</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">3</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0011</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">01101011</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">4</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0100</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">00101101</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">5</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0101</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">01101110</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">6</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0110</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">11101110</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">7</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">0111</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">00010001</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">8</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">1000</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8"><span class="c1">11110111</span></p></td></tr><tr class="c27"><td class="c29" colspan="1" rowspan="1"><p class="c8"><span class="c1">9</span></p></td><td class="c57" colspan="1" rowspan="1"><p class="c8"><span class="c1">1001</span></p></td><td class="c36" colspan="1" rowspan="1"><p class="c8 c56"><span class="c1">11011111</span></p></td></tr></table><p class="c40 c16" id="h.3as4poj"><span class="c33 c30">Table 3: Decimal Binary and its equivalent Seven segment Display Code</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 404.50px; height: 253.80px;"><img alt="" src="images/image18.png" style="width: 404.50px; height: 253.80px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1pxezwc"><span class="c33 c30">Figure 12: Binary to 7 segment converter.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Circuit takes 00011101 as input and shows 29 as output. Binary to Decimal Conversion using ROM. To convert binary to seven segment displayable values. Each binary value that is addressable on ROM has a corresponding 7 segment values placed on it which means if i address 100 then the output will be 00101101 which shows 4 on a seven segment display. To program the data to be loaded on ROM, a very simple approach is used. </span></p><p class="c8 c16"><span class="c1">If number is 652 then first it is divided into its corresponding digits and stored in unsigned 32 bit storage</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">652 MOD 10 = 2 = 11001011 </span></p><p class="c8 c16"><span class="c1">65 MOD 10 = 5 = 01101110</span></p><p class="c8 c16"><span class="c1">6 MOD 10 = 6 = 11101110 </span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">11001011 &lt;&lt; 0 = 00000000 00000000 00000000 11001011</span></p><p class="c8 c16"><span class="c1">01101110 &lt;&lt; 8 = 00000000 00000000 01101110 &nbsp;00000000</span></p><p class="c8 c16"><span class="c1">11101110 &lt;&lt; 16 = 00000000 11101110 00000000 00000000</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Then these numbers are added.</span></p><p class="c8 c16"><span class="c1">Code used to convert Binary to Seven Segment Display Values in Rust is:</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">fs</span><span class="c11">::</span><span class="c24">File</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">io</span><span class="c11">::</span><span class="c24">Write</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">fs</span><span class="c11">::</span><span class="c24">OpenOptions</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">io</span><span class="c11">::</span><span class="c30 c48">prelude</span><span class="c0">::*;</span></p><p class="c8 c12"><span class="c11">fn</span><span class="c7">&nbsp;</span><span class="c6">main</span><span class="c11">()</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c2 c35"><span class="c51 c7"></span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">OpenOptions</span><span class="c11">::</span><span class="c6">new</span><span class="c11">().</span><span class="c6">write</span><span class="c11">(</span><span class="c25">true</span><span class="c11">).</span><span class="c6">create</span><span class="c11">(</span><span class="c25">true</span><span class="c11">).</span><span class="c6">open</span><span class="c11">(&quot;</span><span class="c18">seven-segment-rom</span><span class="c11">&quot;).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">couldn&#39;t</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c6">writeln!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c11">,&quot;</span><span class="c18">v2.0 raw</span><span class="c0">&quot;);</span></p><p class="c2 c35"><span class="c7 c51"></span></p><p class="c2 c35"><span class="c51 c7"></span></p><p class="c8 c12"><span class="c30 c73 c76">&nbsp; &nbsp; // 0 -&gt; 11100111</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">segment_values</span><span class="c7">&nbsp;</span><span class="c11">:</span><span class="c7">&nbsp;</span><span class="c11">[</span><span class="c24">u8</span><span class="c11">;</span><span class="c7">&nbsp;</span><span class="c25">10</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c11">[</span><span class="c25">0b11100111</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b00100001</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b11001011</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b01101011</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b00101101</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b01101110</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b11101110</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b00100011</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b11101111</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c25">0b01101111</span><span class="c0">];</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">for</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c7">&nbsp;</span><span class="c11">in</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c11">..=</span><span class="c25">255</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">shift_counter</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">buffer_value</span><span class="c7">&nbsp;</span><span class="c11">:</span><span class="c7">&nbsp;</span><span class="c24">u32</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">temp_i</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">if</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c7">&nbsp;</span><span class="c30 c47">==</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">write!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c11">,&quot;{</span><span class="c18">:x</span><span class="c11">}</span><span class="c18">&nbsp;</span><span class="c11">&quot;,</span><span class="c7">&nbsp;</span><span class="c24">segment_values</span><span class="c11">[</span><span class="c24">i</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">as</span><span class="c7">&nbsp;</span><span class="c24">u32</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">continue</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">while</span><span class="c7">&nbsp;</span><span class="c24">temp_i</span><span class="c7">&nbsp;</span><span class="c30 c47">&gt;</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">digit</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">temp_i</span><span class="c7">&nbsp;</span><span class="c11">%</span><span class="c7">&nbsp;</span><span class="c25">10</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">buffer_value</span><span class="c7">&nbsp;</span><span class="c11">+=</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c24">segment_values</span><span class="c11">[</span><span class="c24">digit</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">as</span><span class="c7">&nbsp;</span><span class="c24">u32</span><span class="c11">)</span><span class="c7">&nbsp;</span><span class="c30 c47">&lt;&lt;</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c25">8</span><span class="c7">&nbsp;</span><span class="c11">*</span><span class="c7">&nbsp;</span><span class="c24">shift_counter</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">shift_counter</span><span class="c7">&nbsp;</span><span class="c11">+=</span><span class="c7">&nbsp;</span><span class="c25">1</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">temp_i</span><span class="c7">&nbsp;</span><span class="c11">/=</span><span class="c7">&nbsp;</span><span class="c25">10</span><span class="c0">;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">write!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c11">,&quot;{</span><span class="c18">:x</span><span class="c11">}</span><span class="c18">&nbsp;</span><span class="c11">&quot;,</span><span class="c7">&nbsp;</span><span class="c24">buffer_value</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">if</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c24">i</span><span class="c11">+</span><span class="c25">1</span><span class="c11">)</span><span class="c7">&nbsp;</span><span class="c11">%</span><span class="c7">&nbsp;</span><span class="c25">8</span><span class="c7">&nbsp;</span><span class="c30 c47">==</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">writeln!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c0">&quot;&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c0">}</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h2 class="c34 c16" id="h.49x2ik5"><span class="c53 c30">3.4. ARITHMETIC AND LOGICAL UNIT (ALU)</span></h2><p class="c8 c16"><span class="c1">The arithmetic and logic unit in our computer performs arithmetic and logical operations. The design procedure starts with building a full adder which has 2 AND gates, 2 XOR gates and 1 OR gate.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 439.94px; height: 277.10px;"><img alt="" src="images/image19.png" style="width: 439.94px; height: 277.10px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.2p2csry"><span class="c30 c33">Figure 13: Full adder</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Full adder works only for one bit. Since our computer is 8 bits we have to extend the full adder and add two 8-bit input pins and one 8-bit output pins. </span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 469.33px;"><img alt="" src="images/image20.png" style="width: 624.00px; height: 469.33px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.147n2zr"><span class="c33 c30">Figure 14: 8 Bit Adder</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Instruction set supports not only adding but subtracting, ANDing, XORing and ORing also. To support subtraction, we can complement one of the registers and add one to the result. Addition and subtraction can have the same line which can be enabled if the ADD input line or SUB input line is high. For other operations each of them can have their own line and can be activated in a similar way. </span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 413.33px;"><img alt="" src="images/image21.png" style="width: 624.00px; height: 413.33px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.3o7alnk"><span class="c33 c30">Figure 15: Adder, Subtractor, XORer, ANDer and ORer.</span></p><p class="c2"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c1"></span></p><h2 class="c34 c16" id="h.23ckvvd"><span class="c53 c30">3.5. CONTROL UNIT</span></h2><p class="c8 c16"><span class="c1">Control unit is implemented by using the Logisim combinational analysis tool. First input signals given by IR(Instruction Register) for opcode OPC0, OPC1, OPC2 and OPC3 with the input signal given by sequence counter are added. Then for timing and control Sequence counter pins SC0, SC1, and SC2 are added. The output pins C0..C27 with description is present on the table below</span></p><p class="c2"><span class="c1"></span></p><a id="t.91a7f8e76f089d7cd7ef46d6923e3884557f64cf"></a><a id="t.3"></a><table class="c82"><thead><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C0</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">PC OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C1</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">PC COUNT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C2 </span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">RAM WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C3</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">RAM OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C4</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">MBR WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C5</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">MBR INTERNAL BUS ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C6</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">MBR OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C7</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">IR WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C8</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">IR OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C9</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">MAR WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C10</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">MAR OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C11</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">ALU OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C12</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">REGISTER A WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C13</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">REGISTER B WRITE ENABLE</span></p></td><tbody></tbody></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C14</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">OUTPUT REGISTER OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C15</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">OUTPUT REGISTER WRITE ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C16</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">ALU SUBTRACT MODE </span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C17</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">ALU XOR MODE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C18</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">ALU AND MODE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C19</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">ALU OR MODE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C20</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">REGISTER A OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C21</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">REGISTER B OUTPUT ENABLE</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C22</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">&nbsp;RESET FOR OUTPUT REGISTER (OR)</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C23</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">COMPLEMENT FOR OUTPUT REGISTER(OR)</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C24</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">SHIFT RIGHT ENABLE FOR OUTPUT REGISTER </span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C25</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">SHIFT LEFT ENABLE FOR OUTPUT REGISTER</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C26</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8"><span class="c1">INC FOR OUTPUT REGISTER</span></p></td></tr><tr class="c27"><td class="c22" colspan="1" rowspan="1"><p class="c8"><span class="c1">C27</span></p></td><td class="c59" colspan="1" rowspan="1"><p class="c8 c56"><span class="c1">IMMEDIATE LOAD ENABLE(ILE) PIN ENABLE</span></p></td></tr></thead></table><p class="c40 c16" id="h.ihv636"><span class="c33 c30">Table 4: Control Unit</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><h2 class="c34 c16" id="h.32hioqz"><span class="c53 c30">3.6. BUS SYSTEM AND OVERALL ARCHITECTURE</span></h2><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 612.50px; height: 472.00px;"><img alt="" src="images/image22.png" style="width: 612.50px; height: 472.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1hmsyys"><span class="c33 c30">Figure 16: Computer Architecture</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h2 class="c34 c16" id="h.41mghml"><span class="c53 c30">3.7. INSTRUCTION SET DESIGN</span></h2><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">INITIAL OPERATION</span></p><p class="c8 c16"><span class="c1">A computer can understand and execute a few numbers of instructions that are hardwired in its design, these instructions form the instruction set of the computer.</span></p><p class="c8 c16"><span class="c1">The selection of binary code for the instruction and the instruction itself is the main task of the computer designer.</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">A machine instruction is executed in the following cycle</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c30">Fetch Cycle</span><span class="c1">: Here, the instruction is fetched from the memory.</span></p><p class="c8 c16"><span class="c30">Decode Cycle</span><span class="c1">: After fetching the instructions, they are decoded in this cycle.</span></p><p class="c8 c16"><span class="c1">This mainly happens in the T2 cycle. Here, the decision is taken such that the</span></p><p class="c8 c16"><span class="c1">instructions are sent accordingly to the respective addressing modes.</span></p><p class="c8 c16"><span class="c30">Execution Cycle</span><span class="c1">: Once, the decision of sending to the addressing modes are</span></p><p class="c8 c16"><span class="c1">taken, the instructions are finally executed in this phase.</span></p><p class="c2"><span class="c1"></span></p><a id="t.5eb4b0ff3d6767dc728907324ad745ca9f290fb7"></a><a id="t.4"></a><table class="c49"><tr class="c52"><td class="c78" colspan="3" rowspan="1"><p class="c4"><span class="c1">Fetch Decode and Execute Cycle</span></p></td></tr><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c64"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T0 = 000</span></p><p class="c4 c32"><span class="c1"></span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of PC</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C0.C9 : MAR &lt;- PC</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MAR</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="4"><p class="c4"><span class="c1">T1 = 001</span></p><p class="c4 c32"><span class="c1"></span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of MAR</span></p></td><td class="c28" colspan="1" rowspan="4"><p class="c4"><span class="c1">C1.C3.C4.C10 : MBR &lt;- [MAR], PC &lt;- PC + 1</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of RAM</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">&nbsp; Activate WE of MBR</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate CE of PC</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T2 = 010</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate Internal OE of MBR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C5.C7 : IR &lt;- MBR</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of IR</span></p></td></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">ADD OPERATION</span></p><p class="c2"><span class="c1"></span></p><a id="t.bdf9f6d18d73fc5d6a73509c359e038d05a429b6"></a><a id="t.5"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3 = 011</span></p></td><td class="c10" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate OE of ALU</span></p><p class="c4"><span class="c1">Activate WE of Output Register</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C15.C11: ALU &lt;- A + B,</span></p><p class="c4"><span class="c1">OR &lt;- ALU</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c30">SUBTRACT OPERATION</span></p><p class="c2"><span class="c1"></span></p><a id="t.52a5136fc1269ef7f461a39475c49d4eaf7b49b6"></a><a id="t.6"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3 = 011</span></p></td><td class="c10" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate OE of ALU</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C15.C11.C16: ALU &lt;- A - B,</span></p><p class="c4"><span class="c1">OR &lt;- ALU</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16"><span class="c42 c30">XOR OPERATION</span></p><p class="c2"><span class="c1"></span></p><a id="t.7853d0e9702a53c0fb2598c1a1573c1c28cab3e7"></a><a id="t.7"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate OE of ALU</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C15.C11.C17: ALU &lt;- A XOR B,</span></p><p class="c4"><span class="c1">OR &lt;- ALU</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"></tr></table><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">AND OPERATION</span></p><p class="c2"><span class="c1"></span></p><a id="t.4009c3a319ff4d38ce93a77eef667d267fa247ab"></a><a id="t.8"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate OE of ALU</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C15.C11.C18: ALU &lt;- A AND B,</span></p><p class="c4"><span class="c1">OR &lt;- ALU</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">SWAP REGISTER VALUES</span></p><p class="c2"><span class="c1"></span></p><a id="t.45929a9b49ff8fc57efe29dd421b1fc528067f44"></a><a id="t.9"></a><table class="c49"><tr class="c84"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of Register A</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4 c32"><span class="c1"></span></p><p class="c4"><span class="c1">C20.C15: OR &lt;- A</span></p></td></tr><tr class="c27"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WR of OR</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T4</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WR of Register A</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C12.C21 : A &lt;- B</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of Register B</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T5</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WR of Register B</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">&nbsp;C13.C14 : B &lt;- OR</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of OR </span></p></td></tr></table><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">LOAD A</span></p><a id="t.15fa5b13ac5eb31faab6566eb6d8ee9181f7680e"></a><a id="t.10"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of IR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C8.C9 : MAR &lt;- IR(4-7)</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MAR</span></p></td></tr><tr class="c72"><td class="c9" colspan="1" rowspan="3"><p class="c4"><span class="c1">T4</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of MAR</span></p></td><td class="c28" colspan="1" rowspan="3"><p class="c4"><span class="c1">C3.C4.C10: MBR &lt;- [MAR]</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of RAM</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MBR</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T5</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate internal OE of MBR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C5.C12: A &lt;- MBR</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of Reg. A</span></p></td></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">LOAD TO B</span></p><a id="t.0b9b5b76ee24330237da922d8e3ed2dd81ed43cf"></a><a id="t.11"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of IR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C8.C9 : MAR &lt;- IR(4-7)</span></p><p class="c4 c32"><span class="c1"></span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MAR</span></p></td></tr><tr class="c72"><td class="c9" colspan="1" rowspan="3"><p class="c4"><span class="c1">T4</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of MAR</span></p></td><td class="c28" colspan="1" rowspan="3"><p class="c4"><span class="c1">C3.C4.C10: MBR &lt;- [MAR]</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of RAM</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MBR</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T5</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate internal OE of MBR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C5.C13: B &lt;- MBR</span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of Reg. A</span></p></td></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c4 c32"><span class="c1"></span></p><p class="c4 c32"><span class="c1"></span></p><p class="c8 c16"><span class="c42 c30">STORE </span></p><a id="t.8120f46b9707f93b9c2f66d0486e97b77aff25e7"></a><a id="t.12"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of IR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C8.C9: MAR &lt;- IR(4-7)</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c52"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MAR</span></p></td></tr><tr class="c65"><td class="c9" colspan="1" rowspan="2"><p class="c4"><span class="c1">T4</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of MBR</span></p></td><td class="c28" colspan="1" rowspan="2"><p class="c4"><span class="c1">C4.C14: MBR &lt;- OR, RAM &lt;- OR</span></p></td></tr><tr class="c65"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of Output Register</span></p></td></tr><tr class="c65"><td class="c9" colspan="1" rowspan="3"><p class="c4"><span class="c1">T5</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of MAR</span></p></td><td class="c28" colspan="1" rowspan="3"><p class="c4"><span class="c1">C10.C2.C6: [MAR] &lt;- MBR</span></p></td></tr><tr class="c65"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate WE of RAM</span></p></td></tr><tr class="c65"><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate OE of MBR</span></p></td></tr></table><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">CLR</span></p><p class="c2"><span class="c42 c30"></span></p><a id="t.07745ac3ebb686010c4c3259891aec63ec8f1bfe"></a><a id="t.13"></a><table class="c49"><tr class="c27"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation to perform</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c52"><td class="c9" colspan="1" rowspan="1"><p class="c4"><span class="c1">T3 = 011</span></p><p class="c4 c32"><span class="c1"></span></p><p class="c4"><span class="c1">Sc0 =1 </span></p><p class="c4"><span class="c1">Sc1 =1</span></p><p class="c4"><span class="c1">sc2=0</span></p><p class="c4"><span class="c1">Opc0 =1</span></p><p class="c4"><span class="c1">Opc1 = 1</span></p><p class="c4"><span class="c1">Opc2 = 0</span></p><p class="c4"><span class="c1">Opc3 = 1</span></p><p class="c4 c32"><span class="c1"></span></p></td><td class="c10" colspan="1" rowspan="1"><p class="c4"><span class="c1">Activate Reset of </span></p><p class="c4"><span class="c1">Output Register</span></p><p class="c8"><span class="c1">&nbsp;</span></p></td><td class="c28" colspan="1" rowspan="1"><p class="c4"><span class="c1">C22 : OR &lt;- 0</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr></table><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">INC</span></p><p class="c2"><span class="c42 c30"></span></p><a id="t.c2c38defc1e3d1cfabae828abab83f14e1315fba"></a><a id="t.14"></a><table class="c49"><tr class="c27"><td class="c46" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c75"><td class="c46" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate INC of OR</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">C26 : OR &lt;- OR + 1</span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c68"></tr></table><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">SHL </span></p><p class="c2"><span class="c42 c30"></span></p><a id="t.2676b91e32db27d4480a3bda2036dfb44bcd9b6d"></a><a id="t.15"></a><table class="c49"><tr class="c27"><td class="c46" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c68"><td class="c46" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate SHL of OR</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">C25 : OR(0) &lt;- OR(1), OR(1) &lt;- OR(2), OR(2) &lt;- OR(3), OR(3) &lt;- OR(4), OR(4) &lt;- OR(5), OR(5) &lt;- OR(6), OR(6) &lt;- OR(7), OR(7) &lt;- OR(8), OR(8) &lt;- 0 </span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c68"></tr></table><p class="c2"><span class="c42 c30"></span></p><p class="c8 c16"><span class="c42 c30">SHR</span></p><p class="c2"><span class="c42 c30"></span></p><a id="t.6e1a994ca5acb0ec435a3da50dbc00580cc941db"></a><a id="t.16"></a><table class="c49"><tr class="c27"><td class="c46" colspan="1" rowspan="1"><p class="c4"><span class="c1">Step Counter</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">Operation</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c4"><span class="c1">RTL</span></p></td></tr><tr class="c68"><td class="c46" colspan="1" rowspan="2"><p class="c4"><span class="c1">T3</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">Activate SHR of OR</span></p></td><td class="c23" colspan="1" rowspan="2"><p class="c4"><span class="c1">C24 : OR(8) &lt;- OR(7), OR(7) &lt;- OR(6), OR(6) &lt;- OR(5), OR(5) &lt;- OR(4), OR(4) &lt;- OR(3), OR(3) &lt;- OR(2), OR(2) &lt;- OR(1), OR(1) &lt;- OR(0), OR(0) &lt;- 0 </span></p><p class="c4 c32"><span class="c1"></span></p></td></tr><tr class="c68"></tr></table><p class="c2"><span class="c42 c30"></span></p><p class="c2"><span class="c30 c42"></span></p><h2 class="c34 c16 c83"><span class="c53 c30"></span></h2><p class="c2"><span class="c42 c30"></span></p><h2 class="c34 c16" id="h.2grqrue"><span class="c53 c30">3.8. TIMING AND CONTROL</span></h2><p class="c8 c16"><span class="c1">The timing for all registers in the computer is controlled by a master clock generator. The clock pulses are applied to all flip flops and registers in the system, including the flip flops and registers in the control unit. The clock pulses do not change the state of the register unless the register is enabled by a control signal. The control signals are generated in the control unit and provide control inputs for the multiplexers in the common bus, control inputs in the processor register and micro-operations hardwired organization for the accumulator</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 518.50px; height: 456.18px;"><img alt="" src="images/image23.png" style="width: 518.50px; height: 456.18px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 514.50px; height: 369.00px;"><img alt="" src="images/image24.png" style="width: 514.50px; height: 369.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c66 c16" id="h.vx1227"><span class="c33 c30">Table 5: Control Unit for the Output pin C1-C11</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 505.50px; height: 424.00px;"><img alt="" src="images/image25.png" style="width: 569.44px; height: 463.94px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 502.50px; height: 326.00px;"><img alt="" src="images/image1.png" style="width: 508.51px; height: 326.00px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c16 c66" id="h.3fwokq0"><span class="c33 c30">Table 6: Control Unit Table for Output pins C12 &ndash; C21</span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 158.07px; height: 757.52px;"><img alt="" src="images/image2.png" style="width: 158.07px; height: 757.52px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 256.44px; height: 569.31px;"><img alt="" src="images/image3.png" style="width: 256.44px; height: 569.31px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.1v1yuxt"><span class="c33 c30">Figure 17: &nbsp;Control Unit generated by Combinational analysis after entering above table value on Logisim</span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 481.50px; height: 435.22px;"><img alt="" src="images/image4.png" style="width: 481.50px; height: 435.22px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c40 c16" id="h.4f1mdlm"><span class="c33 c30">Figure 18: Design of Sequence Counter and Control Unit</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16 c56"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 322.67px;"><img alt="" src="images/image5.png" style="width: 624.00px; height: 322.67px; margin-left: -0.00px; margin-top: -0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c16 c40" id="h.2u6wntf"><span class="c33 c30">Figure 19: Whole CPU view in Logisim</span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c19 c16 c32"><span class="c53 c30"></span></p><h2 class="c34 c16" id="h.19c6y18"><span class="c53 c30">3.9. ASSEMBLER </span></h2><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">An assembler is a program that takes basic computer instructions and converts them into a pattern of bits that the computer&#39;s processor can use to perform its basic operations</span></p><p class="c8 c16"><span class="c1">Its working principle is relatively simple. When running assembler it expects filename as an argument. The file provided is opened and read till the end. The escape character newline &ldquo;\n&rdquo; is used to split and store an array of lines. Those lines are again split with respect to &lt;SPACE&gt; and mapped into its uppercase form. </span></p><p class="c8 c16"><span class="c1">Arrays of strings are now ready for pattern matching. </span></p><p class="c8 c16"><span class="c1">Each index has a vector(fancy name for array that is dynamically sized). </span></p><p class="c8 c16"><span class="c1">Our instruction has 3 main formats</span></p><p class="c2"><span class="c1"></span></p><ul class="c70 lst-kix_list_1-0 start"><li class="c8 c13 li-bullet-0"><span class="c1">[OPCODE, REGISTER , ADDRESS]</span></li><li class="c8 c13 li-bullet-0"><span class="c1">[OPCODE, ADDRESS]</span></li><li class="c8 c13 li-bullet-0"><span class="c1">[OPCODE]</span></li></ul><p class="c8 c16"><span class="c1">These instructions are separated through rust pattern matching features and then converted into equivalent hex For example the code</span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">LOAD A 1100 =&gt; 0000 1100 =&gt; 1c</span></p><p class="c8 c16"><span class="c1">LOAD B 1101 =&gt; 0001 1101 =&gt; 1d</span></p><p class="c8 c16"><span class="c1">ADD &nbsp;=&gt; 0010 0000 =&gt; 20</span></p><p class="c8 c16"><span class="c1">STORE 1100 =&gt; 0011 1100 =&gt;3c </span></p><p class="c2"><span class="c1"></span></p><p class="c8 c16"><span class="c1">Assembler written in Rust:</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">fs</span><span class="c11">::</span><span class="c24">File</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">io</span><span class="c11">::</span><span class="c24">Write</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">fs</span><span class="c11">::</span><span class="c24">OpenOptions</span><span class="c0">;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">io</span><span class="c11">::</span><span class="c30 c48">prelude</span><span class="c0">::*;</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">io</span><span class="c11">::{</span><span class="c24">Read</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c24">Seek</span><span class="c0">};</span></p><p class="c8 c12"><span class="c11">use</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">path</span><span class="c11">::</span><span class="c24">Path</span><span class="c0">;</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c11">fn</span><span class="c7">&nbsp;</span><span class="c6">main</span><span class="c11">()</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">arg</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c30 c48">std</span><span class="c11">::</span><span class="c30 c48">env</span><span class="c11">::</span><span class="c6">args</span><span class="c11">().</span><span class="c6">nth</span><span class="c11">(</span><span class="c25">1</span><span class="c11">).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">Enter file</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">path</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">Path</span><span class="c11">::</span><span class="c6">new</span><span class="c11">(&amp;</span><span class="c24">arg</span><span class="c0">);</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">file</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">OpenOptions</span><span class="c11">::</span><span class="c6">new</span><span class="c11">().</span><span class="c6">read</span><span class="c11">(</span><span class="c25">true</span><span class="c11">).</span><span class="c6">open</span><span class="c11">(</span><span class="c24">path</span><span class="c11">).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">couldn&#39;t open file</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">buf</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">String</span><span class="c11">::</span><span class="c6">new</span><span class="c0">();</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c24">file</span><span class="c11">.</span><span class="c6">read_to_string</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">buf</span><span class="c11">).</span><span class="c6">unwrap</span><span class="c0">();</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">tokenized_by_line</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">buf</span><span class="c11">.</span><span class="c6">split</span><span class="c11">(&quot;</span><span class="c24">\</span><span class="c11">n&quot;).</span><span class="c6">collect</span><span class="c11">::&lt;</span><span class="c24">Vec</span><span class="c11">&lt;&amp;</span><span class="c24">str</span><span class="c0">&gt;&gt;();</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c6">println!</span><span class="c11">(&quot;{</span><span class="c18">:?</span><span class="c11">}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">tokenized_by_line</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">tokenized_form</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">tokenized_by_line</span><span class="c11">.</span><span class="c6">iter</span><span class="c11">().</span><span class="c6">map</span><span class="c11">(</span><span class="c30 c47">|</span><span class="c11">&amp;</span><span class="c24">val</span><span class="c30 c47">|</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">val</span><span class="c11">.</span><span class="c6">split</span><span class="c11">(&quot;</span><span class="c18">&nbsp;</span><span class="c11">&quot;).</span><span class="c6">map</span><span class="c11">(</span><span class="c30 c47">|</span><span class="c24">x</span><span class="c30 c47">|</span><span class="c7">&nbsp;</span><span class="c24">String</span><span class="c11">::</span><span class="c6">from</span><span class="c11">(</span><span class="c24">x</span><span class="c11">.</span><span class="c6">to_uppercase</span><span class="c11">())).</span><span class="c6">filter</span><span class="c11">(</span><span class="c30 c47">|</span><span class="c24">x</span><span class="c30 c47">|</span><span class="c7">&nbsp;</span><span class="c24">x</span><span class="c7">&nbsp;</span><span class="c30 c47">!=</span><span class="c7">&nbsp;</span><span class="c11">&quot;&quot;).</span><span class="c6">collect</span><span class="c11">::&lt;</span><span class="c24">Vec</span><span class="c11">&lt;</span><span class="c24">String</span><span class="c0">&gt;&gt;()</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c11">}).</span><span class="c6">collect</span><span class="c11">::&lt;</span><span class="c24">Vec</span><span class="c11">&lt;</span><span class="c24">Vec</span><span class="c11">&lt;</span><span class="c24">String</span><span class="c0">&gt;&gt;&gt;();</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">hex_codes</span><span class="c11">:</span><span class="c7">&nbsp;</span><span class="c24">Vec</span><span class="c11">&lt;</span><span class="c24">u8</span><span class="c11">&gt;</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">Vec</span><span class="c11">::</span><span class="c6">new</span><span class="c0">();</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">for</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c24">i</span><span class="c11">,</span><span class="c24">tokens</span><span class="c11">)</span><span class="c7">&nbsp;</span><span class="c11">in</span><span class="c7">&nbsp;</span><span class="c24">tokenized_form</span><span class="c11">.</span><span class="c6">iter</span><span class="c11">().</span><span class="c6">enumerate</span><span class="c11">()</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c24">tokens</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">[</span><span class="c20">OP</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c20">REG</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c20">ADDR</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c20">OP</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">LOAD</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">digit</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">u8</span><span class="c11">::</span><span class="c6">from_str_radix</span><span class="c11">(&amp;</span><span class="c20">ADDR</span><span class="c11">[..],</span><span class="c25">2</span><span class="c11">).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">LOAD needs a address and the address you provided is not valid</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c20">REG</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">A</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c24">digit</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">},</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">B</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0001</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c24">digit</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">_</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unknown register. Available Register are A and B on Line </span><span class="c11">{}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">LDI</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">digit</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">u8</span><span class="c11">::</span><span class="c6">from_str_radix</span><span class="c11">(&amp;</span><span class="c20">ADDR</span><span class="c11">[..],</span><span class="c25">2</span><span class="c11">).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">LDI needs a address and the address you provided is not valid</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c20">REG</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">A</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1001</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c24">digit</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">},</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">B</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1010</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c24">digit</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">_</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unknown register. Available Register are A and B on Line </span><span class="c11">{}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">_</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c11">{</span><span class="c7">&nbsp;</span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unknown OPCODE on line </span><span class="c11">{}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">);}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">[</span><span class="c20">OP</span><span class="c11">,</span><span class="c20">REG</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c20">OP</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">STORE</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c24">digit</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">u8</span><span class="c11">::</span><span class="c6">from_str_radix</span><span class="c11">(&amp;</span><span class="c20">REG</span><span class="c11">[..],</span><span class="c25">2</span><span class="c11">).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">STORE needs a address and the address you provided is not valid</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0011</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c24">digit</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">_</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unknown OPCODE on line </span><span class="c11">{}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">[</span><span class="c20">OP</span><span class="c11">]</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">match</span><span class="c7">&nbsp;</span><span class="c11">&amp;</span><span class="c20">OP</span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">ADD</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0010</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">SUB</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0100</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">XOR</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0101</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">AND</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0110</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">OR</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0111</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">SWAP</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">CLEAR</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">INC</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">COMPLEMENT</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">SHL</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">&quot;</span><span class="c18">SHR</span><span class="c11">&quot;</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b1000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">_</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unknown OPCODE on line </span><span class="c11">{}&quot;,</span><span class="c24">i</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">push</span><span class="c11">(</span><span class="c25">0b0000</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">[]</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c11">{</span><span class="c7">&nbsp;</span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c11">[..]</span><span class="c7">&nbsp;</span><span class="c11">=&gt;</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">panic!</span><span class="c11">(&quot;</span><span class="c18">unexpected Instruction on line </span><span class="c11">{}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">i</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c6">println!</span><span class="c11">(&quot;{</span><span class="c18">:?</span><span class="c11">}&quot;,</span><span class="c24">tokenized_form</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c6">println!</span><span class="c11">(&quot;{</span><span class="c18">:?</span><span class="c11">}&quot;,</span><span class="c24">hex_codes</span><span class="c0">);</span></p><p class="c8 c12"><span class="c51 c7">&nbsp;</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">let</span><span class="c7">&nbsp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">new_file</span><span class="c7">&nbsp;</span><span class="c11">=</span><span class="c7">&nbsp;</span><span class="c24">OpenOptions</span><span class="c11">::</span><span class="c6">new</span><span class="c11">().</span><span class="c6">create</span><span class="c11">(</span><span class="c25">true</span><span class="c11">).</span><span class="c6">write</span><span class="c11">(</span><span class="c25">true</span><span class="c11">).</span><span class="c6">open</span><span class="c11">(</span><span class="c24">path</span><span class="c11">.</span><span class="c6">with_file_name</span><span class="c11">(</span><span class="c24">path</span><span class="c11">.</span><span class="c6">file_stem</span><span class="c11">().</span><span class="c6">unwrap</span><span class="c11">())).</span><span class="c6">expect</span><span class="c11">(&quot;</span><span class="c18">no file</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c6">writeln!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">new_file</span><span class="c11">,</span><span class="c7">&nbsp;</span><span class="c11">&quot;</span><span class="c18">v2.0 raw</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c17">for</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c24">i</span><span class="c11">,</span><span class="c24">hex</span><span class="c11">)</span><span class="c7">&nbsp;</span><span class="c11">in</span><span class="c7">&nbsp;</span><span class="c24">hex_codes</span><span class="c11">.</span><span class="c6">iter</span><span class="c11">().</span><span class="c6">enumerate</span><span class="c11">()</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">write!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">new_file</span><span class="c11">,&quot;{</span><span class="c18">:x</span><span class="c11">}&quot;,</span><span class="c7">&nbsp;</span><span class="c24">hex</span><span class="c0">);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c17">if</span><span class="c7">&nbsp;</span><span class="c11">(</span><span class="c24">i</span><span class="c11">+</span><span class="c25">1</span><span class="c11">)</span><span class="c7">&nbsp;</span><span class="c11">%</span><span class="c7">&nbsp;</span><span class="c25">2</span><span class="c7">&nbsp;</span><span class="c30 c47">==</span><span class="c7">&nbsp;</span><span class="c25">0</span><span class="c7">&nbsp;</span><span class="c0">{</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6">write!</span><span class="c11">(&amp;</span><span class="c21">mut</span><span class="c7">&nbsp;</span><span class="c24">new_file</span><span class="c11">,&quot;</span><span class="c18">&nbsp;</span><span class="c0">&quot;);</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c7">&nbsp; &nbsp; </span><span class="c0">}</span></p><p class="c8 c12"><span class="c0">}</span></p><p class="c2 c35"><span class="c0"></span></p><p class="c2"><span class="c1"></span></p><p class="c2"><span class="c1"></span></p><p class="c19 c16 c32"><span class="c14"></span></p><h1 class="c39 c16" id="h.3tbugp1"><span class="c14">Chapter 4: CONCLUSION</span></h1><p class="c8 c16"><span class="c1">Designing an 8 bit CPU was a choice we took so that the architecture becomes easier to understand. Although a bit different than how it&#39;s shown on slides, the computer has been implemented and for that understanding of computer organization and architecture was necessary. </span></p><p class="c8 c16"><span class="c1">Since the whole computer was built in Logisim. Logisim needs to be installed on the device and the computer&rsquo;s CIRC file needs to be loaded. In any text editor program can be written, and then assembler can assemble it into a format that can be loaded in Logisim. On Logisim click on RAM and then open the assembled file. Once the master clock is activated the program will run. </span></p><p class="c2"><span class="c1"></span></p><div><p class="c16 c32 c69"><span class="c1"></span></p></div></body></html>