Analysis & Synthesis report for MemoryControllerInterface
Sun Dec 14 13:01:44 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis IP Cores Summary
  5. State Machine - |de2_115_shell|mycpu:mpcpu_inst|previousState
  6. State Machine - |de2_115_shell|mycpu:mpcpu_inst|currentState
  7. State Machine - |de2_115_shell|memory_controller:mem|currentState
  8. State Machine - |de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|state
  9. State Machine - |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|state
 10. State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state
 11. State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState
 12. State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentShiftState
 13. State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState
 14. State Machine - |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|current_state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Top-level Entity: |de2_115_shell
 20. Source assignments for memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1
 21. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component
 22. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated
 23. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_o57:rdptr_g1p
 24. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_kjc:wrptr_g1p
 25. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|altsyncram_kg31:fifo_ram
 26. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
 27. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10
 28. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
 29. Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13
 30. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component
 31. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated
 32. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|a_graycounter_o57:rdptr_g1p
 33. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|a_graycounter_kjc:wrptr_g1p
 34. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|altsyncram_b911:fifo_ram
 35. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 36. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe6
 37. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 38. Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe9
 39. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv
 40. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component
 41. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated
 42. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p
 43. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p
 44. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_kg31:fifo_ram
 45. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
 46. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe5
 47. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
 48. Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8
 49. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component
 50. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated
 51. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p
 52. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p
 53. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_kg31:fifo_ram
 54. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
 55. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe5
 56. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
 57. Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8
 58. Source assignments for sevenSegTesting:sevenSegTesting0_inst
 59. Source assignments for sevenSegTesting:sevenSegTesting1
 60. Source assignments for sevenSegTesting:sevenSegTesting2
 61. Source assignments for sevenSegTesting:sevenSegTesting3
 62. Source assignments for sevenSegTesting:sevenSegTesting4
 63. Source assignments for sevenSegTesting:sevenSegTesting5
 64. Source assignments for sevenSegTesting:sevenSegTesting6
 65. Source assignments for sevenSegTesting:sevenSegTesting7
 66. Parameter Settings for User Entity Instance: memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component
 67. Parameter Settings for User Entity Instance: memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component
 69. Parameter Settings for User Entity Instance: memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component
 70. Parameter Settings for User Entity Instance: memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|shift_register:shift_reg
 71. Parameter Settings for User Entity Instance: memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component
 72. Parameter Settings for User Entity Instance: memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component
 73. altpll Parameter Settings by Entity Instance
 74. altsyncram Parameter Settings by Entity Instance
 75. dcfifo Parameter Settings by Entity Instance
 76. Port Connectivity Checks: "mycpu:mpcpu_inst|aluSim:aluSim_test"
 77. Port Connectivity Checks: "mycpu:mpcpu_inst"
 78. Port Connectivity Checks: "memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb"
 79. Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb"
 80. Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|shift_register:shift_reg"
 81. Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv"
 82. Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl"
 83. Port Connectivity Checks: "memory_controller:mem|char_out_fifo:fifo_serial_out"
 84. Port Connectivity Checks: "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll"
 85. Port Connectivity Checks: "memory_controller:mem"
 86. In-System Memory Content Editor Settings
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 14 13:01:44 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MemoryControllerInterface                       ;
; Top-level Entity Name              ; de2_115_shell                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                                     ; Setting            ; Default Value             ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                           ;
; Top-level entity name                                                      ; de2_115_shell      ; MemoryControllerInterface ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX             ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                           ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993                 ;
; Use smart compilation                                                      ; Off                ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                        ;
; Enable compact report table                                                ; Off                ; Off                       ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                       ;
; Preserve fewer node names                                                  ; On                 ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                       ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001              ;
; State Machine Processing                                                   ; Auto               ; Auto                      ;
; Safe State Machine                                                         ; Off                ; Off                       ;
; Extract Verilog State Machines                                             ; On                 ; On                        ;
; Extract VHDL State Machines                                                ; On                 ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                        ;
; Parallel Synthesis                                                         ; On                 ; On                        ;
; DSP Block Balancing                                                        ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                 ; On                        ;
; Power-Up Don't Care                                                        ; On                 ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                       ;
; Remove Duplicate Registers                                                 ; On                 ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                       ;
; Optimization Technique                                                     ; Balanced           ; Balanced                  ;
; Carry Chain Length                                                         ; 70                 ; 70                        ;
; Auto Carry Chains                                                          ; On                 ; On                        ;
; Auto Open-Drain Pins                                                       ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                       ;
; Auto ROM Replacement                                                       ; On                 ; On                        ;
; Auto RAM Replacement                                                       ; On                 ; On                        ;
; Auto DSP Block Replacement                                                 ; On                 ; On                        ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                 ; On                        ;
; Strict RAM Replacement                                                     ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                       ;
; Auto RAM Block Balancing                                                   ; On                 ; On                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                       ;
; Auto Resource Sharing                                                      ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                       ;
; Timing-Driven Synthesis                                                    ; On                 ; On                        ;
; Report Parameter Settings                                                  ; On                 ; On                        ;
; Report Source Assignments                                                  ; On                 ; On                        ;
; Report Connectivity Checks                                                 ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                         ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation        ;
; HDL message level                                                          ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                       ;
; Clock MUX Protection                                                       ; On                 ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                       ;
; Block Design Naming                                                        ; Auto               ; Auto                      ;
; SDC constraint protection                                                  ; Off                ; Off                       ;
; Synthesis Effort                                                           ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                        ;
; Synthesis Seed                                                             ; 1                  ; 1                         ;
+----------------------------------------------------------------------------+--------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                          ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl1               ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd    ;
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl2               ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd    ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd       ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|lcd_fifo:fifo_lcd                                   ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd      ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|char_out_fifo:fifo_serial_out                       ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb    ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd     ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram                           ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd           ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb           ; C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|mycpu:mpcpu_inst|previousState                                                                                                                                         ;
+--------------------------------+-------------------------+--------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+
; Name                           ; previousState.mem_state ; previousState.write_back_state ; previousState.execute_state ; previousState.decode_state ; previousState.fetch_state ; previousState.init ;
+--------------------------------+-------------------------+--------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+
; previousState.init             ; 0                       ; 0                              ; 0                           ; 0                          ; 0                         ; 0                  ;
; previousState.fetch_state      ; 0                       ; 0                              ; 0                           ; 0                          ; 1                         ; 1                  ;
; previousState.decode_state     ; 0                       ; 0                              ; 0                           ; 1                          ; 0                         ; 1                  ;
; previousState.execute_state    ; 0                       ; 0                              ; 1                           ; 0                          ; 0                         ; 1                  ;
; previousState.write_back_state ; 0                       ; 1                              ; 0                           ; 0                          ; 0                         ; 1                  ;
; previousState.mem_state        ; 1                       ; 0                              ; 0                           ; 0                          ; 0                         ; 1                  ;
+--------------------------------+-------------------------+--------------------------------+-----------------------------+----------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|mycpu:mpcpu_inst|currentState                                                                                                                                   ;
+-------------------------------+------------------------+-------------------------------+----------------------------+---------------------------+--------------------------+-------------------+
; Name                          ; currentState.mem_state ; currentState.write_back_state ; currentState.execute_state ; currentState.decode_state ; currentState.fetch_state ; currentState.init ;
+-------------------------------+------------------------+-------------------------------+----------------------------+---------------------------+--------------------------+-------------------+
; currentState.init             ; 0                      ; 0                             ; 0                          ; 0                         ; 0                        ; 0                 ;
; currentState.fetch_state      ; 0                      ; 0                             ; 0                          ; 0                         ; 1                        ; 1                 ;
; currentState.decode_state     ; 0                      ; 0                             ; 0                          ; 1                         ; 0                        ; 1                 ;
; currentState.execute_state    ; 0                      ; 0                             ; 1                          ; 0                         ; 0                        ; 1                 ;
; currentState.write_back_state ; 0                      ; 1                             ; 0                          ; 0                         ; 0                        ; 1                 ;
; currentState.mem_state        ; 1                      ; 0                             ; 0                          ; 0                         ; 0                        ; 1                 ;
+-------------------------------+------------------------+-------------------------------+----------------------------+---------------------------+--------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------+------------------------------+-----------------------------------+--------------------------------+--------------------------------+-----------------------------+-------------------------------------+-----------------------------+--------------------------------+--------------------------------+----------------------------+---------------------------+----------------------------+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------------+-------------------------------+-------------------+
; Name                                ; currentState.SRAMFinishWrite ; currentState.SRAMContinueWrite_32 ; currentState.SRAMStartWrite_32 ; currentState.SRAMContinueWrite ; currentState.SRAMStartWrite ; currentState.SRAMWaitForWriteSignal ; currentState.SRAMFinishRead ; currentState.SRAMWaitRead_32_2 ; currentState.SRAMWaitRead_32_1 ; currentState.SRAMWaitRead2 ; currentState.SRAMWaitRead ; currentState.SRAMStartRead ; currentState.PutIoControl1 ; currentState.PutIoControl0 ; currentState.PutCharLcd1 ; currentState.PutCharLcd0 ; currentState.PutCharSerial1 ; currentState.PutCharSerial0 ; currentState.GetIoControl ; currentState.GetCharPs2_2 ; currentState.GetCharPs2_1 ; currentState.GetCharPs2_0 ; currentState.GetCharSerial2 ; currentState.GetCharSerial1 ; currentState.GetCharSerial0 ; currentState.ClockRamWrite32 ; currentState.ClockRamWrite ; currentState.WaitForWriteSignal ; currentState.ReadDataReady ; currentState.LatchReadOutputs32 ; currentState.ClockRamRead32 ; currentState.LatchReadOutputs ; currentState.ClockRamRead ; currentState.LatchControlInputs ; currentState.WaitForAddrReady ; currentState.Init ;
+-------------------------------------+------------------------------+-----------------------------------+--------------------------------+--------------------------------+-----------------------------+-------------------------------------+-----------------------------+--------------------------------+--------------------------------+----------------------------+---------------------------+----------------------------+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------------+-------------------------------+-------------------+
; currentState.Init                   ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 0                 ;
; currentState.WaitForAddrReady       ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 1                             ; 1                 ;
; currentState.LatchControlInputs     ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 1                               ; 0                             ; 1                 ;
; currentState.ClockRamRead           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 1                         ; 0                               ; 0                             ; 1                 ;
; currentState.LatchReadOutputs       ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 1                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.ClockRamRead32         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 1                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.LatchReadOutputs32     ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 1                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.ReadDataReady          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 1                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.WaitForWriteSignal     ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 1                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.ClockRamWrite          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 1                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.ClockRamWrite32        ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 1                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharSerial0         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 1                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharSerial1         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharSerial2         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 1                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharPs2_0           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 1                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharPs2_1           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 1                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetCharPs2_2           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 1                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.GetIoControl           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 1                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutCharSerial0         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 1                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutCharSerial1         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 1                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutCharLcd0            ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 1                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutCharLcd1            ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 1                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutIoControl0          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 1                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.PutIoControl1          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 1                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMStartRead          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 1                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMWaitRead           ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 1                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMWaitRead2          ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 1                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMWaitRead_32_1      ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 1                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMWaitRead_32_2      ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 1                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMFinishRead         ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 1                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMWaitForWriteSignal ; 0                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 1                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMStartWrite         ; 0                            ; 0                                 ; 0                              ; 0                              ; 1                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMContinueWrite      ; 0                            ; 0                                 ; 0                              ; 1                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMStartWrite_32      ; 0                            ; 0                                 ; 1                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMContinueWrite_32   ; 0                            ; 1                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
; currentState.SRAMFinishWrite        ; 1                            ; 0                                 ; 0                              ; 0                              ; 0                           ; 0                                   ; 0                           ; 0                              ; 0                              ; 0                          ; 0                         ; 0                          ; 0                          ; 0                          ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                           ; 0                           ; 0                            ; 0                          ; 0                               ; 0                          ; 0                               ; 0                           ; 0                             ; 0                         ; 0                               ; 0                             ; 1                 ;
+-------------------------------------+------------------------------+-----------------------------------+--------------------------------+--------------------------------+-----------------------------+-------------------------------------+-----------------------------+--------------------------------+--------------------------------+----------------------------+---------------------------+----------------------------+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------------+-------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|state                                                                                                                                                                               ;
+----------------------+----------------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------------+------------+--------------+
; Name                 ; state.SignalComplete ; state.TransmitStop ; state.Transmit7 ; state.Transmit6 ; state.Transmit5 ; state.Transmit4 ; state.Transmit3 ; state.Transmit2 ; state.Transmit1 ; state.Transmit0 ; state.TransmitStart ; state.Prep ; state.TxWait ;
+----------------------+----------------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------------+------------+--------------+
; state.TxWait         ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 0            ;
; state.Prep           ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 1          ; 1            ;
; state.TransmitStart  ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                   ; 0          ; 1            ;
; state.Transmit0      ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                   ; 0          ; 1            ;
; state.Transmit1      ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit2      ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit3      ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit4      ; 0                    ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit5      ; 0                    ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit6      ; 0                    ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.Transmit7      ; 0                    ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.TransmitStop   ; 0                    ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
; state.SignalComplete ; 1                    ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0          ; 1            ;
+----------------------+----------------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------------+------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|state                 ;
+-----------------+-----------------+---------------+---------------+----------------+---------------+
; Name            ; state.WriteFifo ; state.RcvStop ; state.RcvData ; state.RcvStart ; state.Waiting ;
+-----------------+-----------------+---------------+---------------+----------------+---------------+
; state.Waiting   ; 0               ; 0             ; 0             ; 0              ; 0             ;
; state.RcvStart  ; 0               ; 0             ; 0             ; 1              ; 1             ;
; state.RcvData   ; 0               ; 0             ; 1             ; 0              ; 1             ;
; state.RcvStop   ; 0               ; 1             ; 0             ; 0              ; 1             ;
; state.WriteFifo ; 1               ; 0             ; 0             ; 0              ; 1             ;
+-----------------+-----------------+---------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state                                                                                                                                                                                  ;
+-----------------------------------+---------------------+----------------------------+-------------------------+-----------------------------------+---------------------------+-----------------------+-------------------------------+----------------------+--------------------+
; Name                              ; current_state.Error ; current_state.KBIgnoreChar ; current_state.KBGotChar ; current_state.KBCompleteBreakCode ; current_state.KBGotF0Wait ; current_state.KBGotF0 ; current_state.WaitKBRecovered ; current_state.WaitKB ; current_state.Init ;
+-----------------------------------+---------------------+----------------------------+-------------------------+-----------------------------------+---------------------------+-----------------------+-------------------------------+----------------------+--------------------+
; current_state.Init                ; 0                   ; 0                          ; 0                       ; 0                                 ; 0                         ; 0                     ; 0                             ; 0                    ; 0                  ;
; current_state.WaitKB              ; 0                   ; 0                          ; 0                       ; 0                                 ; 0                         ; 0                     ; 0                             ; 1                    ; 1                  ;
; current_state.WaitKBRecovered     ; 0                   ; 0                          ; 0                       ; 0                                 ; 0                         ; 0                     ; 1                             ; 0                    ; 1                  ;
; current_state.KBGotF0             ; 0                   ; 0                          ; 0                       ; 0                                 ; 0                         ; 1                     ; 0                             ; 0                    ; 1                  ;
; current_state.KBGotF0Wait         ; 0                   ; 0                          ; 0                       ; 0                                 ; 1                         ; 0                     ; 0                             ; 0                    ; 1                  ;
; current_state.KBCompleteBreakCode ; 0                   ; 0                          ; 0                       ; 1                                 ; 0                         ; 0                     ; 0                             ; 0                    ; 1                  ;
; current_state.KBGotChar           ; 0                   ; 0                          ; 1                       ; 0                                 ; 0                         ; 0                     ; 0                             ; 0                    ; 1                  ;
; current_state.KBIgnoreChar        ; 0                   ; 1                          ; 0                       ; 0                                 ; 0                         ; 0                     ; 0                             ; 0                    ; 1                  ;
; current_state.Error               ; 1                   ; 0                          ; 0                       ; 0                                 ; 0                         ; 0                     ; 0                             ; 0                    ; 1                  ;
+-----------------------------------+---------------------+----------------------------+-------------------------+-----------------------------------+---------------------------+-----------------------+-------------------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState ;
+---------------------------------+------------------------------+-----------------------------+---------------------------------------+
; Name                            ; currentBreakCodeState.PostF0 ; currentBreakCodeState.GotF0 ; currentBreakCodeState.MyDefault       ;
+---------------------------------+------------------------------+-----------------------------+---------------------------------------+
; currentBreakCodeState.MyDefault ; 0                            ; 0                           ; 0                                     ;
; currentBreakCodeState.GotF0     ; 0                            ; 1                           ; 1                                     ;
; currentBreakCodeState.PostF0    ; 1                            ; 0                           ; 1                                     ;
+---------------------------------+------------------------------+-----------------------------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentShiftState ;
+---------------------------+---------------------------+-------------------------+------------------------------------------------+
; Name                      ; currentShiftState.ShiftF0 ; currentShiftState.Shift ; currentShiftState.NoShift                      ;
+---------------------------+---------------------------+-------------------------+------------------------------------------------+
; currentShiftState.NoShift ; 0                         ; 0                       ; 0                                              ;
; currentShiftState.Shift   ; 0                         ; 1                       ; 1                                              ;
; currentShiftState.ShiftF0 ; 1                         ; 0                       ; 1                                              ;
+---------------------------+---------------------------+-------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState                                                                                                                                                                       ;
+----------------------+---------------------+--------------------+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+
; Name                 ; currentState.RCVERR ; currentState.RCVOK ; currentState.RCVSTOP ; currentState.RCVP ; currentState.RCV7 ; currentState.RCV6 ; currentState.RCV5 ; currentState.RCV4 ; currentState.RCV3 ; currentState.RCV2 ; currentState.RCV1 ; currentState.RCV0 ; currentState.WAITING ;
+----------------------+---------------------+--------------------+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+
; currentState.WAITING ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ;
; currentState.RCV0    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                    ;
; currentState.RCV1    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                    ;
; currentState.RCV2    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCV3    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCV4    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCV5    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCV6    ; 0                   ; 0                  ; 0                    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCV7    ; 0                   ; 0                  ; 0                    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCVP    ; 0                   ; 0                  ; 0                    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCVSTOP ; 0                   ; 0                  ; 1                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCVOK   ; 0                   ; 1                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
; currentState.RCVERR  ; 1                   ; 0                  ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ;
+----------------------+---------------------+--------------------+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+-----------------------+--------------------------+---------------------------+------------------------+--------------------------------+------------------------------------+--------------------------------+--------------------------------+---------------------------+------------------------+-------------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-----------------------+-----------------------+---------------------+---------------------+----------------------+
; Name                               ; current_state.AckFifo ; current_state.AckFifoCls ; current_state.GotEnterCls ; current_state.GotEnter ; current_state.GotCharWriteChar ; current_state.GotCharWriteAddrWait ; current_state.GotCharWriteAddr ; current_state.WaitCharComplete ; current_state.GrabbedChar ; current_state.GrabChar ; current_state.WaitChar2 ; current_state.WaitChar ; current_state.Init ; current_state.Error ; current_state.Done ; current_state.WriteAddr ; current_state.Init3 ; current_state.WaitCLS ; current_state.InitCLS ; current_state.Init2 ; current_state.Init1 ; current_state.Reinit ;
+------------------------------------+-----------------------+--------------------------+---------------------------+------------------------+--------------------------------+------------------------------------+--------------------------------+--------------------------------+---------------------------+------------------------+-------------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-----------------------+-----------------------+---------------------+---------------------+----------------------+
; current_state.Reinit               ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 0                    ;
; current_state.Init1                ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 1                   ; 1                    ;
; current_state.Init2                ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 1                   ; 0                   ; 1                    ;
; current_state.InitCLS              ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 1                     ; 0                   ; 0                   ; 1                    ;
; current_state.WaitCLS              ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 1                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.Init3                ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 1                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.WriteAddr            ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 1                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.Done                 ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 1                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.Error                ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 1                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.Init                 ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 1                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.WaitChar             ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 1                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.WaitChar2            ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 1                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GrabChar             ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 1                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GrabbedChar          ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 1                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.WaitCharComplete     ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 1                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GotCharWriteAddr     ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 1                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GotCharWriteAddrWait ; 0                     ; 0                        ; 0                         ; 0                      ; 0                              ; 1                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GotCharWriteChar     ; 0                     ; 0                        ; 0                         ; 0                      ; 1                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GotEnter             ; 0                     ; 0                        ; 0                         ; 1                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.GotEnterCls          ; 0                     ; 0                        ; 1                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.AckFifoCls           ; 0                     ; 1                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
; current_state.AckFifo              ; 1                     ; 0                        ; 0                         ; 0                      ; 0                              ; 0                                  ; 0                              ; 0                              ; 0                         ; 0                      ; 0                       ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                   ; 0                   ; 1                    ;
+------------------------------------+-----------------------+--------------------------+---------------------------+------------------------+--------------------------------+------------------------------------+--------------------------------+--------------------------------+---------------------------+------------------------+-------------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-----------------------+-----------------------+---------------------+---------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                                         ; Free of Timing Hazards ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[0]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[1]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[2]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[3]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[4]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[5]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[6]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[7]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[8]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[9]  ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[10] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[11] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[12] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[13] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[14] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[15] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[16] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[17] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[18] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[19] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[20] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[21] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[22] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[23] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[24] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[25] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[26] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[27] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[28] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[29] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[30] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] ; yes                    ;
; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_Z_internal          ; mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_Z_internal          ; yes                    ;
; Number of user-specified and inferred latches = 33          ;                                                             ;                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                      ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; memory_controller:mem|clockgen:clockgen|dff3                                                                    ; Lost fanout                                             ;
; memory_controller:mem|clockgen:clockgen|dff2                                                                    ; Lost fanout                                             ;
; memory_controller:mem|clockgen:clockgen|dff1                                                                    ; Lost fanout                                             ;
; mycpu:mpcpu_inst|mem_data_write[17..31]                                                                         ; Merged with mycpu:mpcpu_inst|mem_data_write[16]         ;
; mycpu:mpcpu_inst|mem_data_write[16]                                                                             ; Stuck at GND due to stuck port data_in                  ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState.MyDefault ; Lost fanout                                             ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState.PostF0    ; Lost fanout                                             ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState.GotF0     ; Lost fanout                                             ;
; memory_controller:mem|lcd_controller:lcd_ctrl|current_state.Error                                               ; Lost fanout                                             ;
; mycpu:mpcpu_inst|previousState.execute_state                                                                    ; Merged with mycpu:mpcpu_inst|previousState.decode_state ;
; mycpu:mpcpu_inst|previousState.mem_state                                                                        ; Merged with mycpu:mpcpu_inst|previousState.decode_state ;
; memory_controller:mem|lcd_controller:lcd_ctrl|current_state.Done                                                ; Stuck at GND due to stuck port data_in                  ;
; mycpu:mpcpu_inst|previousState.decode_state                                                                     ; Stuck at GND due to stuck port data_in                  ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state.Error                                        ; Stuck at GND due to stuck port data_in                  ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[0..7]                                ; Stuck at GND due to stuck port clock_enable             ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state.WaitKBRecovered                              ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 37                                                                          ;                                                         ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state.Error                                        ; Stuck at GND              ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[7],                              ;
;                                                                                                                 ; due to stuck port data_in ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[6],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[5],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[4],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[3],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[2],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[1],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|\FSM:watchdog_counter[0],                              ;
;                                                                                                                 ;                           ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|current_state.WaitKBRecovered                          ;
; memory_controller:mem|clockgen:clockgen|dff3                                                                    ; Lost Fanouts              ; memory_controller:mem|clockgen:clockgen|dff2,                                                               ;
;                                                                                                                 ;                           ; memory_controller:mem|clockgen:clockgen|dff1                                                                ;
; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState.MyDefault ; Lost Fanouts              ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentBreakCodeState.GotF0 ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|\FSM:iCLS[18]                                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|\FSM:iWait[28]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|iBit[17]                                                                                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|GPR_right_operand[12]                                                                                                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|GPR_left_operand[12]                                                                                                                                                                       ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|mem_addr_internal[20]                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|mem_data_read_internal[8]                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|mem_data_read_internal[25]                                                                                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|sample_skip_counter[1]                                                                                                                                        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 35:1               ; 8 bits    ; 184 LEs       ; 168 LEs              ; 16 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|mem_data_write[7]                                                                                                                                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[30][31]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[30][1]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[29][25]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[29][0]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[28][17]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[28][7]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[27][23]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[27][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[26][17]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[26][1]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[25][27]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[25][2]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[24][27]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[24][7]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[23][27]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[23][7]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[22][24]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[22][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[21][29]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[21][7]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[20][18]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[20][2]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[19][20]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[19][4]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[18][16]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[18][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[17][18]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[17][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[16][30]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[16][1]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[15][26]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[15][0]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[14][24]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[14][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[13][22]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[13][3]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[12][16]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[12][0]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[11][18]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[11][5]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[10][26]                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[10][7]                                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[9][26]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[9][5]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[8][21]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[8][2]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[7][25]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[7][4]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[6][17]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[6][5]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[5][26]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[5][2]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[4][20]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[4][6]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[3][26]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[3][6]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[2][29]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[2][6]                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[1][26]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[1][6]                                                                                                                                                                             ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[0][21]                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[0][6]                                                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|mem_data_read_internal[5]                                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |de2_115_shell|memory_controller:mem|mem_data_read_internal[3]                                                                                                                                                             ;
; 37:1               ; 8 bits    ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|mem_data_write[8]                                                                                                                                                                          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|pc[20]                                                                                                                                                                                     ;
; 10:1               ; 14 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|pc[13]                                                                                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[30][10]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[29][15]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[28][14]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[27][11]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[26][8]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[25][8]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[24][11]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[23][13]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[22][13]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[21][8]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[20][8]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[19][13]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[18][11]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[17][9]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[16][12]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[15][15]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[14][15]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[13][9]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[12][14]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[11][8]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[10][12]                                                                                                                                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[9][9]                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[8][9]                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[7][8]                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[6][9]                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[5][12]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[4][10]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[3][11]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[2][9]                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[1][14]                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[0][9]                                                                                                                                                                             ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|ddram_addr[4]                                                                                                                                                 ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[31][20]                                                                                                                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[31][0]                                                                                                                                                                            ;
; 8:1                ; 20 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|mem_addr[12]                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|mem_thirtytwobit                                                                                                                                                                           ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |de2_115_shell|mycpu:mpcpu_inst|\fsm:GPR[31][15]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|\FSM:iCLS[3]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|\FSM:iWait[3]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|\FSM:iWriteAddrWait[3]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|mem_data_read[13]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|mem_data_read[3]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|currentState                                                                                                                                                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|Mux1                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|Selector131                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|previousState                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|pc                                                                                                                                                                                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|Selector0                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|Selector8                                                                                                                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|current_state.Reinit                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de2_115_shell|memory_controller:mem|Selector0                                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |de2_115_shell|memory_controller:mem|lcd_controller:lcd_ctrl|current_state.Init3                                                                                                                                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |de2_115_shell|memory_controller:mem|Selector17                                                                                                                                                                            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |de2_115_shell|memory_controller:mem|Selector20                                                                                                                                                                            ;
; 21:1               ; 8 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[11]                                                                                                                                                 ;
; 21:1               ; 8 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[16]                                                                                                                                                 ;
; 23:1               ; 4 bits    ; 60 LEs        ; 52 LEs               ; 8 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[4]                                                                                                                                                  ;
; 23:1               ; 4 bits    ; 60 LEs        ; 52 LEs               ; 8 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[25]                                                                                                                                                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[28]                                                                                                                                                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[2]                                                                                                                                                  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[30]                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for Top-level Entity: |de2_115_shell ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_M5   ; -    ; lcd_db[7]                ;
; LOCATION   ; Pin_M3   ; -    ; lcd_db[6]                ;
; LOCATION   ; Pin_K2   ; -    ; lcd_db[5]                ;
; LOCATION   ; Pin_K1   ; -    ; lcd_db[4]                ;
; LOCATION   ; Pin_K7   ; -    ; lcd_db[3]                ;
; LOCATION   ; Pin_L2   ; -    ; lcd_db[2]                ;
; LOCATION   ; Pin_L1   ; -    ; lcd_db[1]                ;
; LOCATION   ; Pin_L3   ; -    ; lcd_db[0]                ;
; LOCATION   ; Pin_AG3  ; -    ; sram_dq[15]              ;
; LOCATION   ; Pin_AF3  ; -    ; sram_dq[14]              ;
; LOCATION   ; Pin_AE4  ; -    ; sram_dq[13]              ;
; LOCATION   ; Pin_AE3  ; -    ; sram_dq[12]              ;
; LOCATION   ; Pin_AE1  ; -    ; sram_dq[11]              ;
; LOCATION   ; Pin_AE2  ; -    ; sram_dq[10]              ;
; LOCATION   ; Pin_AD2  ; -    ; sram_dq[9]               ;
; LOCATION   ; Pin_AD1  ; -    ; sram_dq[8]               ;
; LOCATION   ; Pin_AF7  ; -    ; sram_dq[7]               ;
; LOCATION   ; Pin_AH6  ; -    ; sram_dq[6]               ;
; LOCATION   ; Pin_AG6  ; -    ; sram_dq[5]               ;
; LOCATION   ; Pin_AF6  ; -    ; sram_dq[4]               ;
; LOCATION   ; Pin_AH4  ; -    ; sram_dq[3]               ;
; LOCATION   ; Pin_AG4  ; -    ; sram_dq[2]               ;
; LOCATION   ; Pin_AF4  ; -    ; sram_dq[1]               ;
; LOCATION   ; Pin_AH3  ; -    ; sram_dq[0]               ;
; LOCATION   ; Pin_T8   ; -    ; sram_addr[19]            ;
; LOCATION   ; Pin_AB8  ; -    ; sram_addr[18]            ;
; LOCATION   ; Pin_AB9  ; -    ; sram_addr[17]            ;
; LOCATION   ; Pin_AC11 ; -    ; sram_addr[16]            ;
; LOCATION   ; Pin_AB11 ; -    ; sram_addr[15]            ;
; LOCATION   ; Pin_AA4  ; -    ; sram_addr[14]            ;
; LOCATION   ; Pin_AC3  ; -    ; sram_addr[13]            ;
; LOCATION   ; Pin_AB4  ; -    ; sram_addr[12]            ;
; LOCATION   ; Pin_AD3  ; -    ; sram_addr[11]            ;
; LOCATION   ; Pin_AF2  ; -    ; sram_addr[10]            ;
; LOCATION   ; Pin_T7   ; -    ; sram_addr[9]             ;
; LOCATION   ; Pin_AF5  ; -    ; sram_addr[8]             ;
; LOCATION   ; Pin_AC5  ; -    ; sram_addr[7]             ;
; LOCATION   ; Pin_AB5  ; -    ; sram_addr[6]             ;
; LOCATION   ; Pin_AE6  ; -    ; sram_addr[5]             ;
; LOCATION   ; Pin_AB6  ; -    ; sram_addr[4]             ;
; LOCATION   ; Pin_AC7  ; -    ; sram_addr[3]             ;
; LOCATION   ; Pin_AE7  ; -    ; sram_addr[2]             ;
; LOCATION   ; Pin_AD7  ; -    ; sram_addr[1]             ;
; LOCATION   ; Pin_AB7  ; -    ; sram_addr[0]             ;
; LOCATION   ; Pin_G18  ; -    ; seg0[6]                  ;
; LOCATION   ; Pin_F22  ; -    ; seg0[5]                  ;
; LOCATION   ; Pin_E17  ; -    ; seg0[4]                  ;
; LOCATION   ; Pin_L26  ; -    ; seg0[3]                  ;
; LOCATION   ; Pin_L25  ; -    ; seg0[2]                  ;
; LOCATION   ; Pin_J22  ; -    ; seg0[1]                  ;
; LOCATION   ; Pin_H22  ; -    ; seg0[0]                  ;
; LOCATION   ; Pin_M24  ; -    ; seg1[6]                  ;
; LOCATION   ; Pin_Y22  ; -    ; seg1[5]                  ;
; LOCATION   ; Pin_W21  ; -    ; seg1[4]                  ;
; LOCATION   ; Pin_W22  ; -    ; seg1[3]                  ;
; LOCATION   ; Pin_W25  ; -    ; seg1[2]                  ;
; LOCATION   ; Pin_U23  ; -    ; seg1[1]                  ;
; LOCATION   ; Pin_U24  ; -    ; seg1[0]                  ;
; LOCATION   ; Pin_AA25 ; -    ; seg2[6]                  ;
; LOCATION   ; Pin_AA26 ; -    ; seg2[5]                  ;
; LOCATION   ; Pin_Y25  ; -    ; seg2[4]                  ;
; LOCATION   ; Pin_W26  ; -    ; seg2[3]                  ;
; LOCATION   ; Pin_Y26  ; -    ; seg2[2]                  ;
; LOCATION   ; Pin_W27  ; -    ; seg2[1]                  ;
; LOCATION   ; Pin_W28  ; -    ; seg2[0]                  ;
; LOCATION   ; Pin_V21  ; -    ; seg3[6]                  ;
; LOCATION   ; Pin_U21  ; -    ; seg3[5]                  ;
; LOCATION   ; Pin_AB20 ; -    ; seg3[4]                  ;
; LOCATION   ; Pin_AA21 ; -    ; seg3[3]                  ;
; LOCATION   ; Pin_AD24 ; -    ; seg3[2]                  ;
; LOCATION   ; Pin_AF23 ; -    ; seg3[1]                  ;
; LOCATION   ; Pin_Y19  ; -    ; seg3[0]                  ;
; LOCATION   ; Pin_AB19 ; -    ; seg4[6]                  ;
; LOCATION   ; Pin_AA19 ; -    ; seg4[5]                  ;
; LOCATION   ; Pin_AG21 ; -    ; seg4[4]                  ;
; LOCATION   ; Pin_AH21 ; -    ; seg4[3]                  ;
; LOCATION   ; Pin_AE19 ; -    ; seg4[2]                  ;
; LOCATION   ; Pin_AF19 ; -    ; seg4[1]                  ;
; LOCATION   ; Pin_AE18 ; -    ; seg4[0]                  ;
; LOCATION   ; Pin_AD18 ; -    ; seg5[6]                  ;
; LOCATION   ; Pin_AC18 ; -    ; seg5[5]                  ;
; LOCATION   ; Pin_AB18 ; -    ; seg5[4]                  ;
; LOCATION   ; Pin_AH19 ; -    ; seg5[3]                  ;
; LOCATION   ; Pin_AG19 ; -    ; seg5[2]                  ;
; LOCATION   ; Pin_AF18 ; -    ; seg5[1]                  ;
; LOCATION   ; Pin_AH18 ; -    ; seg5[0]                  ;
; LOCATION   ; Pin_AA17 ; -    ; seg6[6]                  ;
; LOCATION   ; Pin_AB16 ; -    ; seg6[5]                  ;
; LOCATION   ; Pin_AA16 ; -    ; seg6[4]                  ;
; LOCATION   ; Pin_AB17 ; -    ; seg6[3]                  ;
; LOCATION   ; Pin_AB15 ; -    ; seg6[2]                  ;
; LOCATION   ; Pin_AA15 ; -    ; seg6[1]                  ;
; LOCATION   ; Pin_AC17 ; -    ; seg6[0]                  ;
; LOCATION   ; Pin_AD17 ; -    ; seg7[6]                  ;
; LOCATION   ; Pin_AE17 ; -    ; seg7[5]                  ;
; LOCATION   ; Pin_AG17 ; -    ; seg7[4]                  ;
; LOCATION   ; Pin_AH17 ; -    ; seg7[3]                  ;
; LOCATION   ; Pin_AF17 ; -    ; seg7[2]                  ;
; LOCATION   ; Pin_AG18 ; -    ; seg7[1]                  ;
; LOCATION   ; Pin_AA14 ; -    ; seg7[0]                  ;
; LOCATION   ; Pin_AB28 ; -    ; displaySwitches[4]       ;
; LOCATION   ; Pin_AC28 ; -    ; displaySwitches[3]       ;
; LOCATION   ; Pin_AC27 ; -    ; displaySwitches[2]       ;
; LOCATION   ; Pin_AD27 ; -    ; displaySwitches[1]       ;
; LOCATION   ; Pin_AB27 ; -    ; displaySwitches[0]       ;
; LOCATION   ; Pin_Y2   ; -    ; clk50mhz                 ;
; LOCATION   ; Pin_G6   ; -    ; ps2_clk                  ;
; LOCATION   ; Pin_H5   ; -    ; ps2_data                 ;
; LOCATION   ; Pin_L4   ; -    ; lcd_en                   ;
; LOCATION   ; Pin_L5   ; -    ; lcd_on                   ;
; LOCATION   ; Pin_M2   ; -    ; lcd_rs                   ;
; LOCATION   ; Pin_M1   ; -    ; lcd_rw                   ;
; LOCATION   ; Pin_G12  ; -    ; rs232_rxd                ;
; LOCATION   ; Pin_G9   ; -    ; rs232_txd                ;
; LOCATION   ; Pin_G14  ; -    ; rs232_cts                ;
; LOCATION   ; Pin_AF8  ; -    ; sram_ce_N                ;
; LOCATION   ; Pin_AD5  ; -    ; sram_oe_N                ;
; LOCATION   ; Pin_AE8  ; -    ; sram_we_N                ;
; LOCATION   ; Pin_AC4  ; -    ; sram_ub_N                ;
; LOCATION   ; Pin_AD4  ; -    ; sram_lb_N                ;
; LOCATION   ; Pin_M23  ; -    ; clock_step               ;
; LOCATION   ; Pin_M21  ; -    ; reset                    ;
+------------+----------+------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------+
; Assignment                      ; Value ; From ; To                                    ;
+---------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                     ;
+---------------------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                        ;
+---------------------------------------+------------------------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                               ;
+---------------------------------------+------------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|altsyncram_kg31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                    ;
+---------------------------------------+------------------------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                            ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                           ;
+---------------------------------------+------------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|altsyncram_b911:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv ;
+------------------------------+-------+------+----------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                       ;
+------------------------------+-------+------+----------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rcv_ok_internal                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rcv_ok_internal                                          ;
+------------------------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_kg31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe5 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                            ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_kg31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting0_inst ;
+------------+----------+------+-------------------------------+
; Assignment ; Value    ; From ; To                            ;
+------------+----------+------+-------------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                        ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                        ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                        ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                        ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                        ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                        ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                        ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                        ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                        ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                        ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                        ;
+------------+----------+------+-------------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting1 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting2 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting3 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting4 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting5 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting6 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+---------------------------------------------------------+
; Source assignments for sevenSegTesting:sevenSegTesting7 ;
+------------+----------+------+--------------------------+
; Assignment ; Value    ; From ; To                       ;
+------------+----------+------+--------------------------+
; LOCATION   ; Pin_AB28 ; -    ; bcd[3]                   ;
; LOCATION   ; Pin_AC28 ; -    ; bcd[2]                   ;
; LOCATION   ; Pin_AC27 ; -    ; bcd[1]                   ;
; LOCATION   ; Pin_AD27 ; -    ; bcd[0]                   ;
; LOCATION   ; Pin_G18  ; -    ; seg[6]                   ;
; LOCATION   ; Pin_F22  ; -    ; seg[5]                   ;
; LOCATION   ; Pin_E17  ; -    ; seg[4]                   ;
; LOCATION   ; Pin_L26  ; -    ; seg[3]                   ;
; LOCATION   ; Pin_L25  ; -    ; seg[2]                   ;
; LOCATION   ; Pin_J22  ; -    ; seg[1]                   ;
; LOCATION   ; Pin_H22  ; -    ; seg[0]                   ;
+------------+----------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                               ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                            ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mem_pll ; Untyped                                                                            ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                            ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                            ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                            ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                            ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                            ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                            ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                            ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                            ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                            ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                            ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                            ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                                                                     ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                                                                     ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                            ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                            ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                                                                     ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK1_PHASE_SHIFT              ; 20000                     ; Untyped                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                            ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                            ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                            ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                            ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                            ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                            ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                            ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                            ;
; VCO_MIN                       ; 0                         ; Untyped                                                                            ;
; VCO_MAX                       ; 0                         ; Untyped                                                                            ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                            ;
; PFD_MIN                       ; 0                         ; Untyped                                                                            ;
; PFD_MAX                       ; 0                         ; Untyped                                                                            ;
; M_INITIAL                     ; 0                         ; Untyped                                                                            ;
; M                             ; 0                         ; Untyped                                                                            ;
; N                             ; 1                         ; Untyped                                                                            ;
; M2                            ; 1                         ; Untyped                                                                            ;
; N2                            ; 1                         ; Untyped                                                                            ;
; SS                            ; 1                         ; Untyped                                                                            ;
; C0_HIGH                       ; 0                         ; Untyped                                                                            ;
; C1_HIGH                       ; 0                         ; Untyped                                                                            ;
; C2_HIGH                       ; 0                         ; Untyped                                                                            ;
; C3_HIGH                       ; 0                         ; Untyped                                                                            ;
; C4_HIGH                       ; 0                         ; Untyped                                                                            ;
; C5_HIGH                       ; 0                         ; Untyped                                                                            ;
; C6_HIGH                       ; 0                         ; Untyped                                                                            ;
; C7_HIGH                       ; 0                         ; Untyped                                                                            ;
; C8_HIGH                       ; 0                         ; Untyped                                                                            ;
; C9_HIGH                       ; 0                         ; Untyped                                                                            ;
; C0_LOW                        ; 0                         ; Untyped                                                                            ;
; C1_LOW                        ; 0                         ; Untyped                                                                            ;
; C2_LOW                        ; 0                         ; Untyped                                                                            ;
; C3_LOW                        ; 0                         ; Untyped                                                                            ;
; C4_LOW                        ; 0                         ; Untyped                                                                            ;
; C5_LOW                        ; 0                         ; Untyped                                                                            ;
; C6_LOW                        ; 0                         ; Untyped                                                                            ;
; C7_LOW                        ; 0                         ; Untyped                                                                            ;
; C8_LOW                        ; 0                         ; Untyped                                                                            ;
; C9_LOW                        ; 0                         ; Untyped                                                                            ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                            ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; C0_PH                         ; 0                         ; Untyped                                                                            ;
; C1_PH                         ; 0                         ; Untyped                                                                            ;
; C2_PH                         ; 0                         ; Untyped                                                                            ;
; C3_PH                         ; 0                         ; Untyped                                                                            ;
; C4_PH                         ; 0                         ; Untyped                                                                            ;
; C5_PH                         ; 0                         ; Untyped                                                                            ;
; C6_PH                         ; 0                         ; Untyped                                                                            ;
; C7_PH                         ; 0                         ; Untyped                                                                            ;
; C8_PH                         ; 0                         ; Untyped                                                                            ;
; C9_PH                         ; 0                         ; Untyped                                                                            ;
; L0_HIGH                       ; 1                         ; Untyped                                                                            ;
; L1_HIGH                       ; 1                         ; Untyped                                                                            ;
; G0_HIGH                       ; 1                         ; Untyped                                                                            ;
; G1_HIGH                       ; 1                         ; Untyped                                                                            ;
; G2_HIGH                       ; 1                         ; Untyped                                                                            ;
; G3_HIGH                       ; 1                         ; Untyped                                                                            ;
; E0_HIGH                       ; 1                         ; Untyped                                                                            ;
; E1_HIGH                       ; 1                         ; Untyped                                                                            ;
; E2_HIGH                       ; 1                         ; Untyped                                                                            ;
; E3_HIGH                       ; 1                         ; Untyped                                                                            ;
; L0_LOW                        ; 1                         ; Untyped                                                                            ;
; L1_LOW                        ; 1                         ; Untyped                                                                            ;
; G0_LOW                        ; 1                         ; Untyped                                                                            ;
; G1_LOW                        ; 1                         ; Untyped                                                                            ;
; G2_LOW                        ; 1                         ; Untyped                                                                            ;
; G3_LOW                        ; 1                         ; Untyped                                                                            ;
; E0_LOW                        ; 1                         ; Untyped                                                                            ;
; E1_LOW                        ; 1                         ; Untyped                                                                            ;
; E2_LOW                        ; 1                         ; Untyped                                                                            ;
; E3_LOW                        ; 1                         ; Untyped                                                                            ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                            ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                            ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                            ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                            ;
; L0_PH                         ; 0                         ; Untyped                                                                            ;
; L1_PH                         ; 0                         ; Untyped                                                                            ;
; G0_PH                         ; 0                         ; Untyped                                                                            ;
; G1_PH                         ; 0                         ; Untyped                                                                            ;
; G2_PH                         ; 0                         ; Untyped                                                                            ;
; G3_PH                         ; 0                         ; Untyped                                                                            ;
; E0_PH                         ; 0                         ; Untyped                                                                            ;
; E1_PH                         ; 0                         ; Untyped                                                                            ;
; E2_PH                         ; 0                         ; Untyped                                                                            ;
; E3_PH                         ; 0                         ; Untyped                                                                            ;
; M_PH                          ; 0                         ; Untyped                                                                            ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                            ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                            ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                            ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                            ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                            ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                            ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                            ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                            ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                            ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                            ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                            ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                            ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                            ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                            ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                            ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                            ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                            ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                            ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                                            ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                            ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                            ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                            ;
; CBXI_PARAMETER                ; mem_pll_altpll            ; Untyped                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                            ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                     ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_16j1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                             ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                      ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                             ;
; CBXI_PARAMETER          ; dcfifo_g1k1  ; Untyped                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_jdl1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|shift_register:shift_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_e1k1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_e1k1  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                             ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                 ;
; Entity Instance               ; memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                              ;
; Entity Instance            ; memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component                                ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component                    ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                             ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb|dcfifo:dcfifo_component        ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycpu:mpcpu_inst|aluSim:aluSim_test"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; alu_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycpu:mpcpu_inst"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_reset    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ir[31..16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fsmstatecode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|rs232_receive:rs232_rcv|char_fifo:fifo_kb"                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|shift_register:shift_reg" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv"           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rcv_error   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isbreakcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|keyboard_interface:ps2_kb_ctrl"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; last_scan_code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|char_out_fifo:fifo_serial_out"                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mem"                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_hold             ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divide_limit     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mem_suspend            ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_ready              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sysclk2                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; serial_character_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_character_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fsmstatecode           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2kbstatecode         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; serial_out_fifo_full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; serial_out_fifo_empty  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_fifo_full          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_fifo_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_lcd_ddram_addr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; E93         ; 16    ; 32768 ; Read/Write ; memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 14 13:01:05 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file alusim.vhd
    Info (12022): Found design unit 1: aluSim-aluSim_arch
    Info (12023): Found entity 1: aluSim
Info (12021): Found 1 design units, including 0 entities, in source file mycpu_defs.vhd
    Info (12022): Found design unit 1: mycpu_defs
Info (12021): Found 2 design units, including 1 entities, in source file sevensegtesting.vhd
    Info (12022): Found design unit 1: sevenSegTesting-sevenSegTesting_arch
    Info (12023): Found entity 1: sevenSegTesting
Info (12021): Found 2 design units, including 1 entities, in source file mycpu.vhd
    Info (12022): Found design unit 1: mycpu-mycpu_arch
    Info (12023): Found entity 1: mycpu
Info (12021): Found 2 design units, including 1 entities, in source file de2_115_shell.vhd
    Info (12022): Found design unit 1: de2_115_shell-MyDefault
    Info (12023): Found entity 1: de2_115_shell
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/sr_latch.vhd
    Info (12022): Found design unit 1: sr_latch-arch
    Info (12023): Found entity 1: sr_latch
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/shift_register.vhd
    Info (12022): Found design unit 1: shift_register-structural
    Info (12023): Found entity 1: shift_register
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/rs232_transmit.vhd
    Info (12022): Found design unit 1: rs232_transmit-structural
    Info (12023): Found entity 1: rs232_transmit
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/rs232_receive.vhd
    Info (12022): Found design unit 1: rs232_receive-arch
    Info (12023): Found entity 1: rs232_receive
Info (12021): Found 3 design units, including 1 entities, in source file cscie93/ram_interface.vhd
    Info (12022): Found design unit 1: ram_interface-dummy
    Info (12022): Found design unit 2: ram_interface-implemented
    Info (12023): Found entity 1: ram_interface
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/ps2scancodetoascii.vhd
    Info (12022): Found design unit 1: ps2ScanCodeToAscii-behavioral
    Info (12023): Found entity 1: ps2ScanCodeToAscii
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/ps2keyboardreceiver.vhd
    Info (12022): Found design unit 1: ps2KeyboardReceiver-behavioral
    Info (12023): Found entity 1: ps2KeyboardReceiver
Info (12021): Found 1 design units, including 0 entities, in source file cscie93/memtypes.vhd
    Info (12022): Found design unit 1: MemTypes (cscie93)
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/memory_controller.vhd
    Info (12022): Found design unit 1: memory_controller-a
    Info (12023): Found entity 1: memory_controller
Info (12021): Found 3 design units, including 1 entities, in source file cscie93/mem_pll_interface.vhd
    Info (12022): Found design unit 1: mem_pll_interface-dummy
    Info (12022): Found design unit 2: mem_pll_interface-implemented
    Info (12023): Found entity 1: mem_pll_interface
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/mem_pll.vhd
    Info (12022): Found design unit 1: mem_pll-SYN
    Info (12023): Found entity 1: mem_pll
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/lcd_fifo.vhd
    Info (12022): Found design unit 1: lcd_fifo-SYN
    Info (12023): Found entity 1: lcd_fifo
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/lcd_controller.vhd
    Info (12022): Found design unit 1: lcd_controller-arch
    Info (12023): Found entity 1: lcd_controller
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/keyboard_interface.vhd
    Info (12022): Found design unit 1: keyboard_interface-structural
    Info (12023): Found entity 1: keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/clockgen.vhd
    Info (12022): Found design unit 1: clockgen-pll
    Info (12023): Found entity 1: clockgen
Info (12021): Found 4 design units, including 2 entities, in source file cscie93/clock_ctrl.vhd
    Info (12022): Found design unit 1: clock_ctrl_altclkctrl_7ji-RTL
    Info (12022): Found design unit 2: clock_ctrl-RTL
    Info (12023): Found entity 1: clock_ctrl_altclkctrl_7ji
    Info (12023): Found entity 2: clock_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/char_out_fifo.vhd
    Info (12022): Found design unit 1: char_out_fifo-SYN
    Info (12023): Found entity 1: char_out_fifo
Info (12021): Found 2 design units, including 1 entities, in source file cscie93/char_fifo.vhd
    Info (12022): Found design unit 1: char_fifo-SYN
    Info (12023): Found entity 1: char_fifo
Info (12127): Elaborating entity "de2_115_shell" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de2_115_shell.vhd(86): used implicit default value for signal "mem_ready" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at de2_115_shell.vhd(95): used explicit default value for signal "clock_hold" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at de2_115_shell.vhd(98): object "sysclk2" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at de2_115_shell.vhd(100): used explicit default value for signal "clock_divide_limit" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at de2_115_shell.vhd(101): used explicit default value for signal "mem_suspend" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at de2_115_shell.vhd(102): object "serial_character_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at de2_115_shell.vhd(103): object "ps2_character_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at de2_115_shell.vhd(119): object "pc" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at de2_115_shell.vhd(120): used explicit default value for signal "not_reset" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at de2_115_shell.vhd(122): object "fsmStateCode" assigned a value but never read
Info (12128): Elaborating entity "memory_controller" for hierarchy "memory_controller:mem"
Info (12129): Elaborating entity "clockgen" using architecture "A:pll" for hierarchy "memory_controller:mem|clockgen:clockgen"
Info (12129): Elaborating entity "mem_pll_interface" using architecture "A:implemented" for hierarchy "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll"
Info (12128): Elaborating entity "mem_pll" for hierarchy "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mem_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mem_pll_altpll.v
    Info (12023): Found entity 1: mem_pll_altpll
Info (12128): Elaborating entity "mem_pll_altpll" for hierarchy "memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component|mem_pll_altpll:auto_generated"
Info (12128): Elaborating entity "clock_ctrl" for hierarchy "memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl1"
Info (12128): Elaborating entity "clock_ctrl_altclkctrl_7ji" for hierarchy "memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl1|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component"
Info (12129): Elaborating entity "ram_interface" using architecture "A:implemented" for hierarchy "memory_controller:mem|ram_interface:ram"
Info (12128): Elaborating entity "ram" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E93"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16j1.tdf
    Info (12023): Found entity 1: altsyncram_16j1
Info (12128): Elaborating entity "altsyncram_16j1" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nra2.tdf
    Info (12023): Found entity 1: altsyncram_nra2
Info (12128): Elaborating entity "altsyncram_nra2" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1|decode_msa:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a
Info (12128): Elaborating entity "decode_f8a" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1|decode_f8a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Info (12128): Elaborating entity "mux_lob" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|altsyncram_nra2:altsyncram1|mux_lob:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1161376512"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory_controller:mem|ram_interface:ram|ram:ram|altsyncram:altsyncram_component|altsyncram_16j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "lcd_fifo" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd"
Info (12128): Elaborating entity "dcfifo" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_g1k1.tdf
    Info (12023): Found entity 1: dcfifo_g1k1
Info (12128): Elaborating entity "dcfifo_g1k1" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf
    Info (12023): Found entity 1: a_graycounter_o57
Info (12128): Elaborating entity "a_graycounter_o57" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_o57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf
    Info (12023): Found entity 1: a_graycounter_kjc
Info (12128): Elaborating entity "a_graycounter_kjc" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|a_graycounter_kjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kg31.tdf
    Info (12023): Found entity 1: altsyncram_kg31
Info (12128): Elaborating entity "altsyncram_kg31" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|altsyncram_kg31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dkd
Info (12128): Elaborating entity "alt_synch_pipe_dkd" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ekd
Info (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866
Info (12128): Elaborating entity "cmpr_866" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|cmpr_866:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "memory_controller:mem|lcd_fifo:fifo_lcd|dcfifo:dcfifo_component|dcfifo_g1k1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "lcd_controller" for hierarchy "memory_controller:mem|lcd_controller:lcd_ctrl"
Info (12128): Elaborating entity "char_out_fifo" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out"
Info (12128): Elaborating entity "dcfifo" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jdl1.tdf
    Info (12023): Found entity 1: dcfifo_jdl1
Info (12128): Elaborating entity "dcfifo_jdl1" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b911.tdf
    Info (12023): Found entity 1: altsyncram_b911
Info (12128): Elaborating entity "altsyncram_b911" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|altsyncram_b911:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "memory_controller:mem|char_out_fifo:fifo_serial_out|dcfifo:dcfifo_component|dcfifo_jdl1:auto_generated|cmpr_a66:rdfull_eq_comp"
Info (12128): Elaborating entity "keyboard_interface" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl"
Warning (10036): Verilog HDL or VHDL warning at keyboard_interface.vhd(48): object "ps2_rcv_err" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_interface.vhd(55): object "kbfifo_wrfull" assigned a value but never read
Info (12128): Elaborating entity "ps2KeyboardReceiver" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv"
Info (12129): Elaborating entity "shift_register" using architecture "A:structural" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|shift_register:shift_reg"
Info (12128): Elaborating entity "ps2ScanCodeToAscii" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2ScanCodeToAscii:decoder"
Info (12128): Elaborating entity "char_fifo" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb"
Info (12128): Elaborating entity "dcfifo" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e1k1.tdf
    Info (12023): Found entity 1: dcfifo_e1k1
Info (12128): Elaborating entity "dcfifo_e1k1" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hkd
Info (12128): Elaborating entity "alt_synch_pipe_hkd" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|char_fifo:fifo_kb|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8"
Info (12128): Elaborating entity "rs232_receive" for hierarchy "memory_controller:mem|rs232_receive:rs232_rcv"
Warning (10036): Verilog HDL or VHDL warning at rs232_receive.vhd(39): object "fifo_wrfull" assigned a value but never read
Info (12128): Elaborating entity "rs232_transmit" for hierarchy "memory_controller:mem|rs232_transmit:rs232_xmit"
Info (12128): Elaborating entity "mycpu" for hierarchy "mycpu:mpcpu_inst"
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(37): object "ALU_C" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(44): object "t0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(45): object "t1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(46): object "t2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(47): object "t3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mycpu.vhd(66): object "IR_decode_misc" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mycpu.vhd(136): signal "displaySwitches" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "aluSim" for hierarchy "mycpu:mpcpu_inst|aluSim:aluSim_test"
Warning (10540): VHDL Signal Declaration warning at aluSim.vhd(20): used explicit default value for signal "ALU_C_internal" because signal was never assigned a value
Warning (10631): VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable "ALU_result_internal", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable "ALU_Z_internal", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ALU_Z_internal" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[0]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[1]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[2]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[3]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[4]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[5]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[6]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[7]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[8]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[9]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[10]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[11]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[12]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[13]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[14]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[15]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[16]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[17]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[18]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[19]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[20]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[21]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[22]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[23]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[24]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[25]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[26]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[27]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[28]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[29]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[30]" at aluSim.vhd(37)
Info (10041): Inferred latch for "ALU_result_internal[31]" at aluSim.vhd(37)
Info (12128): Elaborating entity "sevenSegTesting" for hierarchy "sevenSegTesting:sevenSegTesting0_inst"
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR_decode_slt
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[1]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[2]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[3]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[4]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[0]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[1]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[2]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[3]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[4]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[5]
Warning (13012): Latch mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_Z_internal has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst|IR[28]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on" is stuck at VCC
    Warning (13410): Pin "rs232_cts" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|rcv_ok_internal"
Warning (20013): Ignored assignments for entity "mycpu.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity mycpu.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_step"
Info (21057): Implemented 6553 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 6295 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 576 megabytes
    Info: Processing ended: Sun Dec 14 13:01:47 2014
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:34


