{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647166994151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.09std,0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.09std,0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647166994155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 03:23:12 2022 " "Processing started: Sun Mar 13 03:23:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647166994155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647166994155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spycat -c spycat " "Command: quartus_sta spycat -c spycat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647166994155 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647166994265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 571 " "Ignored 571 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995924 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1647166995924 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_CLOCK_GEN 16 " "Ignored 16 assignments for entity \"VGA_CLOCK_GEN\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995933 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995933 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_CLOCK_GEN -sip VGA_CLOCK_GEN.sip -library lib_VGA_CLOCK_GEN was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1647166995933 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1647166995933 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_CLOCK_GEN_0002 317 " "Ignored 317 assignments for entity \"VGA_CLOCK_GEN_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1647166995933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647166996127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647166996127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647166996157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647166996157 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647166997563 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1647166997563 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647166997689 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647166997712 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647166997715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1647166997740 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1647166997741 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647166998494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998547 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998549 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998549 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1647166998550 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647166998552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998553 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998553 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998554 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998555 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998555 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998555 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998555 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998555 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998556 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998557 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998558 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998559 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998560 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998561 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998562 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998563 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998564 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998565 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998566 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998566 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998566 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998566 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998566 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998566 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_SoC.sdc " "Reading SDC File: 'CPEN391_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647166998568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 14 TD_CLK27 port " "Ignored filter at CPEN391_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPEN391_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at CPEN391_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998569 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998569 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647166998575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647166998575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647166998575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647166998575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647166998575 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647166998575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 TD_DATA* port " "Ignored filter at CPEN391_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 tv_27m clock " "Ignored filter at CPEN391_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998576 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998576 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 58 TD_HS port " "Ignored filter at CPEN391_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998576 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998577 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 60 TD_VS port " "Ignored filter at CPEN391_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998577 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998577 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 93 VGA_BLANK port " "Ignored filter at CPEN391_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998578 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647166998578 ""}  } { { "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" "" { Text "D:/l2b-15-something/de1-hardware/quartus/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1647166998578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE is being clocked by Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647166998630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647166998630 "|spycat|Graphics_and_Video_Controller:GraphicsController1|LCD_Controller:inst9|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647166998630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647166998630 "|spycat|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647166998630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647166998630 "|spycat|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647166998630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647166998630 "|spycat|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647166998679 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647166998679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647166999874 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647166999874 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647166999892 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647166999892 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647166999895 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647166999917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1647167000272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647167000272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.309 " "Worst-case setup slack is -14.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.309            -345.835 clk_vga  " "  -14.309            -345.835 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.675           -1379.043 CLOCK_50  " "   -4.675           -1379.043 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.315            -116.445 clk_dram  " "   -3.315            -116.445 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.328               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.328               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 altera_reserved_tck  " "    9.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.862               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   24.862               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167000274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.879 " "Worst-case hold slack is -3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879             -60.580 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.879             -60.580 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 CLOCK_50  " "    0.108               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 altera_reserved_tck  " "    0.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.488               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.218               0.000 clk_vga  " "    8.218               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.028               0.000 clk_dram  " "    9.028               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167000343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.855               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.855               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.748               0.000 altera_reserved_tck  " "   14.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167000359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.557               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 altera_reserved_tck  " "    0.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167000379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.767               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.767               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.851               0.000 CLOCK_50  " "    8.851               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.850               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.850               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.674               0.000 altera_reserved_tck  " "   15.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.862               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.862               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167000391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167000391 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.273 ns " "Worst Case Available Settling Time: 18.273 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167000636 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167000636 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1647167000740 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167001402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002280 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167002280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002313 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167002313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002343 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167002343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167002375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167002375 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167002447 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.504  0.504" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.504  0.504" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1647167002448 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647167002577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647167002636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647167010154 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE is being clocked by Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167010991 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167010991 "|spycat|Graphics_and_Video_Controller:GraphicsController1|LCD_Controller:inst9|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167010991 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167010991 "|spycat|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167010991 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167010991 "|spycat|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167010992 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167010992 "|spycat|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167011044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647167011044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167012143 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167012144 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167012160 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167012160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1647167012419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647167012419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.985 " "Worst-case setup slack is -13.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.985            -338.308 clk_vga  " "  -13.985            -338.308 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.541            -694.867 CLOCK_50  " "   -4.541            -694.867 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178            -111.509 clk_dram  " "   -3.178            -111.509 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.780               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.780               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 altera_reserved_tck  " "    9.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.230               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.230               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167012437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.176 " "Worst-case hold slack is -4.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.176             -65.300 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.176             -65.300 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 CLOCK_50  " "    0.076               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.498               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.151               0.000 clk_vga  " "    8.151               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.969               0.000 clk_dram  " "    8.969               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167012533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.165               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.165               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.835               0.000 altera_reserved_tck  " "   14.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167012573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.513               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 altera_reserved_tck  " "    0.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167012611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.746               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.746               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 CLOCK_50  " "    8.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.815               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.675               0.000 altera_reserved_tck  " "   15.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.847               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.847               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167012645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167012645 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.382 ns " "Worst Case Available Settling Time: 18.382 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167012831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167012831 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1647167012979 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167013650 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014633 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167014633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167014686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167014741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167014797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167014797 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Timing Analyzer" 0 0 1647167014893 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Timing Analyzer" 0 0 1647167014894 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647167015074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647167015362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647167022821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE is being clocked by Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167023609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167023609 "|spycat|Graphics_and_Video_Controller:GraphicsController1|LCD_Controller:inst9|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167023609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167023609 "|spycat|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167023609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167023609 "|spycat|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167023609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167023609 "|spycat|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167023652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647167023652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167024672 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167024673 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167024689 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167024689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1647167024753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647167024753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.660 " "Worst-case setup slack is -8.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.660            -208.335 clk_vga  " "   -8.660            -208.335 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -4.811 CLOCK_50  " "   -1.004              -4.811 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 clk_dram  " "    1.546               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.184               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.184               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.328               0.000 altera_reserved_tck  " "   12.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.611               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.611               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167024785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.757 " "Worst-case hold slack is -1.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.757             -27.098 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.757             -27.098 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 CLOCK_50  " "    0.089               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 altera_reserved_tck  " "    0.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.226               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256               0.000 clk_vga  " "    4.256               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.008               0.000 clk_dram  " "    5.008               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167024888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.929               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.929               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.734               0.000 altera_reserved_tck  " "   15.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167024936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 altera_reserved_tck  " "    0.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167024986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167024986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.887               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.887               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.912               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.912               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.672               0.000 altera_reserved_tck  " "   15.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.208               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.208               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167025028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167025028 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.914 ns " "Worst Case Available Settling Time: 18.914 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167025169 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167025169 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1647167025380 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167025998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167026983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167026983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167026983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167026983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167026983 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167026983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167027047 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027111 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167027111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167027170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167027170 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.606  0.606" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.606  0.606" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Timing Analyzer" 0 0 1647167027270 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647167027448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Sync_out~DUPLICATE is being clocked by Graphics_and_Video_Controller:GraphicsController1\|LCD_Controller:inst9\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167028204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167028204 "|spycat|Graphics_and_Video_Controller:GraphicsController1|LCD_Controller:inst9|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167028204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167028204 "|spycat|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167028204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167028204 "|spycat|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647167028204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647167028204 "|spycat|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst10\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a10~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a8~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\|altsyncram_2ji1:auto_generated\|ram_block1a9~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647167028249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647167028249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167029284 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167029284 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1647167029300 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1647167029300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1647167029361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647167029361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.144 " "Worst-case setup slack is -8.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.144            -196.483 clk_vga  " "   -8.144            -196.483 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -3.145 CLOCK_50  " "   -0.722              -3.145 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 clk_dram  " "    1.839               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.677               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.677               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.831               0.000 altera_reserved_tck  " "   12.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.325               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.325               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167029409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.205 " "Worst-case hold slack is -2.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -34.265 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.205             -34.265 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 CLOCK_50  " "    0.062               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 altera_reserved_tck  " "    0.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.028               0.000 clk_vga  " "    4.028               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.781               0.000 clk_dram  " "    4.781               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167029522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.603               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.603               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.858               0.000 altera_reserved_tck  " "   15.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167029587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 altera_reserved_tck  " "    0.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.269               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167029651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.776               0.000 CLOCK_50  " "    8.776               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.884               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.905               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.905               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.696               0.000 altera_reserved_tck  " "   15.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.203               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.203               0.000 GraphicsController1\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647167029708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647167029708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.556" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.047 ns " "Worst Case Available Settling Time: 19.047 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647167029849 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167029849 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1647167030165 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167030770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167032035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167032134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167032219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1647167032304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647167032304 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1647167032438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647167035549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647167035551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 765 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 765 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6266 " "Peak virtual memory: 6266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647167036222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 03:23:56 2022 " "Processing ended: Sun Mar 13 03:23:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647167036222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647167036222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647167036222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647167036222 ""}
