$comment
	File created using the following command:
		vcd file PBL1CD.msim.vcd -direction
$end
$date
	Wed Sep 24 13:39:06 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Cin $end
$var reg 3 $ Selector [2:0] $end
$var wire 1 % Cout $end
$var wire 1 & S [7] $end
$var wire 1 ' S [6] $end
$var wire 1 ( S [5] $end
$var wire 1 ) S [4] $end
$var wire 1 * S [3] $end
$var wire 1 + S [2] $end
$var wire 1 , S [1] $end
$var wire 1 - S [0] $end
$var wire 1 . error $end
$var wire 1 / seg_a $end
$var wire 1 0 seg_b $end
$var wire 1 1 seg_c $end
$var wire 1 2 seg_d $end
$var wire 1 3 seg_e $end
$var wire 1 4 seg_f $end
$var wire 1 5 seg_g $end
$var wire 1 6 tens_a $end
$var wire 1 7 tens_b $end
$var wire 1 8 tens_c $end
$var wire 1 9 tens_d $end
$var wire 1 : tens_e $end
$var wire 1 ; tens_f $end
$var wire 1 < tens_g $end
$var wire 1 = unit_a $end
$var wire 1 > unit_b $end
$var wire 1 ? unit_c $end
$var wire 1 @ unit_d $end
$var wire 1 A unit_e $end
$var wire 1 B unit_f $end
$var wire 1 C unit_g $end
$var wire 1 D zero $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var tri1 1 H devclrn $end
$var tri1 1 I devpor $end
$var tri1 1 J devoe $end
$var wire 1 K ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 L ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 M ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 N ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 O error~output_o $end
$var wire 1 P zero~output_o $end
$var wire 1 Q S[0]~output_o $end
$var wire 1 R S[1]~output_o $end
$var wire 1 S S[2]~output_o $end
$var wire 1 T S[3]~output_o $end
$var wire 1 U S[4]~output_o $end
$var wire 1 V S[5]~output_o $end
$var wire 1 W S[6]~output_o $end
$var wire 1 X S[7]~output_o $end
$var wire 1 Y Cout~output_o $end
$var wire 1 Z seg_a~output_o $end
$var wire 1 [ seg_b~output_o $end
$var wire 1 \ seg_c~output_o $end
$var wire 1 ] seg_d~output_o $end
$var wire 1 ^ seg_e~output_o $end
$var wire 1 _ seg_f~output_o $end
$var wire 1 ` seg_g~output_o $end
$var wire 1 a unit_a~output_o $end
$var wire 1 b unit_b~output_o $end
$var wire 1 c unit_c~output_o $end
$var wire 1 d unit_d~output_o $end
$var wire 1 e unit_e~output_o $end
$var wire 1 f unit_f~output_o $end
$var wire 1 g unit_g~output_o $end
$var wire 1 h tens_a~output_o $end
$var wire 1 i tens_b~output_o $end
$var wire 1 j tens_c~output_o $end
$var wire 1 k tens_d~output_o $end
$var wire 1 l tens_e~output_o $end
$var wire 1 m tens_f~output_o $end
$var wire 1 n tens_g~output_o $end
$var wire 1 o Selector[2]~input_o $end
$var wire 1 p Selector[1]~input_o $end
$var wire 1 q mux1|mux5|mux3|Or0~1_combout $end
$var wire 1 r B[2]~input_o $end
$var wire 1 s B[0]~input_o $end
$var wire 1 t A[0]~input_o $end
$var wire 1 u A[2]~input_o $end
$var wire 1 v B[1]~input_o $end
$var wire 1 w A[1]~input_o $end
$var wire 1 x multiplier4bit|add1|a1|And2~combout $end
$var wire 1 y multiplier4bit|add1|a2|Or1~0_combout $end
$var wire 1 z A[3]~input_o $end
$var wire 1 { multiplier4bit|add1|a3|Or1~0_combout $end
$var wire 1 | multiplier4bit|add1|a1|Xor1~combout $end
$var wire 1 } multiplier4bit|add2|a1|And1~combout $end
$var wire 1 ~ multiplier4bit|add1|a2|Xor2~combout $end
$var wire 1 !! multiplier4bit|add2|a2|Xor2~combout $end
$var wire 1 "! subtractor|s0|and1~0_combout $end
$var wire 1 #! multiplier4bit|add1|a3|Xor2~combout $end
$var wire 1 $! multiplier4bit|add2|a2|Or1~0_combout $end
$var wire 1 %! multiplier4bit|add2|a3|Or1~0_combout $end
$var wire 1 &! multiplier4bit|add3|a1|And1~combout $end
$var wire 1 '! multiplier4bit|add3|a2|Xor2~combout $end
$var wire 1 (! Cin~input_o $end
$var wire 1 )! subtractor|s0|or1~0_combout $end
$var wire 1 *! subtractor|s1|or1~0_combout $end
$var wire 1 +! subtractor|s2|xor2~combout $end
$var wire 1 ,! adder|a0|Or1~0_combout $end
$var wire 1 -! adder|a1|Or1~0_combout $end
$var wire 1 .! Selector[0]~input_o $end
$var wire 1 /! mux2|mux1|And2~combout $end
$var wire 1 0! B[3]~input_o $end
$var wire 1 1! divider4bit|c2_3~0_combout $end
$var wire 1 2! mux2|mux5|mux3|Or0~0_combout $end
$var wire 1 3! mux2|mux5|mux3|Or0~1_combout $end
$var wire 1 4! mux2|mux5|mux3|Or0~2_combout $end
$var wire 1 5! mux1|mux5|mux3|Or0~0_combout $end
$var wire 1 6! mux2|mux5|mux3|Or0~3_combout $end
$var wire 1 7! mux2|mux5|mux3|Or0~4_combout $end
$var wire 1 8! divider4bit|r2_0~0_combout $end
$var wire 1 9! divider4bit|c3_1~combout $end
$var wire 1 :! divider4bit|r2_1~0_combout $end
$var wire 1 ;! divider4bit|r2_1~1_combout $end
$var wire 1 <! divider4bit|t3_4~0_combout $end
$var wire 1 =! mux1|mux5|mux3|Or0~4_combout $end
$var wire 1 >! mux1|mux5|mux3|Or0~5_combout $end
$var wire 1 ?! multiplier4bit|add3|a1|Xor2~combout $end
$var wire 1 @! subtractor|s1|xor2~combout $end
$var wire 1 A! mux1|mux1|And2~combout $end
$var wire 1 B! mux1|mux5|mux3|Or0~2_combout $end
$var wire 1 C! mux1|mux5|mux3|Or0~3_combout $end
$var wire 1 D! multiplier4bit|add3|a3|Xor2~0_combout $end
$var wire 1 E! multiplier4bit|add3|a3|Xor2~1_combout $end
$var wire 1 F! multiplier4bit|add3|a3|Xor2~combout $end
$var wire 1 G! mux3|mux5|mux3|Or0~1_combout $end
$var wire 1 H! mux3|mux5|mux3|Or0~0_combout $end
$var wire 1 I! mux3|mux5|mux3|Or0~2_combout $end
$var wire 1 J! mux3|mux5|mux3|Or0~3_combout $end
$var wire 1 K! adder|a2|Or1~0_combout $end
$var wire 1 L! mux3|mux1|And2~combout $end
$var wire 1 M! subtractor|s2|or1~0_combout $end
$var wire 1 N! subtractor|s3|xor2~combout $end
$var wire 1 O! mux3|mux5|mux3|Or0~4_combout $end
$var wire 1 P! mux3|mux5|mux3|Or0~5_combout $end
$var wire 1 Q! adder|a0|Xor2~0_combout $end
$var wire 1 R! mux0|mux5|mux3|Or0~0_combout $end
$var wire 1 S! divider4bit|x43~combout $end
$var wire 1 T! divider4bit|r3_2~0_combout $end
$var wire 1 U! divider4bit|x42~0_combout $end
$var wire 1 V! divider4bit|x42~1_combout $end
$var wire 1 W! divider4bit|r3_0~0_combout $end
$var wire 1 X! divider4bit|c4_3~0_combout $end
$var wire 1 Y! divider4bit|c4_3~1_combout $end
$var wire 1 Z! divider4bit|c3_0~0_combout $end
$var wire 1 [! divider4bit|r3_1~0_combout $end
$var wire 1 \! divider4bit|c4_3~2_combout $end
$var wire 1 ]! mux0|mux5|mux2|Or0~0_combout $end
$var wire 1 ^! mux0|mux5|mux2|Or0~1_combout $end
$var wire 1 _! mux0|mux5|mux3|Or0~1_combout $end
$var wire 1 `! or3~combout $end
$var wire 1 a! muxCout|mux5|mux3|And1~0_combout $end
$var wire 1 b! muxCout|mux5|mux3|And1~1_combout $end
$var wire 1 c! muxCout|mux5|mux3|And1~2_combout $end
$var wire 1 d! muxCout|mux5|mux3|And1~3_combout $end
$var wire 1 e! decoderoperacoes|orA~combout $end
$var wire 1 f! decoderoperacoes|orB~0_combout $end
$var wire 1 g! decoderoperacoes|orC~0_combout $end
$var wire 1 h! decoderoperacoes|orD~0_combout $end
$var wire 1 i! decoderoperacoes|and1~0_combout $end
$var wire 1 j! decoderoperacoes|orF~0_combout $end
$var wire 1 k! decoderoperacoes|orG~0_combout $end
$var wire 1 l! decoderUnits|a~combout $end
$var wire 1 m! decoderUnits|WideAnd0~0_combout $end
$var wire 1 n! decoderUnits|WideOr0~0_combout $end
$var wire 1 o! decoderUnits|e~combout $end
$var wire 1 p! decoderUnits|WideOr1~0_combout $end
$var wire 1 q! decoderUnits|g~combout $end
$var wire 1 r! ResultToConverter|or_d0~0_combout $end
$var wire 1 s! multiplier4bit|pp0 [3] $end
$var wire 1 t! multiplier4bit|pp0 [2] $end
$var wire 1 u! multiplier4bit|pp0 [1] $end
$var wire 1 v! multiplier4bit|pp0 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b10 "
x#
b0 $
0%
0-
0,
0+
0*
0)
0(
0'
0&
0.
1/
10
11
12
13
14
15
06
07
08
09
0:
1;
1<
0=
0>
0?
0@
0A
1B
1C
1D
0E
1F
xG
1H
1I
1J
0K
zL
zM
zN
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
1\
1]
1^
1_
1`
0a
0b
0c
0d
0e
1f
1g
0h
0i
0j
0k
0l
1m
1n
0o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
x(!
x)!
1*!
1+!
0,!
0-!
0.!
0/!
00!
11!
02!
13!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
x@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
xQ!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
1f!
0g!
0h!
1i!
0j!
1k!
0l!
0m!
0n!
0o!
1p!
1q!
0r!
zv!
zu!
0t!
0s!
$end
#120000
b10 $
1p
1j!
1h!
1g!
xR!
1J!
1>!
04!
03!
1q
0k!
0e!
0Z
0`
0\
0]
0_
xB!
04
02
01
05
0/
x_!
17!
1S
xQ
1`!
x-
1+
xC!
xq!
0p!
1o!
1n!
1l!
1a
1d
1e
0f
xg
xR
0P
0D
x,
xC
0B
1A
1@
1=
xp!
xo!
xn!
xm!
xl!
xa
xc
xd
xe
xf
xB
xA
x@
x?
x=
#240000
b110 $
b100 $
1o
0p
0h!
15!
0q
0R!
0J!
0>!
13!
0i!
0f!
0_!
0Q
0[
0^
1]
0B!
14!
12
03
00
0-
0C!
07!
0q!
0g
0S
0R
16!
0`!
0,
0+
0C
1q!
1p!
0o!
0n!
0m!
0l!
0a
0c
0d
0e
1f
1g
1P
1D
1C
1B
0A
0@
0?
0=
17!
1S
1`!
1+
0q!
0p!
1o!
1n!
1l!
1a
1d
1e
0f
0g
0P
0D
0C
0B
1A
1@
1=
#360000
b110 $
1p
0j!
1h!
xR!
1J!
1>!
04!
03!
1e!
1Z
0]
1_
06!
14
02
1/
1P!
1C!
1R
1T
1*
1,
07!
1r!
0m
1h
1k
1l
0S
0+
1:
19
16
0;
1q!
1p!
0o!
0n!
0l!
0a
0d
0e
1f
1g
1C
1B
0A
0@
0=
#480000
b111 $
b11 $
b1 $
0o
0p
1.!
1j!
0h!
05!
0J!
0=!
1L!
1A!
1k!
0e!
x_!
xQ
0Z
1`
1]
0_
1O!
1B!
0>!
04
12
15
0/
x-
0P!
0C!
xp!
xo!
xn!
xl!
xa
xd
xe
xf
0R
0T
x`!
0*
0,
xB
xA
x@
x=
1P!
1C!
0r!
1m
0h
0k
0l
1R
1T
xP
1`!
xD
1*
1,
0:
09
06
1;
1r!
0m
1h
1k
1l
0P
0D
1:
19
16
0;
#600000
b11 $
1p
1h!
0g!
1]!
0R!
1J!
1I!
1=!
15!
13!
1q
0k!
1f!
1[
0`
1\
0]
1>!
16!
02
11
05
10
0_!
0P!
0C!
17!
1S
0R
0T
0Q
0-
0*
0,
1+
07!
0q!
0p!
1o!
1n!
1l!
0r!
1m
0h
0k
0l
1a
1d
1e
0f
0g
0S
0`!
0+
0C
0B
1A
1@
1=
0:
09
06
1;
1q!
1p!
0o!
0n!
0l!
0a
0d
0e
1f
1g
1P
1D
1C
1B
0A
0@
0=
#720000
b111 $
b101 $
1o
0p
1g!
0q
1^!
0]!
xR!
0I!
0=!
14!
03!
1k!
0f!
0[
1`
0\
0O!
0B!
0^!
0J!
0>!
04!
01
15
00
17!
1_!
1Q
1S
06!
1`!
1+
1-
0_!
0p!
1o!
1n!
1l!
1a
1d
1e
0f
0Q
0P
0D
0-
0B
1A
1@
1=
07!
0q!
0g
0S
0`!
0+
0C
1q!
1p!
0o!
0n!
0l!
0a
0d
0e
1f
1g
1P
1D
1C
1B
0A
0@
0=
#840000
b111 $
1p
0h!
1]!
0R!
1J!
1I!
1=!
13!
0k!
1e!
1Z
0`
1]
1>!
12
05
1/
1P!
1T
1`!
1*
1C!
1R
0P
0D
1,
1r!
0m
1h
1k
1l
1:
19
16
0;
#960000
b110 $
b10 $
b0 $
0o
0p
0.!
0j!
0g!
05!
1^!
0]!
0I!
0>!
14!
0L!
0A!
1k!
1i!
1f!
1[
1^
1`
1\
1_
0^!
0J!
14
11
15
13
10
0P!
0C!
0R
0T
0`!
0*
0,
0r!
1m
0h
0k
0l
1P
1D
0:
09
06
1;
#1000000
