Analysis & Synthesis report for temp_detect
Fri Feb 25 16:13:04 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |temp_detect|binary2bcd:u_binary2bcd|state_c
 11. State Machine - |temp_detect|ds18b20_driver:ds18b20_driver|state_c
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: ds18b20_driver:ds18b20_driver
 19. Parameter Settings for User Entity Instance: binary2bcd:u_binary2bcd
 20. Parameter Settings for User Entity Instance: seg_driver:u_seg_driver
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Parameter Settings for Inferred Entity Instance: ds18b20_driver:ds18b20_driver|lpm_mult:Mult0
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "seg_driver:u_seg_driver"
 25. Port Connectivity Checks: "ds18b20_driver:ds18b20_driver"
 26. Signal Tap Logic Analyzer Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 25 16:13:04 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; temp_detect                                     ;
; Top-level Entity Name              ; temp_detect                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,198                                           ;
;     Total combinational functions  ; 1,102                                           ;
;     Dedicated logic registers      ; 1,720                                           ;
; Total registers                    ; 1720                                            ;
; Total pins                         ; 17                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 46,080                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; temp_detect        ; temp_detect        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/binary2bcd.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/binary2bcd.v                                                       ;             ;
; ../rtl/temp_detect.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v                                                      ;             ;
; ../rtl/seg_driver.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v                                                       ;             ;
; ../rtl/ds18b20_driver.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_uv14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/altsyncram_uv14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld2d8f2ae3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                       ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/multcore.tdf                                                       ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/csa_add.inc                                                        ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                       ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/muleabz.inc                                                        ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                       ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                     ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                   ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                        ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                       ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/addcore.inc                                                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/look_add.inc                                                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                            ;             ;
; db/add_sub_ngh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_ngh.tdf                                                 ;             ;
; db/add_sub_rgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_rgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altshift.tdf                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,198         ;
;                                             ;               ;
; Total combinational functions               ; 1102          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 525           ;
;     -- 3 input functions                    ; 318           ;
;     -- <=2 input functions                  ; 259           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 939           ;
;     -- arithmetic mode                      ; 163           ;
;                                             ;               ;
; Total registers                             ; 1720          ;
;     -- Dedicated logic registers            ; 1720          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 17            ;
; Total memory bits                           ; 46080         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 1055          ;
; Total fan-out                               ; 10682         ;
; Average fan-out                             ; 3.61          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |temp_detect                                                                                                                            ; 1102 (1)            ; 1720 (0)                  ; 46080       ; 0            ; 0       ; 0         ; 17   ; 0            ; |temp_detect                                                                                                                                                                                                                                                                                                                                            ; temp_detect                       ; work         ;
;    |binary2bcd:u_binary2bcd|                                                                                                            ; 62 (62)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|binary2bcd:u_binary2bcd                                                                                                                                                                                                                                                                                                                    ; binary2bcd                        ; work         ;
;    |ds18b20_driver:ds18b20_driver|                                                                                                      ; 226 (185)           ; 119 (119)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver                                                                                                                                                                                                                                                                                                              ; ds18b20_driver                    ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver|lpm_mult:Mult0                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 41 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                            ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                            ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                   |add_sub_ngh:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                            ; add_sub_ngh                       ; work         ;
;    |seg_driver:u_seg_driver|                                                                                                            ; 62 (62)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|seg_driver:u_seg_driver                                                                                                                                                                                                                                                                                                                    ; seg_driver                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 624 (2)             ; 1393 (180)                ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 622 (0)             ; 1213 (0)                  ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 622 (88)            ; 1213 (438)                ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uv14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uv14:auto_generated                                                                                                                                                 ; altsyncram_uv14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 212 (1)             ; 466 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 180 (0)             ; 450 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 270 (270)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 180 (0)             ; 180 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 31 (31)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 166 (10)            ; 150 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                             ; cntr_kgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 90 (90)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_detect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uv14:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 90           ; 512          ; 90           ; 46080 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |temp_detect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |temp_detect|binary2bcd:u_binary2bcd|state_c ;
+---------------+--------------+---------------+---------------+
; Name          ; state_c.DONE ; state_c.SHIFT ; state_c.IDLE  ;
+---------------+--------------+---------------+---------------+
; state_c.IDLE  ; 0            ; 0             ; 0             ;
; state_c.SHIFT ; 0            ; 1             ; 1             ;
; state_c.DONE  ; 1            ; 0             ; 1             ;
+---------------+--------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |temp_detect|ds18b20_driver:ds18b20_driver|state_c                                                                                  ;
+----------------------+-----------------+-----------------+---------------+----------------------+-----------------+------------------+--------------+
; Name                 ; state_c.rd_byte ; state_c.rd_temp ; state_c.delay ; state_c.temp_convert ; state_c.wr_byte ; state_c.rom_skip ; state_c.init ;
+----------------------+-----------------+-----------------+---------------+----------------------+-----------------+------------------+--------------+
; state_c.init         ; 0               ; 0               ; 0             ; 0                    ; 0               ; 0                ; 0            ;
; state_c.rom_skip     ; 0               ; 0               ; 0             ; 0                    ; 0               ; 1                ; 1            ;
; state_c.wr_byte      ; 0               ; 0               ; 0             ; 0                    ; 1               ; 0                ; 1            ;
; state_c.temp_convert ; 0               ; 0               ; 0             ; 1                    ; 0               ; 0                ; 1            ;
; state_c.delay        ; 0               ; 0               ; 1             ; 0                    ; 0               ; 0                ; 1            ;
; state_c.rd_temp      ; 0               ; 1               ; 0             ; 0                    ; 0               ; 0                ; 1            ;
; state_c.rd_byte      ; 1               ; 0               ; 0             ; 0                    ; 0               ; 0                ; 1            ;
+----------------------+-----------------+-----------------+---------------+----------------------+-----------------+------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-----------------------------------------------+------------------------------------------------------+
; Register name                                 ; Reason for Removal                                   ;
+-----------------------------------------------+------------------------------------------------------+
; ds18b20_driver:ds18b20_driver|wr_data[2]      ; Stuck at VCC due to stuck port data_in               ;
; ds18b20_driver:ds18b20_driver|wr_data[0]      ; Stuck at GND due to stuck port data_in               ;
; ds18b20_driver:ds18b20_driver|bit_width[4]    ; Stuck at VCC due to stuck port data_in               ;
; ds18b20_driver:ds18b20_driver|bit_width[0..3] ; Stuck at GND due to stuck port data_in               ;
; ds18b20_driver:ds18b20_driver|wr_data[7]      ; Merged with ds18b20_driver:ds18b20_driver|wr_data[3] ;
; ds18b20_driver:ds18b20_driver|wr_data[4,5]    ; Merged with ds18b20_driver:ds18b20_driver|wr_data[1] ;
; ds18b20_driver:ds18b20_driver|state_c~11      ; Lost fanout                                          ;
; ds18b20_driver:ds18b20_driver|flow_cnt[3]     ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 12        ;                                                      ;
+-----------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                        ;
+--------------------------------------------+---------------------------+-------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------------------+---------------------------+-------------------------------------------+
; ds18b20_driver:ds18b20_driver|bit_width[4] ; Stuck at VCC              ; ds18b20_driver:ds18b20_driver|flow_cnt[3] ;
;                                            ; due to stuck port data_in ;                                           ;
+--------------------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1720  ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 726   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 667   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; seg_driver:u_seg_driver|seg_sel[1]                                                                                                                                                                                                                                                                                              ; 11      ;
; seg_driver:u_seg_driver|seg_sel[2]                                                                                                                                                                                                                                                                                              ; 10      ;
; seg_driver:u_seg_driver|seg_sel[3]                                                                                                                                                                                                                                                                                              ; 13      ;
; seg_driver:u_seg_driver|seg_sel[4]                                                                                                                                                                                                                                                                                              ; 11      ;
; seg_driver:u_seg_driver|seg_sel[5]                                                                                                                                                                                                                                                                                              ; 10      ;
; seg_driver:u_seg_driver|seg_dig[0]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[1]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[2]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[3]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[4]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[5]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[6]                                                                                                                                                                                                                                                                                              ; 1       ;
; seg_driver:u_seg_driver|seg_dig[7]                                                                                                                                                                                                                                                                                              ; 1       ;
; ds18b20_driver:ds18b20_driver|cnt_1us_en                                                                                                                                                                                                                                                                                        ; 22      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |temp_detect|ds18b20_driver:ds18b20_driver|wr_cnt[1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |temp_detect|ds18b20_driver:ds18b20_driver|rd_cnt[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data2[3]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data4[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data4[3]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data0[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data5[1]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data6[2]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |temp_detect|binary2bcd:u_binary2bcd|data1[3]          ;
; 64:1               ; 3 bits    ; 126 LEs       ; 30 LEs               ; 96 LEs                 ; Yes        ; |temp_detect|seg_driver:u_seg_driver|disp_num[1]       ;
; 48:1               ; 2 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |temp_detect|ds18b20_driver:ds18b20_driver|flow_cnt[1] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |temp_detect|ds18b20_driver:ds18b20_driver|Selector22  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20_driver:ds18b20_driver ;
+----------------+----------------------+------------------------------------+
; Parameter Name ; Value                ; Type                               ;
+----------------+----------------------+------------------------------------+
; CLK_1us        ; 11001                ; Unsigned Binary                    ;
; DELAY_TIME     ; 01111010000100100000 ; Unsigned Binary                    ;
+----------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: binary2bcd:u_binary2bcd ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DIN_W          ; 21    ; Signed Integer                              ;
; DOUT_W         ; 28    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_driver:u_seg_driver ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; TIME_SCAN      ; 5000  ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 90                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 90                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 293                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 90                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds18b20_driver:ds18b20_driver|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 11           ; Untyped                       ;
; LPM_WIDTHB                                     ; 10           ; Untyped                       ;
; LPM_WIDTHP                                     ; 21           ; Untyped                       ;
; LPM_WIDTHR                                     ; 21           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; ds18b20_driver:ds18b20_driver|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                           ;
;     -- LPM_WIDTHB                     ; 10                                           ;
;     -- LPM_WIDTHP                     ; 21                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                          ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "seg_driver:u_seg_driver" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; seg_point[5..4] ; Input ; Info     ; Stuck at VCC   ;
; seg_point[2..0] ; Input ; Info     ; Stuck at VCC   ;
; seg_point[3]    ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ds18b20_driver:ds18b20_driver" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 90                  ; 90               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 106                         ;
; cycloneiii_ff         ; 236                         ;
;     CLR               ; 86                          ;
;     CLR SCLR          ; 47                          ;
;     ENA               ; 17                          ;
;     ENA CLR           ; 86                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 364                         ;
;     arith             ; 78                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 29                          ;
;     normal            ; 286                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 161                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                       ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+
; Name                                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                    ; Details ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+
; binary2bcd:u_binary2bcd|bcd_dout[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[0]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[0]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[10]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[10]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[11]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[11]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[12]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[12]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[13]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[13]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[14]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[14]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[15]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[15]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[16]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[16]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[17]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[17]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[18]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[18]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[19]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[19]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[1]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[1]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[20]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[20]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[21]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[21]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[22]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[22]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[23]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[23]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[24]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[24]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[25]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[25]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[26]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[26]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[27]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[27]                 ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[2]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[2]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[3]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[3]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[4]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[4]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[5]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[5]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[6]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[6]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[7]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[7]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[8]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[8]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[9]                  ; N/A     ;
; binary2bcd:u_binary2bcd|bcd_dout[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; binary2bcd:u_binary2bcd|bcd_dout[9]                  ; N/A     ;
; dq                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dq                                                   ; N/A     ;
; dq                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dq                                                   ; N/A     ;
; ds18b20_driver:ds18b20_driver|clk_1us              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|clk_1us                ; N/A     ;
; ds18b20_driver:ds18b20_driver|clk_1us              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|clk_1us                ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[0]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[0]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[1]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[1]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[2]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[2]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[3]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[3]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[4]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt[4]                 ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[0]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[0]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[10]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[10]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[11]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[11]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[12]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[12]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[13]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[13]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[14]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[14]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[15]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[15]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[16]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[16]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[17]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[17]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[18]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[18]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[19]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[19]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[1]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[1]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[2]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[2]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[3]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[3]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[4]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[4]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[5]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[5]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[6]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[6]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[7]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[7]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[8]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[8]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[9]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us[9]             ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us_en           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us_en~_wirecell   ; N/A     ;
; ds18b20_driver:ds18b20_driver|cnt_1us_en           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|cnt_1us_en~_wirecell   ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[0]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[0]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[1]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[1]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[2]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|flow_cnt[2]            ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                  ; N/A     ;
; ds18b20_driver:ds18b20_driver|flow_cnt[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                  ; N/A     ;
; ds18b20_driver:ds18b20_driver|init_done            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|init_done              ; N/A     ;
; ds18b20_driver:ds18b20_driver|init_done            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|init_done              ; N/A     ;
; ds18b20_driver:ds18b20_driver|st_done              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|st_done                ; N/A     ;
; ds18b20_driver:ds18b20_driver|st_done              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|st_done                ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.delay        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.delay          ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.delay        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.delay          ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.init         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.init~_wirecell ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.init         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.init~_wirecell ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rd_byte      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rd_byte        ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rd_byte      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rd_byte        ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rd_temp      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rd_temp        ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rd_temp      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rd_temp        ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rom_skip     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rom_skip       ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.rom_skip     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.rom_skip       ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.temp_convert ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.temp_convert   ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.temp_convert ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.temp_convert   ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.wr_byte      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.wr_byte        ; N/A     ;
; ds18b20_driver:ds18b20_driver|state_c.wr_byte      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|state_c.wr_byte        ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[0]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[0]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[10]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[10]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[11]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[11]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[12]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[12]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[13]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[13]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[14]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[14]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[15]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[15]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[16]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[16]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[17]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[17]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[18]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[18]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[19]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[19]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[1]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[1]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[20]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[20]          ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[2]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[2]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[3]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[3]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[4]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[4]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[5]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[5]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[6]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[6]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[7]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[7]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[8]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[8]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[9]           ; N/A     ;
; ds18b20_driver:ds18b20_driver|temp_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ds18b20_driver:ds18b20_driver|temp_data[9]           ; N/A     ;
; sys_clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                              ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Feb 25 16:12:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off temp_detect -c temp_detect
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/binary2bcd.v
    Info (12023): Found entity 1: binary2bcd File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/binary2bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/lcd12864.v
    Info (12023): Found entity 1: lcd12864 File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/lcd12864.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/temp_detect.v
    Info (12023): Found entity 1: temp_detect File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_driver File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/ds18b20_driver.v
    Info (12023): Found entity 1: ds18b20_driver File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/param.v
Info (12127): Elaborating entity "temp_detect" for the top level hierarchy
Info (12128): Elaborating entity "ds18b20_driver" for hierarchy "ds18b20_driver:ds18b20_driver" File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v Line: 39
Info (12128): Elaborating entity "binary2bcd" for hierarchy "binary2bcd:u_binary2bcd" File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v Line: 48
Info (12128): Elaborating entity "seg_driver" for hierarchy "seg_driver:u_seg_driver" File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v Line: 59
Warning (10230): Verilog HDL assignment warning at seg_driver.v(47): truncated value with size 32 to match size of target (13) File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uv14.tdf
    Info (12023): Found entity 1: altsyncram_uv14 File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/altsyncram_uv14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/mux_0tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_h6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.25.16:12:52 Progress: Loading sld2d8f2ae3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ds18b20_driver:ds18b20_driver|Mult0" File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v Line: 339
Info (12130): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v Line: 339
Info (12133): Instantiated megafunction "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" with the following parameter: File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v Line: 339
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_rgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ds18b20_driver:ds18b20_driver|lpm_mult:Mult0" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (13000): Registers with preset signals will power-up high File: C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/output_files/temp_detect.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 213 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2223 logic cells
    Info (21064): Implemented 90 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Fri Feb 25 16:13:04 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/output_files/temp_detect.map.smsg.


