-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_FirRdyLogic_block3.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_FirRdyLogic_block3
-- Source Path: ltehdlDownlinkSyncDemod/Sync Signal Search/PSS Searcher/Correlators/PSSXCorr1/C/FirRdyLogic
-- Hierarchy Level: 8
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_FirRdyLogic_block3 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- ufix17
        validIn                           :   IN    std_logic;
        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- ufix17
        dinVldSM                          :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_FirRdyLogic_block3;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_FirRdyLogic_block3 IS

  -- Functions
  -- HDLCODER_TO_STDLOGIC 
  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
  BEGIN
    IF arg THEN
      RETURN '1';
    ELSE
      RETURN '0';
    END IF;
  END FUNCTION;


  -- Signals
  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL firRdy_xdin                      : signed(16 DOWNTO 0);  -- sfix17
  SIGNAL firRdy_xdinVld                   : std_logic;
  SIGNAL firRdy_state                     : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL firRdy_readyReg                  : std_logic;
  SIGNAL firRdy_count                     : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL firRdy_xdin_next                 : signed(16 DOWNTO 0);  -- sfix17_En15
  SIGNAL firRdy_xdinVld_next              : std_logic;
  SIGNAL firRdy_state_next                : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL firRdy_readyReg_next             : std_logic;
  SIGNAL firRdy_count_next                : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL readySM                          : std_logic;
  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En15

BEGIN
  dataIn_signed <= signed(dataIn);

  -- rdyLogic
  firRdy_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        firRdy_state <= to_unsigned(16#0#, 3);
        firRdy_xdin <= to_signed(16#00000#, 17);
        firRdy_xdinVld <= '0';
        firRdy_readyReg <= '1';
        firRdy_count <= to_unsigned(16#00#, 5);
      ELSIF enb = '1' THEN
        firRdy_xdin <= firRdy_xdin_next;
        firRdy_xdinVld <= firRdy_xdinVld_next;
        firRdy_state <= firRdy_state_next;
        firRdy_readyReg <= firRdy_readyReg_next;
        firRdy_count <= firRdy_count_next;
      END IF;
    END IF;
  END PROCESS firRdy_process;

  firRdy_output : PROCESS (dataIn_signed, firRdy_count, firRdy_readyReg, firRdy_state, firRdy_xdin,
       firRdy_xdinVld, validIn)
    VARIABLE out2 : std_logic;
  BEGIN
    firRdy_xdin_next <= firRdy_xdin;
    firRdy_xdinVld_next <= firRdy_xdinVld;
    firRdy_state_next <= firRdy_state;
    firRdy_readyReg_next <= firRdy_readyReg;
    firRdy_count_next <= firRdy_count;
    CASE firRdy_state IS
      WHEN "000" =>
        dinSM_tmp <= dataIn_signed;
        out2 := validIn;
        firRdy_state_next <= to_unsigned(16#0#, 3);
        firRdy_readyReg_next <= '1';
        firRdy_xdin_next <= to_signed(16#00000#, 17);
        firRdy_xdinVld_next <= '0';
        IF validIn = '1' THEN 
          firRdy_state_next <= to_unsigned(16#1#, 3);
          firRdy_readyReg_next <= '0';
        END IF;
      WHEN "001" =>
        dinSM_tmp <= to_signed(16#00000#, 17);
        out2 := '0';
        firRdy_state_next <= to_unsigned(16#3#, 3);
        IF validIn = '1' THEN 
          firRdy_state_next <= to_unsigned(16#2#, 3);
          firRdy_xdin_next <= dataIn_signed;
          firRdy_xdinVld_next <= '1';
        END IF;
      WHEN "010" =>
        dinSM_tmp <= to_signed(16#00000#, 17);
        out2 := '0';
        firRdy_state_next <= to_unsigned(16#2#, 3);
        IF firRdy_count = to_unsigned(16#1F#, 5) THEN 
          firRdy_state_next <= to_unsigned(16#4#, 3);
        END IF;
        firRdy_readyReg_next <= '0';
      WHEN "011" =>
        IF firRdy_count = to_unsigned(16#1F#, 5) THEN 
          firRdy_readyReg_next <= '1';
          firRdy_state_next <= to_unsigned(16#0#, 3);
        END IF;
        dinSM_tmp <= to_signed(16#00000#, 17);
        out2 := '0';
      WHEN "100" =>
        firRdy_state_next <= to_unsigned(16#3#, 3);
        dinSM_tmp <= firRdy_xdin;
        out2 := firRdy_xdinVld;
        firRdy_xdin_next <= dataIn_signed;
        firRdy_xdinVld_next <= validIn;
      WHEN OTHERS => 
        dinSM_tmp <= to_signed(16#00000#, 17);
        out2 := '0';
        firRdy_state_next <= to_unsigned(16#0#, 3);
        firRdy_xdin_next <= to_signed(16#00000#, 17);
        firRdy_xdinVld_next <= '0';
        firRdy_readyReg_next <= '1';
    END CASE;
    IF ((validIn OR hdlcoder_to_stdlogic(firRdy_count > to_unsigned(16#00#, 5))) OR out2) = '1' THEN 
      IF firRdy_count = to_unsigned(16#1F#, 5) THEN 
        firRdy_count_next <= to_unsigned(16#00#, 5);
      ELSE 
        firRdy_count_next <= firRdy_count + to_unsigned(16#01#, 5);
      END IF;
    END IF;
    readySM <= firRdy_readyReg;
    dinVldSM <= out2;
  END PROCESS firRdy_output;


  dinSM <= std_logic_vector(dinSM_tmp);

END rtl;

