# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/cci_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/cci_reg.h" 2
/**
  ******************************************************************************
  * @file    cci_reg.h
  * @version V1.0
  * @date    2021-07-14
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __CCI_REG_H__ 

# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h" 1

#define __BL808_H__ 

/** @addtogroup Configuration_section_for_RISCV
  * @{
  */

/**
  * @brief Configuration of the Processor and Core Peripherals
   */

#define CORE_ID_ADDRESS (0xF0000000)
#define CORE_ID_M0 (0xE9070000)
#define CORE_ID_D0 (0xDEAD5500)
#define CORE_ID_LP (0xDEADE902)

#define CORE_M0_JTAG_TCK_PIN (GLB_GPIO_PIN_27)
#define CORE_M0_JTAG_TMS_PIN (GLB_GPIO_PIN_28)
#define CORE_M0_JTAG_TCK_FUNC (GPIO_FUN_M_CJTAG)
#define CORE_M0_JTAG_TMS_FUNC (GPIO_FUN_M_CJTAG)

#define IPC_SYNC_ADDR1 0x40000000
#define IPC_SYNC_ADDR2 0x40000004
#define IPC_SYNC_FLAG 0x12345678

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */
# 42 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
#define IRQ_NUM_BASE 16


/**
 * @brief BL808 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
# 63 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    SSOFT_IRQn = 1, /*!< 1 RISCV supervisor software Interrupt                             */
    MSOFT_IRQn = 3, /*!< 3 RISCV machine software Interrupt                                */
    STIME_IRQn = 5, /*!< 5 RISCV supervisor time Interrupt                                 */
    MTIME_IRQn = 7, /*!< 7 RISCV machine time Interrupt                                    */
    SEXT_IRQn = 9, /*!< 9 RISCV S-mode external  Interrupt                                */
    MEXT_IRQn = 11, /*!< 11 RISCV M-mode external  Interrupt                               */
    CLIC_SOFT_PEND_IRQn = 12, /*!< 12 RISCV CLIC software pending  Interrupt                         */
# 78 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    /******  BL808 specific Interrupt Numbers **********************************************************************/
    BMX_MCU_BUS_ERR_IRQn = 16 + 0, /*!< bmx mcu bus_err_int Interrupt                                     */
    BMX_MCU_TO_IRQn = 16 + 1, /*!< bmx_timeout_int|mcu_timeout_int Interrupt                         */
    M0_RESERVED2_IRQn = 16 + 2, /*!< reserved Interrupt                                                */
    IPC_M0_IRQn = 16 + 3, /*!< ipc0_m0_irq Interrupt                                             */
    AUDIO_IRQn = 16 + 4, /*!< Audio Interrupt                                                   */
    RF_TOP_INT0_IRQn = 16 + 5, /*!< RF_TOP_INT0 Interrupt                                             */
    RF_TOP_INT1_IRQn = 16 + 6, /*!< RF_TOP_INT1 Interrupt                                             */
    LZ4D_IRQn = 16 + 7, /*!< LZ4 decompressor Interrupt                                        */
    GAUGE_ITF_IRQn = 16 + 8, /*!< gauge_itf_int Interrupt                                           */
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9, /*!< sec_eng_id1 Interrupt                                             */
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10, /*!< sec_eng_id0 Interrupt                                             */
    SEC_ENG_ID1_CDET_IRQn = 16 + 11, /*!< sec_eng_id1_cdet  Interrupt                                       */
    SEC_ENG_ID0_CDET_IRQn = 16 + 12, /*!< sec_eng_id0_cdet Interrupt                                        */
    SF_CTRL_ID1_IRQn = 16 + 13, /*!< sf_ctrl_id1 Interrupt                                             */
    SF_CTRL_ID0_IRQn = 16 + 14, /*!< sf_ctrl_id0 Interrupt                                             */
    DMA0_ALL_IRQn = 16 + 15, /*!< DMA0_INTR_ALL Interrupt                                           */
    DMA1_ALL_IRQn = 16 + 16, /*!< DMA1_INTR_ALL Interrupt                                           */
    SDH_IRQn = 16 + 17, /*!< sdh Interrupt                                                     */
    MM_ALL_IRQn = 16 + 18, /*!< MM System All Interrupt                                           */
    IRTX_IRQn = 16 + 19, /*!< IR TX Interrupt                                                   */
    IRRX_IRQn = 16 + 20, /*!< IR RX Interrupt                                                   */
    USB_IRQn = 16 + 21, /*!< USB  Interrupt                                                    */
    AUPDM_TOUCH_IRQn = 16 + 22, /*!< aupdm_touch_int Interrupt                                         */
    M0_RESERVED23_IRQn = 16 + 23, /*!< reserved Interrupt                                                */
    EMAC_IRQn = 16 + 24, /*!< EMAC  Interrupt                                                   */
    GPADC_DMA_IRQn = 16 + 25, /*!< GPADC_DMA Interrupt                                               */
    EFUSE_IRQn = 16 + 26, /*!< Efuse Interrupt                                                   */
    SPI0_IRQn = 16 + 27, /*!< SPI0  Interrupt                                                   */
    UART0_IRQn = 16 + 28, /*!< UART0 Interrupt                                                   */
    UART1_IRQn = 16 + 29, /*!< UART1 Interrupt                                                   */
    UART2_IRQn = 16 + 30, /*!< UART2 Interrupt                                                   */
    GPIO_DMA_IRQn = 16 + 31, /*!< GPIO DMA Interrupt                                                */
    I2C0_IRQn = 16 + 32, /*!< I2C0  Interrupt                                                   */
    PWM_IRQn = 16 + 33, /*!< PWM Interrupt                                                     */
    IPC_RSVD_IRQn = 16 + 34, /*!< ipc reserved Interrupt                                            */
    IPC_LP_IRQn = 16 + 35, /*!< ipc lp_irq Interrupt                                              */
    TIMER0_CH0_IRQn = 16 + 36, /*!< Timer0 Channel 0 Interrupt                                        */
    TIMER0_CH1_IRQn = 16 + 37, /*!< Timer0 Channel 1 Interrupt                                        */
    TIMER0_WDT_IRQn = 16 + 38, /*!< Timer0 Watch Dog Interrupt                                        */
    I2C1_IRQn = 16 + 39, /*!< I2C1  Interrupt                                                   */
    I2S_IRQn = 16 + 40, /*!< I2S  Interrupt                                                    */
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41, /*!< ana_ocp_out_to_cpu_irq0 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42, /*!< ana_ocp_out_to_cpu_irq1 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_2_IRQn = 16 + 43, /*!< ana_ocp_out_to_cpu_irq2 Interrupt                                 */
    GPIO_INT0_IRQn = 16 + 44, /*!< GPIO Interrupt                                                    */
    DM_IRQn = 16 + 45, /*!< DM Interrupt                                                      */
    BT_IRQn = 16 + 46, /*!< BT Interrupt                                                      */
    M154_REQ_ACK_IRQn = 16 + 47, /*!< M154 req enh ack Interrupt                                        */
    M154_INT_IRQn = 16 + 48, /*!< M154 Interrupt                                                    */
    M154_AES_IRQn = 16 + 49, /*!< m154 aes Interrupt                                                */
    PDS_WAKEUP_IRQn = 16 + 50, /*!< PDS Wakeup Interrupt                                              */
    HBN_OUT0_IRQn = 16 + 51, /*!< Hibernate out 0 Interrupt                                         */
    HBN_OUT1_IRQn = 16 + 52, /*!< Hibernate out 1 Interrupt                                         */
    BOR_IRQn = 16 + 53, /*!< BOR Interrupt                                                     */
    WIFI_IRQn = 16 + 54, /*!< WIFI To CPU Interrupt                                             */
    BZ_PHY_INT_IRQn = 16 + 55, /*!< BZ phy Interrupt                                                  */
    BLE_IRQn = 16 + 56, /*!< BLE Interrupt                                                     */
    MAC_TXRX_TIMER_IRQn = 16 + 57, /*!< MAC Tx Rx Timer Interrupt                                         */
    MAC_TXRX_MISC_IRQn = 16 + 58, /*!< MAC Tx Rx Misc Interrupt                                          */
    MAC_RX_TRG_IRQn = 16 + 59, /*!< MAC Rx Trigger Interrupt                                          */
    MAC_TX_TRG_IRQn = 16 + 60, /*!< MAC tx Trigger Interrupt                                          */
    MAC_GEN_IRQn = 16 + 61, /*!< MAC Gen Interrupt                                                 */
    MAC_PORT_TRG_IRQn = 16 + 62, /*!< MAC Prot Trigger Interrupt                                        */
    WIFI_IPC_PUBLIC_IRQn = 16 + 63, /*!< WIFI Ipc Interrupt                                                */
    IRQn_LAST,
# 217 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
} IRQn_Type;

/* Add following macro definition in order to pass the compilation */

#define BMX_DSP_BUS_ERR_IRQn (IRQn_LAST)
#define D0_RESERVED1_IRQn (IRQn_LAST)
#define D0_RESERVED2_IRQn (IRQn_LAST)
#define UART3_IRQn (IRQn_LAST)
#define I2C2_IRQn (IRQn_LAST)
#define I2C3_IRQn (IRQn_LAST)
#define SPI1_IRQn (IRQn_LAST)
#define D0_RESERVED4_IRQn (IRQn_LAST)
#define D0_RESERVED5_IRQn (IRQn_LAST)
#define SEOF_INT0_IRQn (IRQn_LAST)
#define SEOF_INT1_IRQn (IRQn_LAST)
#define SEOF_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT0_IRQn (IRQn_LAST)
#define DVP2BUS_INT1_IRQn (IRQn_LAST)
#define DVP2BUS_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT3_IRQn (IRQn_LAST)
#define H264_BS_IRQn (IRQn_LAST)
#define H264_FRAME_IRQn (IRQn_LAST)
#define H264_SEQ_DONE_IRQn (IRQn_LAST)
#define MJPEG_IRQn (IRQn_LAST)
#define H264_S_BS_IRQn (IRQn_LAST)
#define H264_S_FRAME_IRQn (IRQn_LAST)
#define H264_S_SEQ_DONE_IRQn (IRQn_LAST)
#define DMA2_INT0_IRQn (IRQn_LAST)
#define DMA2_INT1_IRQn (IRQn_LAST)
#define DMA2_INT2_IRQn (IRQn_LAST)
#define DMA2_INT3_IRQn (IRQn_LAST)
#define DMA2_INT4_IRQn (IRQn_LAST)
#define DMA2_INT5_IRQn (IRQn_LAST)
#define DMA2_INT6_IRQn (IRQn_LAST)
#define DMA2_INT7_IRQn (IRQn_LAST)
#define SDH_MMC1_IRQn (IRQn_LAST)
#define SDH_MMC3_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP1_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP3_IRQn (IRQn_LAST)
#define EMAC2_IRQn (IRQn_LAST)
#define MIPI_CSI_IRQn (IRQn_LAST)
#define IPC_D0_IRQn (IRQn_LAST)
#define APU_IRQn (IRQn_LAST)
#define MJDEC_IRQn (IRQn_LAST)
#define DVP2BUS_INT4_IRQn (IRQn_LAST)
#define DVP2BUS_INT5_IRQn (IRQn_LAST)
#define DVP2BUS_INT6_IRQn (IRQn_LAST)
#define DVP2BUS_INT7_IRQn (IRQn_LAST)
#define DMA2D_INT0_IRQn (IRQn_LAST)
#define DMA2D_INT1_IRQn (IRQn_LAST)
#define DISPLAY_IRQn (IRQn_LAST)
#define SEOF_INT3_IRQn (IRQn_LAST)
#define RESERVED1_IRQn (IRQn_LAST)
#define RESERVED2_IRQn (IRQn_LAST)
#define OSD_IRQn (IRQn_LAST)
#define DBI_IRQn (IRQn_LAST)
#define D0_RESERVED6_IRQn (IRQn_LAST)
#define OSDA_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSDB_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSD_PB_IRQn (IRQn_LAST)
#define D0_RESERVED7_IRQn (IRQn_LAST)
#define MIPI_DSI_IRQn (IRQn_LAST)
#define D0_RESERVED8_IRQn (IRQn_LAST)
#define TIMER1_CH0_IRQn (IRQn_LAST)
#define TIMER1_CH1_IRQn (IRQn_LAST)
#define TIMER1_WDT_IRQn (IRQn_LAST)
#define WL_ALL_IRQn (IRQn_LAST)
#define PDS_IRQn (IRQn_LAST)
# 352 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
/**
 * @brief BL808 Memory Map Definitions
 */
#define BL808_OCRAM_BASE (0x22020000)
#define BL808_OCRAM_END (0x22020000 + 64 * 1024)
#define BL808_OCRAM_CACHEABLE_BASE (0x62020000)
#define BL808_OCRAM_CACHEABLE_END (0x62020000 + 64 * 1024)

#define BL808_WRAM_BASE (0x22030000)
#define BL808_WRAM_END (0x22030000 + 160 * 1024)
#define BL808_WRAM_CACHEABLE_BASE (0x62030000)
#define BL808_WRAM_CACHEABLE_END (0x62030000 + 160 * 1024)

#define BL808_MCU_ALLRAM_BASE (0x22020000)
#define BL808_MCU_ALLRAM_END (0x22020000 + 64 * 1024 + 160 * 1024)
#define BL808_MCU_ALLRAM_CACHEABLE_BASE (0x62020000)
#define BL808_MCU_ALLRAM_CACHEABLE_END (0x62020000 + 64 * 1024 + 160 * 1024)

#define BL808_DRAM_BASE (0x3EF80000)
#define BL808_DRAM_END (0x3EF80000 + 512 * 1024)
#define BL808_DRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_DRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024)

#define BL808_VRAM_BASE (0x3F000000)
#define BL808_VRAM_END (0x3F000000 + 32 * 1024)
#define BL808_VRAM_CACHEABLE_BASE (0x7F000000)
#define BL808_VRAM_CACHEABLE_END (0x7F000000 + 32 * 1024)

#define BL808_MM_ALLRAM_BASE (0x3EF80000)
#define BL808_MM_ALLRAM_END (0x3EF80000 + 512 * 1024 + 32 * 1024)
#define BL808_MM_ALLRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_ALLRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 32 * 1024)

#define BL808_FLASH_XIP_BASE (0x58000000)
#define BL808_FLASH_XIP_END (0x58000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_BASE (0x5C000000)
#define BL808_FLASH2_XIP_END (0x5C000000 + 64 * 1024 * 1024)
#define BL808_FLASH_XIP_REMAP0_BASE (0xD8000000)
#define BL808_FLASH_XIP_REMAP0_END (0xD8000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_REMAP0_BASE (0xDC000000)
#define BL808_FLASH2_XIP_REMAP0_END (0xDC000000 + 64 * 1024 * 1024)

#define BL808_MM_WHOLERAM_BASE (0x3EF80000)
#define BL808_MM_WHOLERAM_END (0x3EF80000 + 512 * 1024 + 96 * 1024)
#define BL808_MM_WHOLERAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_WHOLERAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 96 * 1024)

/*@} end of group Memory_Map_Section */

/* BL808 peripherals base address */
/* WLSYS */
#define GLB_BASE ((uint32_t)0x20000000)
#define MIX_BASE ((uint32_t)0x20001000)
#define GPIP_BASE ((uint32_t)0x20002000)
#define PHY_BASE ((uint32_t)0x20002800)
#define AGC_BASE ((uint32_t)0x20002c00)
#define SEC_DBG_BASE ((uint32_t)0x20003000)
#define SEC_ENG_BASE ((uint32_t)0x20004000)
#define TZ1_BASE ((uint32_t)0x20005000)
#define TZC_SEC_BASE ((uint32_t)0x20005000)
#define TZ2_BASE ((uint32_t)0x20006000)
#define TZC_NSEC_BASE ((uint32_t)0x20006000)
#define EFUSE_BASE ((uint32_t)0x20056000)
#define EF_DATA_BASE ((uint32_t)0x20056000)
#define EF_CTRL_BASE ((uint32_t)0x20056000)
#define CCI_BASE ((uint32_t)0x20008000)
#define MCU_MISC_BASE ((uint32_t)0x20009000)
#define L1C_BASE ((uint32_t)0x20009000)
#define UART0_BASE ((uint32_t)0x2000a000)
#define UART1_BASE ((uint32_t)0x2000a100)
#define SPI0_BASE ((uint32_t)0x2000a200)
#define I2C0_BASE ((uint32_t)0x2000a300)
#define PWM_BASE ((uint32_t)0x2000a400)
#define TIMER0_BASE ((uint32_t)0x2000a500)
#define IR_BASE ((uint32_t)0x2000a600)
#define CKS_BASE ((uint32_t)0x2000a700)
#define IPC0_BASE ((uint32_t)0x2000a800)
#define IPC1_BASE ((uint32_t)0x2000a840)
#define I2C1_BASE ((uint32_t)0x2000a900)
#define UART2_BASE ((uint32_t)0x2000aa00)
#define I2S_BASE ((uint32_t)0x2000ab00)
#define PDM0_BASE ((uint32_t)0x2000a000)
#define LZ4D_BASE ((uint32_t)0x2000ad00)
#define QSPI_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BUF_BASE ((uint32_t)0x2000b600)
#define DMA0_BASE ((uint32_t)0x2000c000)
#define PDS_BASE ((uint32_t)0x2000e000)
#define HBN_BASE ((uint32_t)0x2000f000)
#define AON_BASE ((uint32_t)0x2000f000)
#define EMI_MISC_BASE ((uint32_t)0x20050000)
#define PSRAM_CTRL_BASE ((uint32_t)0x20052000)
#define USB_BASE ((uint32_t)0x20072000)
#define AUDIO_BASE ((uint32_t)0x20055000)
#define SDH_BASE ((uint32_t)0x20060000)
#define EMAC_BASE ((uint32_t)0x20070000)
#define DMA1_BASE ((uint32_t)0x20071000)

/* MMSYS */
#define MM_MISC_BASE ((uint32_t)0x30000000)
#define DMA2_BASE ((uint32_t)0x30001000)
#define UART3_BASE ((uint32_t)0x30002000)
#define I2C2_BASE ((uint32_t)0x30003000)
#define I2C3_BASE ((uint32_t)0x30004000)
#define IPC2_BASE ((uint32_t)0x30005000)
#define DMA2D_BASE ((uint32_t)0x30006000)
#define CLKRST_CTRL_BASE ((uint32_t)0x30007000)
#define MM_GLB_BASE ((uint32_t)0x30007000)
#define SPI1_BASE ((uint32_t)0x30008000)
#define TIMER1_BASE ((uint32_t)0x30009000)
#define PSRAM_UHS_BASE ((uint32_t)0x3000f000)

/* SUBSYS */
#define SUB_MISC_BASE ((uint32_t)0x30010000)
#define SUB_BASE ((uint32_t)0x30011000)
#define DVP0_BASE ((uint32_t)0x30012000)
#define DVP1_BASE ((uint32_t)0x30012100)
#define DVP2_BASE ((uint32_t)0x30012200)
#define DVP3_BASE ((uint32_t)0x30012300)
#define DVP4_BASE ((uint32_t)0x30012400)
#define DVP5_BASE ((uint32_t)0x30012500)
#define DVP6_BASE ((uint32_t)0x30012600)
#define DVP7_BASE ((uint32_t)0x30012700)
#define DVP_TSRC0_BASE ((uint32_t)0x30012800)
#define DVP_TSRC1_BASE ((uint32_t)0x30012900)
#define AXI_CTRL_NR3D_BASE ((uint32_t)0x30012a00)
#define OSD_PROBE_BASE ((uint32_t)0x30012b00)
#define OSD_A_BASE ((uint32_t)0x30013000)
#define OSD_B_BASE ((uint32_t)0x30014000)
#define OSD_DP_BASE ((uint32_t)0x30015000)
#define OSD_BLEND0_OFFSET (0x000)
#define OSD_BLEND1_OFFSET (0x100)
#define OSD_BLEND2_OFFSET (0x200)
#define OSD_BLEND3_OFFSET (0x300)
#define OSD_DRAW_LOW_OFFSET (0x400)
#define OSD_DRAW_HIGH_OFFSET (0x504)
#define MIPI_BASE ((uint32_t)0x3001a000)
#define DBI_BASE ((uint32_t)0x3001b000)
#define DSI_BASE ((uint32_t)0x3001a100)
#define CSI_BASE ((uint32_t)0x3001a000)

/* CODEC_SUBSYS */
#define CODEC_MISC_BASE ((uint32_t)0x30020000)
#define MJPEG_BASE ((uint32_t)0x30021000)
#define VIDEO_BASE ((uint32_t)0x30022000)
#define MJPEG_DEC_BASE ((uint32_t)0x30023000)
#define BL_CNN_BASE ((uint32_t)0x30024000)

#define HBN_RAM_BASE ((uint32_t)0x20010000)

#define RF_BASE ((uint32_t)0x20001000)

typedef enum {
    BL_AHB_MASTER_CPU = 0x00,
    BL_AHB_MASTER_SDU = 0x01,
    BL_AHB_MASTER_SEC = 0x02,
    BL_AHB_MASTER_DMA = 0x03,
    BL_AHB_MASTER_CCI = 0x04,
    BL_AHB_MASTER_WIFI_PLATFORM = 0x05,
    BL_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    BL_AHB_MASTER_WIFI_PHY = 0x07,
    BL_AHB_MASTER_MAX = 0x08,
} BL_AHB_Master_Type;

typedef enum {
    BL_AHB_SLAVE1_GLB = 0x00, //cgen rsvd
    BL_AHB_SLAVE1_RF_TOP = 0x01, //swrst mix
    BL_AHB_SLAVE1_GPIP = 0x02,
    BL_AHB_SLAVE1_SEC_DBG = 0x03,
    BL_AHB_SLAVE1_SEC_ENG = 0x04,
    BL_AHB_SLAVE1_TZ = 0x05, //swrst tz1,cgen tz1+tz2
    BL_AHB_SLAVE1_RSVD6 = 0x06, //swrst tz2,
    BL_AHB_SLAVE1_EF_CTRL = 0x07,
    BL_AHB_SLAVE1_CCI = 0x08, //cgen rsvd
    BL_AHB_SLAVE1_L1C = 0x09, //cgen rsvd
    BL_AHB_SLAVE1_RSVD10 = 0x0A,
    BL_AHB_SLAVE1_SF_CTRL = 0x0B,
    BL_AHB_SLAVE1_DMA = 0x0C,
    BL_AHB_SLAVE1_SDU = 0x0D, //cgen rsvd
    BL_AHB_SLAVE1_PDS = 0x0E, //cgen rsvd
    BL_AHB_SLAVE1_RSVD15 = 0x0F,
    BL_AHB_SLAVE1_UART0 = 0x10,
    BL_AHB_SLAVE1_UART1 = 0x11,
    BL_AHB_SLAVE1_SPI = 0x12,
    BL_AHB_SLAVE1_I2C = 0x13,
    BL_AHB_SLAVE1_PWM = 0x14,
    BL_AHB_SLAVE1_TIMER = 0x15,
    BL_AHB_SLAVE1_IRR = 0x16,
    BL_AHB_SLAVE1_CKS = 0x17,
    BL_AHB_SLAVE1_QDEC = 0x18,
    BL_AHB_SLAVE1_KYS = 0x19,
    BL_AHB_SLAVE1_UART2 = 0x1A,
    BL_AHB_SLAVE1_RSVD27 = 0x1B,
    BL_AHB_SLAVE1_RSVD28 = 0x1C,
    BL_AHB_SLAVE1_RSVD29 = 0x1D,
    BL_AHB_SLAVE1_RSVD30 = 0x1E,
    BL_AHB_SLAVE1_RSVD31 = 0x1F,
    BL_AHB_SLAVE1_MAX = 0x20,
    BL_AHB_SLAVE1_GPADC = 0x21, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_GPDAC = 0x22, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_I2S = 0x23, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_CAM = 0x24, /* not used for cgen and swrst */
} BL_AHB_Slave1_Type;

typedef enum {
    BL_AHB_SLAVE2_RSVD0 = 0x00,
    BL_AHB_SLAVE2_RSVD1 = 0x01,
    BL_AHB_SLAVE2_RSVD2 = 0x02,
    BL_AHB_SLAVE2_RSVD3 = 0x03,
    BL_AHB_SLAVE2_WIFI = 0x04,
    BL_AHB_SLAVE2_RSVD5 = 0x05,
    BL_AHB_SLAVE2_RSVD6 = 0x06,
    BL_AHB_SLAVE2_RSVD7 = 0x07,
    BL_AHB_SLAVE2_BT_BLE = 0x08,
    BL_AHB_SLAVE2_M154 = 0x09,
    BL_AHB_SLAVE2_BT_BLE2 = 0x0A,
    BL_AHB_SLAVE2_M1542 = 0x0B,
    BL_AHB_SLAVE2_RSVD12 = 0x0C,
    BL_AHB_SLAVE2_RSVD13 = 0x0D,
    BL_AHB_SLAVE2_RSVD14 = 0x0E,
    BL_AHB_SLAVE2_RSVD15 = 0x0F,
    BL_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    BL_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    BL_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    BL_AHB_SLAVE2_EXT_USB = 0x13,
    BL_AHB_SLAVE2_EXT_MIX2 = 0x14,
    BL_AHB_SLAVE2_EXT_AUDIO = 0x15,
    BL_AHB_SLAVE2_EXT_SDH = 0x16,
    BL_AHB_SLAVE2_EXT_EMAC = 0x17,
    BL_AHB_SLAVE2_EXT_DMA2 = 0x18,
    BL_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    BL_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    BL_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    BL_AHB_SLAVE2_MAX = 0x1C,
} BL_AHB_Slave2_Type;

typedef enum {
    BL_AHB_SLAVE3_WIFIPLL_240M = 0x00,
    BL_AHB_SLAVE3_CPUPLL_120M = 0x01,
    BL_AHB_SLAVE3_CPUPLL_300M = 0x02,
    BL_AHB_SLAVE3_CPUPLL_600M = 0x03,
    BL_AHB_SLAVE3_MAX = 0x04,
} BL_AHB_Slave3_Type;

typedef enum {
    BL_AHB_SEC_ENG_AES0 = 0,
    BL_AHB_SEC_ENG_AES1,
    BL_AHB_SEC_ENG_SHA0,
    BL_AHB_SEC_ENG_SHA1,
} BL_AHB_Sec_Eng_Type;

typedef enum {
    BL_AHB_DMA0_CH0 = 0,
    BL_AHB_DMA0_CH1,
    BL_AHB_DMA0_CH2,
    BL_AHB_DMA0_CH3,
    BL_AHB_DMA0_CH4,
    BL_AHB_DMA0_CH5,
    BL_AHB_DMA0_CH6,
    BL_AHB_DMA0_CH7,
} BL_AHB_DMA0_CHNL_Type;

typedef enum {
    BL_CORE_MASTER_IBUS_CPU = 0,
    BL_CORE_MASTER_DBUS_CPU,
    BL_CORE_MASTER_BUS_S2F,
    BL_CORE_MASTER_MAX,
} BL_Core_Master_Type;

typedef enum {
    BL_CORE_SLAVE0_DTCM_CPU = 0,
    BL_CORE_SLAVE0_MAX,
} BL_Core_Slave0_Type;

typedef enum {
    BL_CORE_SLAVE1_XIP_CPU = 0,
    BL_CORE_SLAVE1_ITCM_CPU,
    BL_CORE_SLAVE1_ROM,
    BL_CORE_SLAVE1_MAX,
} BL_Core_Slave1_Type;

typedef enum {
    BL_CORE_SLAVE2_F2S = 0,
    BL_CORE_SLAVE2_MAX,
} BL_Core_Slave2_Type;

/**
  * @}
  */
//#include <stdint.h>
// /* ARM CPU include files */
// #ifdef ARCH_ARM
// #ifdef CPU_AP_CM4
// #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
// #endif
// #ifdef CPU_NP_CM0
// #include "core_cm0.h" /* Cortex-M0 processor and core peripherals */
// #endif
// #endif
// /* RISCV CPU include files */
// #ifdef ARCH_RISCV
// #ifdef __GNUC__
// #include <csi_core.h>
// #endif
// #endif
# 40 "../bouffalo_drivers/soc/bl808/std/include/hardware/cci_reg.h" 2

/* 0x0 : cci_cfg */
#define CCI_CFG_OFFSET (0x0)
#define CCI_EN CCI_EN
#define CCI_EN_POS (0U)
#define CCI_EN_LEN (1U)
#define CCI_EN_MSK (((1U << CCI_EN_LEN) - 1) << CCI_EN_POS)
#define CCI_EN_UMSK (~(((1U << CCI_EN_LEN) - 1) << CCI_EN_POS))
#define CCI_SLV_SEL_CCI2 CCI_SLV_SEL_CCI2
#define CCI_SLV_SEL_CCI2_POS (1U)
#define CCI_SLV_SEL_CCI2_LEN (1U)
#define CCI_SLV_SEL_CCI2_MSK (((1U << CCI_SLV_SEL_CCI2_LEN) - 1) << CCI_SLV_SEL_CCI2_POS)
#define CCI_SLV_SEL_CCI2_UMSK (~(((1U << CCI_SLV_SEL_CCI2_LEN) - 1) << CCI_SLV_SEL_CCI2_POS))
#define CCI_MAS_SEL_CCI2 CCI_MAS_SEL_CCI2
#define CCI_MAS_SEL_CCI2_POS (2U)
#define CCI_MAS_SEL_CCI2_LEN (1U)
#define CCI_MAS_SEL_CCI2_MSK (((1U << CCI_MAS_SEL_CCI2_LEN) - 1) << CCI_MAS_SEL_CCI2_POS)
#define CCI_MAS_SEL_CCI2_UMSK (~(((1U << CCI_MAS_SEL_CCI2_LEN) - 1) << CCI_MAS_SEL_CCI2_POS))
#define CCI_MAS_HW_MODE CCI_MAS_HW_MODE
#define CCI_MAS_HW_MODE_POS (3U)
#define CCI_MAS_HW_MODE_LEN (1U)
#define CCI_MAS_HW_MODE_MSK (((1U << CCI_MAS_HW_MODE_LEN) - 1) << CCI_MAS_HW_MODE_POS)
#define CCI_MAS_HW_MODE_UMSK (~(((1U << CCI_MAS_HW_MODE_LEN) - 1) << CCI_MAS_HW_MODE_POS))
#define CCI_REG_M_CCI_SCLK_EN CCI_REG_M_CCI_SCLK_EN
#define CCI_REG_M_CCI_SCLK_EN_POS (4U)
#define CCI_REG_M_CCI_SCLK_EN_LEN (1U)
#define CCI_REG_M_CCI_SCLK_EN_MSK (((1U << CCI_REG_M_CCI_SCLK_EN_LEN) - 1) << CCI_REG_M_CCI_SCLK_EN_POS)
#define CCI_REG_M_CCI_SCLK_EN_UMSK (~(((1U << CCI_REG_M_CCI_SCLK_EN_LEN) - 1) << CCI_REG_M_CCI_SCLK_EN_POS))
#define CCI_REG_DIV_M_CCI_SCLK CCI_REG_DIV_M_CCI_SCLK
#define CCI_REG_DIV_M_CCI_SCLK_POS (5U)
#define CCI_REG_DIV_M_CCI_SCLK_LEN (2U)
#define CCI_REG_DIV_M_CCI_SCLK_MSK (((1U << CCI_REG_DIV_M_CCI_SCLK_LEN) - 1) << CCI_REG_DIV_M_CCI_SCLK_POS)
#define CCI_REG_DIV_M_CCI_SCLK_UMSK (~(((1U << CCI_REG_DIV_M_CCI_SCLK_LEN) - 1) << CCI_REG_DIV_M_CCI_SCLK_POS))
#define CCI_CFG_CCI1_PRE_READ CCI_CFG_CCI1_PRE_READ
#define CCI_CFG_CCI1_PRE_READ_POS (7U)
#define CCI_CFG_CCI1_PRE_READ_LEN (1U)
#define CCI_CFG_CCI1_PRE_READ_MSK (((1U << CCI_CFG_CCI1_PRE_READ_LEN) - 1) << CCI_CFG_CCI1_PRE_READ_POS)
#define CCI_CFG_CCI1_PRE_READ_UMSK (~(((1U << CCI_CFG_CCI1_PRE_READ_LEN) - 1) << CCI_CFG_CCI1_PRE_READ_POS))
#define CCI_REG_SCCI_CLK_INV CCI_REG_SCCI_CLK_INV
#define CCI_REG_SCCI_CLK_INV_POS (8U)
#define CCI_REG_SCCI_CLK_INV_LEN (1U)
#define CCI_REG_SCCI_CLK_INV_MSK (((1U << CCI_REG_SCCI_CLK_INV_LEN) - 1) << CCI_REG_SCCI_CLK_INV_POS)
#define CCI_REG_SCCI_CLK_INV_UMSK (~(((1U << CCI_REG_SCCI_CLK_INV_LEN) - 1) << CCI_REG_SCCI_CLK_INV_POS))
#define CCI_REG_MCCI_CLK_INV CCI_REG_MCCI_CLK_INV
#define CCI_REG_MCCI_CLK_INV_POS (9U)
#define CCI_REG_MCCI_CLK_INV_LEN (1U)
#define CCI_REG_MCCI_CLK_INV_MSK (((1U << CCI_REG_MCCI_CLK_INV_LEN) - 1) << CCI_REG_MCCI_CLK_INV_POS)
#define CCI_REG_MCCI_CLK_INV_UMSK (~(((1U << CCI_REG_MCCI_CLK_INV_LEN) - 1) << CCI_REG_MCCI_CLK_INV_POS))

/* 0x4 : cci_addr */
#define CCI_ADDR_OFFSET (0x4)
#define CCI_APB_CCI_ADDR CCI_APB_CCI_ADDR
#define CCI_APB_CCI_ADDR_POS (0U)
#define CCI_APB_CCI_ADDR_LEN (32U)
#define CCI_APB_CCI_ADDR_MSK (((1U << CCI_APB_CCI_ADDR_LEN) - 1) << CCI_APB_CCI_ADDR_POS)
#define CCI_APB_CCI_ADDR_UMSK (~(((1U << CCI_APB_CCI_ADDR_LEN) - 1) << CCI_APB_CCI_ADDR_POS))

/* 0x8 : cci_wdata */
#define CCI_WDATA_OFFSET (0x8)
#define CCI_APB_CCI_WDATA CCI_APB_CCI_WDATA
#define CCI_APB_CCI_WDATA_POS (0U)
#define CCI_APB_CCI_WDATA_LEN (32U)
#define CCI_APB_CCI_WDATA_MSK (((1U << CCI_APB_CCI_WDATA_LEN) - 1) << CCI_APB_CCI_WDATA_POS)
#define CCI_APB_CCI_WDATA_UMSK (~(((1U << CCI_APB_CCI_WDATA_LEN) - 1) << CCI_APB_CCI_WDATA_POS))

/* 0xC : cci_rdata */
#define CCI_RDATA_OFFSET (0xC)
#define CCI_APB_CCI_RDATA CCI_APB_CCI_RDATA
#define CCI_APB_CCI_RDATA_POS (0U)
#define CCI_APB_CCI_RDATA_LEN (32U)
#define CCI_APB_CCI_RDATA_MSK (((1U << CCI_APB_CCI_RDATA_LEN) - 1) << CCI_APB_CCI_RDATA_POS)
#define CCI_APB_CCI_RDATA_UMSK (~(((1U << CCI_APB_CCI_RDATA_LEN) - 1) << CCI_APB_CCI_RDATA_POS))

/* 0x10 : cci_ctl */
#define CCI_CTL_OFFSET (0x10)
#define CCI_WRITE_FLAG CCI_WRITE_FLAG
#define CCI_WRITE_FLAG_POS (0U)
#define CCI_WRITE_FLAG_LEN (1U)
#define CCI_WRITE_FLAG_MSK (((1U << CCI_WRITE_FLAG_LEN) - 1) << CCI_WRITE_FLAG_POS)
#define CCI_WRITE_FLAG_UMSK (~(((1U << CCI_WRITE_FLAG_LEN) - 1) << CCI_WRITE_FLAG_POS))
#define CCI_READ_FLAG CCI_READ_FLAG
#define CCI_READ_FLAG_POS (1U)
#define CCI_READ_FLAG_LEN (1U)
#define CCI_READ_FLAG_MSK (((1U << CCI_READ_FLAG_LEN) - 1) << CCI_READ_FLAG_POS)
#define CCI_READ_FLAG_UMSK (~(((1U << CCI_READ_FLAG_LEN) - 1) << CCI_READ_FLAG_POS))
#define CCI_AHB_STATE CCI_AHB_STATE
#define CCI_AHB_STATE_POS (2U)
#define CCI_AHB_STATE_LEN (2U)
#define CCI_AHB_STATE_MSK (((1U << CCI_AHB_STATE_LEN) - 1) << CCI_AHB_STATE_POS)
#define CCI_AHB_STATE_UMSK (~(((1U << CCI_AHB_STATE_LEN) - 1) << CCI_AHB_STATE_POS))

/* 0x750 : audio_pll_cfg0 */
#define CCI_AUDIO_PLL_CFG0_OFFSET (0x750)
#define CCI_AUPLL_SDM_RSTB CCI_AUPLL_SDM_RSTB
#define CCI_AUPLL_SDM_RSTB_POS (0U)
#define CCI_AUPLL_SDM_RSTB_LEN (1U)
#define CCI_AUPLL_SDM_RSTB_MSK (((1U << CCI_AUPLL_SDM_RSTB_LEN) - 1) << CCI_AUPLL_SDM_RSTB_POS)
#define CCI_AUPLL_SDM_RSTB_UMSK (~(((1U << CCI_AUPLL_SDM_RSTB_LEN) - 1) << CCI_AUPLL_SDM_RSTB_POS))
#define CCI_AUPLL_POSTDIV_RSTB CCI_AUPLL_POSTDIV_RSTB
#define CCI_AUPLL_POSTDIV_RSTB_POS (1U)
#define CCI_AUPLL_POSTDIV_RSTB_LEN (1U)
#define CCI_AUPLL_POSTDIV_RSTB_MSK (((1U << CCI_AUPLL_POSTDIV_RSTB_LEN) - 1) << CCI_AUPLL_POSTDIV_RSTB_POS)
#define CCI_AUPLL_POSTDIV_RSTB_UMSK (~(((1U << CCI_AUPLL_POSTDIV_RSTB_LEN) - 1) << CCI_AUPLL_POSTDIV_RSTB_POS))
#define CCI_AUPLL_FBDV_RSTB CCI_AUPLL_FBDV_RSTB
#define CCI_AUPLL_FBDV_RSTB_POS (2U)
#define CCI_AUPLL_FBDV_RSTB_LEN (1U)
#define CCI_AUPLL_FBDV_RSTB_MSK (((1U << CCI_AUPLL_FBDV_RSTB_LEN) - 1) << CCI_AUPLL_FBDV_RSTB_POS)
#define CCI_AUPLL_FBDV_RSTB_UMSK (~(((1U << CCI_AUPLL_FBDV_RSTB_LEN) - 1) << CCI_AUPLL_FBDV_RSTB_POS))
#define CCI_AUPLL_REFDIV_RSTB CCI_AUPLL_REFDIV_RSTB
#define CCI_AUPLL_REFDIV_RSTB_POS (3U)
#define CCI_AUPLL_REFDIV_RSTB_LEN (1U)
#define CCI_AUPLL_REFDIV_RSTB_MSK (((1U << CCI_AUPLL_REFDIV_RSTB_LEN) - 1) << CCI_AUPLL_REFDIV_RSTB_POS)
#define CCI_AUPLL_REFDIV_RSTB_UMSK (~(((1U << CCI_AUPLL_REFDIV_RSTB_LEN) - 1) << CCI_AUPLL_REFDIV_RSTB_POS))
#define CCI_PU_AUPLL_POSTDIV CCI_PU_AUPLL_POSTDIV
#define CCI_PU_AUPLL_POSTDIV_POS (4U)
#define CCI_PU_AUPLL_POSTDIV_LEN (1U)
#define CCI_PU_AUPLL_POSTDIV_MSK (((1U << CCI_PU_AUPLL_POSTDIV_LEN) - 1) << CCI_PU_AUPLL_POSTDIV_POS)
#define CCI_PU_AUPLL_POSTDIV_UMSK (~(((1U << CCI_PU_AUPLL_POSTDIV_LEN) - 1) << CCI_PU_AUPLL_POSTDIV_POS))
#define CCI_PU_AUPLL_FBDV CCI_PU_AUPLL_FBDV
#define CCI_PU_AUPLL_FBDV_POS (5U)
#define CCI_PU_AUPLL_FBDV_LEN (1U)
#define CCI_PU_AUPLL_FBDV_MSK (((1U << CCI_PU_AUPLL_FBDV_LEN) - 1) << CCI_PU_AUPLL_FBDV_POS)
#define CCI_PU_AUPLL_FBDV_UMSK (~(((1U << CCI_PU_AUPLL_FBDV_LEN) - 1) << CCI_PU_AUPLL_FBDV_POS))
#define CCI_PU_AUPLL_CLAMP_OP CCI_PU_AUPLL_CLAMP_OP
#define CCI_PU_AUPLL_CLAMP_OP_POS (6U)
#define CCI_PU_AUPLL_CLAMP_OP_LEN (1U)
#define CCI_PU_AUPLL_CLAMP_OP_MSK (((1U << CCI_PU_AUPLL_CLAMP_OP_LEN) - 1) << CCI_PU_AUPLL_CLAMP_OP_POS)
#define CCI_PU_AUPLL_CLAMP_OP_UMSK (~(((1U << CCI_PU_AUPLL_CLAMP_OP_LEN) - 1) << CCI_PU_AUPLL_CLAMP_OP_POS))
#define CCI_PU_AUPLL_PFD CCI_PU_AUPLL_PFD
#define CCI_PU_AUPLL_PFD_POS (7U)
#define CCI_PU_AUPLL_PFD_LEN (1U)
#define CCI_PU_AUPLL_PFD_MSK (((1U << CCI_PU_AUPLL_PFD_LEN) - 1) << CCI_PU_AUPLL_PFD_POS)
#define CCI_PU_AUPLL_PFD_UMSK (~(((1U << CCI_PU_AUPLL_PFD_LEN) - 1) << CCI_PU_AUPLL_PFD_POS))
#define CCI_PU_AUPLL_CP CCI_PU_AUPLL_CP
#define CCI_PU_AUPLL_CP_POS (8U)
#define CCI_PU_AUPLL_CP_LEN (1U)
#define CCI_PU_AUPLL_CP_MSK (((1U << CCI_PU_AUPLL_CP_LEN) - 1) << CCI_PU_AUPLL_CP_POS)
#define CCI_PU_AUPLL_CP_UMSK (~(((1U << CCI_PU_AUPLL_CP_LEN) - 1) << CCI_PU_AUPLL_CP_POS))
#define CCI_PU_AUPLL_SFREG CCI_PU_AUPLL_SFREG
#define CCI_PU_AUPLL_SFREG_POS (9U)
#define CCI_PU_AUPLL_SFREG_LEN (1U)
#define CCI_PU_AUPLL_SFREG_MSK (((1U << CCI_PU_AUPLL_SFREG_LEN) - 1) << CCI_PU_AUPLL_SFREG_POS)
#define CCI_PU_AUPLL_SFREG_UMSK (~(((1U << CCI_PU_AUPLL_SFREG_LEN) - 1) << CCI_PU_AUPLL_SFREG_POS))
#define CCI_PU_AUPLL CCI_PU_AUPLL
#define CCI_PU_AUPLL_POS (10U)
#define CCI_PU_AUPLL_LEN (1U)
#define CCI_PU_AUPLL_MSK (((1U << CCI_PU_AUPLL_LEN) - 1) << CCI_PU_AUPLL_POS)
#define CCI_PU_AUPLL_UMSK (~(((1U << CCI_PU_AUPLL_LEN) - 1) << CCI_PU_AUPLL_POS))
#define CCI_PU_AUPLL_CLKTREE CCI_PU_AUPLL_CLKTREE
#define CCI_PU_AUPLL_CLKTREE_POS (11U)
#define CCI_PU_AUPLL_CLKTREE_LEN (1U)
#define CCI_PU_AUPLL_CLKTREE_MSK (((1U << CCI_PU_AUPLL_CLKTREE_LEN) - 1) << CCI_PU_AUPLL_CLKTREE_POS)
#define CCI_PU_AUPLL_CLKTREE_UMSK (~(((1U << CCI_PU_AUPLL_CLKTREE_LEN) - 1) << CCI_PU_AUPLL_CLKTREE_POS))

/* 0x754 : audio_pll_cfg1 */
#define CCI_AUDIO_PLL_CFG1_OFFSET (0x754)
#define CCI_AUPLL_POSTDIV CCI_AUPLL_POSTDIV
#define CCI_AUPLL_POSTDIV_POS (0U)
#define CCI_AUPLL_POSTDIV_LEN (7U)
#define CCI_AUPLL_POSTDIV_MSK (((1U << CCI_AUPLL_POSTDIV_LEN) - 1) << CCI_AUPLL_POSTDIV_POS)
#define CCI_AUPLL_POSTDIV_UMSK (~(((1U << CCI_AUPLL_POSTDIV_LEN) - 1) << CCI_AUPLL_POSTDIV_POS))
#define CCI_AUPLL_REFDIV_RATIO CCI_AUPLL_REFDIV_RATIO
#define CCI_AUPLL_REFDIV_RATIO_POS (8U)
#define CCI_AUPLL_REFDIV_RATIO_LEN (4U)
#define CCI_AUPLL_REFDIV_RATIO_MSK (((1U << CCI_AUPLL_REFDIV_RATIO_LEN) - 1) << CCI_AUPLL_REFDIV_RATIO_POS)
#define CCI_AUPLL_REFDIV_RATIO_UMSK (~(((1U << CCI_AUPLL_REFDIV_RATIO_LEN) - 1) << CCI_AUPLL_REFDIV_RATIO_POS))
#define CCI_AUPLL_REFCLK_SEL CCI_AUPLL_REFCLK_SEL
#define CCI_AUPLL_REFCLK_SEL_POS (16U)
#define CCI_AUPLL_REFCLK_SEL_LEN (2U)
#define CCI_AUPLL_REFCLK_SEL_MSK (((1U << CCI_AUPLL_REFCLK_SEL_LEN) - 1) << CCI_AUPLL_REFCLK_SEL_POS)
#define CCI_AUPLL_REFCLK_SEL_UMSK (~(((1U << CCI_AUPLL_REFCLK_SEL_LEN) - 1) << CCI_AUPLL_REFCLK_SEL_POS))
#define CCI_AUPLL_VG11_SEL CCI_AUPLL_VG11_SEL
#define CCI_AUPLL_VG11_SEL_POS (20U)
#define CCI_AUPLL_VG11_SEL_LEN (2U)
#define CCI_AUPLL_VG11_SEL_MSK (((1U << CCI_AUPLL_VG11_SEL_LEN) - 1) << CCI_AUPLL_VG11_SEL_POS)
#define CCI_AUPLL_VG11_SEL_UMSK (~(((1U << CCI_AUPLL_VG11_SEL_LEN) - 1) << CCI_AUPLL_VG11_SEL_POS))
#define CCI_AUPLL_VG13_SEL CCI_AUPLL_VG13_SEL
#define CCI_AUPLL_VG13_SEL_POS (24U)
#define CCI_AUPLL_VG13_SEL_LEN (2U)
#define CCI_AUPLL_VG13_SEL_MSK (((1U << CCI_AUPLL_VG13_SEL_LEN) - 1) << CCI_AUPLL_VG13_SEL_POS)
#define CCI_AUPLL_VG13_SEL_UMSK (~(((1U << CCI_AUPLL_VG13_SEL_LEN) - 1) << CCI_AUPLL_VG13_SEL_POS))

/* 0x758 : audio_pll_cfg2 */
#define CCI_AUDIO_PLL_CFG2_OFFSET (0x758)
#define CCI_AUPLL_SEL_CP_BIAS CCI_AUPLL_SEL_CP_BIAS
#define CCI_AUPLL_SEL_CP_BIAS_POS (0U)
#define CCI_AUPLL_SEL_CP_BIAS_LEN (1U)
#define CCI_AUPLL_SEL_CP_BIAS_MSK (((1U << CCI_AUPLL_SEL_CP_BIAS_LEN) - 1) << CCI_AUPLL_SEL_CP_BIAS_POS)
#define CCI_AUPLL_SEL_CP_BIAS_UMSK (~(((1U << CCI_AUPLL_SEL_CP_BIAS_LEN) - 1) << CCI_AUPLL_SEL_CP_BIAS_POS))
#define CCI_AUPLL_ICP_5U CCI_AUPLL_ICP_5U
#define CCI_AUPLL_ICP_5U_POS (4U)
#define CCI_AUPLL_ICP_5U_LEN (2U)
#define CCI_AUPLL_ICP_5U_MSK (((1U << CCI_AUPLL_ICP_5U_LEN) - 1) << CCI_AUPLL_ICP_5U_POS)
#define CCI_AUPLL_ICP_5U_UMSK (~(((1U << CCI_AUPLL_ICP_5U_LEN) - 1) << CCI_AUPLL_ICP_5U_POS))
#define CCI_AUPLL_ICP_1U CCI_AUPLL_ICP_1U
#define CCI_AUPLL_ICP_1U_POS (6U)
#define CCI_AUPLL_ICP_1U_LEN (2U)
#define CCI_AUPLL_ICP_1U_MSK (((1U << CCI_AUPLL_ICP_1U_LEN) - 1) << CCI_AUPLL_ICP_1U_POS)
#define CCI_AUPLL_ICP_1U_UMSK (~(((1U << CCI_AUPLL_ICP_1U_LEN) - 1) << CCI_AUPLL_ICP_1U_POS))
#define CCI_AUPLL_INT_FRAC_SW CCI_AUPLL_INT_FRAC_SW
#define CCI_AUPLL_INT_FRAC_SW_POS (8U)
#define CCI_AUPLL_INT_FRAC_SW_LEN (1U)
#define CCI_AUPLL_INT_FRAC_SW_MSK (((1U << CCI_AUPLL_INT_FRAC_SW_LEN) - 1) << CCI_AUPLL_INT_FRAC_SW_POS)
#define CCI_AUPLL_INT_FRAC_SW_UMSK (~(((1U << CCI_AUPLL_INT_FRAC_SW_LEN) - 1) << CCI_AUPLL_INT_FRAC_SW_POS))
#define CCI_AUPLL_CP_STARTUP_EN CCI_AUPLL_CP_STARTUP_EN
#define CCI_AUPLL_CP_STARTUP_EN_POS (9U)
#define CCI_AUPLL_CP_STARTUP_EN_LEN (1U)
#define CCI_AUPLL_CP_STARTUP_EN_MSK (((1U << CCI_AUPLL_CP_STARTUP_EN_LEN) - 1) << CCI_AUPLL_CP_STARTUP_EN_POS)
#define CCI_AUPLL_CP_STARTUP_EN_UMSK (~(((1U << CCI_AUPLL_CP_STARTUP_EN_LEN) - 1) << CCI_AUPLL_CP_STARTUP_EN_POS))
#define CCI_AUPLL_CP_OPAMP_EN CCI_AUPLL_CP_OPAMP_EN
#define CCI_AUPLL_CP_OPAMP_EN_POS (10U)
#define CCI_AUPLL_CP_OPAMP_EN_LEN (1U)
#define CCI_AUPLL_CP_OPAMP_EN_MSK (((1U << CCI_AUPLL_CP_OPAMP_EN_LEN) - 1) << CCI_AUPLL_CP_OPAMP_EN_POS)
#define CCI_AUPLL_CP_OPAMP_EN_UMSK (~(((1U << CCI_AUPLL_CP_OPAMP_EN_LEN) - 1) << CCI_AUPLL_CP_OPAMP_EN_POS))

/* 0x75C : audio_pll_cfg3 */
#define CCI_AUDIO_PLL_CFG3_OFFSET (0x75C)
#define CCI_AUPLL_C4_EN CCI_AUPLL_C4_EN
#define CCI_AUPLL_C4_EN_POS (0U)
#define CCI_AUPLL_C4_EN_LEN (1U)
#define CCI_AUPLL_C4_EN_MSK (((1U << CCI_AUPLL_C4_EN_LEN) - 1) << CCI_AUPLL_C4_EN_POS)
#define CCI_AUPLL_C4_EN_UMSK (~(((1U << CCI_AUPLL_C4_EN_LEN) - 1) << CCI_AUPLL_C4_EN_POS))
#define CCI_AUPLL_R4 CCI_AUPLL_R4
#define CCI_AUPLL_R4_POS (4U)
#define CCI_AUPLL_R4_LEN (2U)
#define CCI_AUPLL_R4_MSK (((1U << CCI_AUPLL_R4_LEN) - 1) << CCI_AUPLL_R4_POS)
#define CCI_AUPLL_R4_UMSK (~(((1U << CCI_AUPLL_R4_LEN) - 1) << CCI_AUPLL_R4_POS))
#define CCI_AUPLL_R4_SHORT CCI_AUPLL_R4_SHORT
#define CCI_AUPLL_R4_SHORT_POS (8U)
#define CCI_AUPLL_R4_SHORT_LEN (1U)
#define CCI_AUPLL_R4_SHORT_MSK (((1U << CCI_AUPLL_R4_SHORT_LEN) - 1) << CCI_AUPLL_R4_SHORT_POS)
#define CCI_AUPLL_R4_SHORT_UMSK (~(((1U << CCI_AUPLL_R4_SHORT_LEN) - 1) << CCI_AUPLL_R4_SHORT_POS))
#define CCI_AUPLL_C3 CCI_AUPLL_C3
#define CCI_AUPLL_C3_POS (12U)
#define CCI_AUPLL_C3_LEN (2U)
#define CCI_AUPLL_C3_MSK (((1U << CCI_AUPLL_C3_LEN) - 1) << CCI_AUPLL_C3_POS)
#define CCI_AUPLL_C3_UMSK (~(((1U << CCI_AUPLL_C3_LEN) - 1) << CCI_AUPLL_C3_POS))
#define CCI_AUPLL_CZ CCI_AUPLL_CZ
#define CCI_AUPLL_CZ_POS (14U)
#define CCI_AUPLL_CZ_LEN (2U)
#define CCI_AUPLL_CZ_MSK (((1U << CCI_AUPLL_CZ_LEN) - 1) << CCI_AUPLL_CZ_POS)
#define CCI_AUPLL_CZ_UMSK (~(((1U << CCI_AUPLL_CZ_LEN) - 1) << CCI_AUPLL_CZ_POS))
#define CCI_AUPLL_RZ CCI_AUPLL_RZ
#define CCI_AUPLL_RZ_POS (16U)
#define CCI_AUPLL_RZ_LEN (3U)
#define CCI_AUPLL_RZ_MSK (((1U << CCI_AUPLL_RZ_LEN) - 1) << CCI_AUPLL_RZ_POS)
#define CCI_AUPLL_RZ_UMSK (~(((1U << CCI_AUPLL_RZ_LEN) - 1) << CCI_AUPLL_RZ_POS))

/* 0x760 : audio_pll_cfg4 */
#define CCI_AUDIO_PLL_CFG4_OFFSET (0x760)
#define CCI_AUPLL_SEL_SAMPLE_CLK CCI_AUPLL_SEL_SAMPLE_CLK
#define CCI_AUPLL_SEL_SAMPLE_CLK_POS (0U)
#define CCI_AUPLL_SEL_SAMPLE_CLK_LEN (2U)
#define CCI_AUPLL_SEL_SAMPLE_CLK_MSK (((1U << CCI_AUPLL_SEL_SAMPLE_CLK_LEN) - 1) << CCI_AUPLL_SEL_SAMPLE_CLK_POS)
#define CCI_AUPLL_SEL_SAMPLE_CLK_UMSK (~(((1U << CCI_AUPLL_SEL_SAMPLE_CLK_LEN) - 1) << CCI_AUPLL_SEL_SAMPLE_CLK_POS))
#define CCI_AUPLL_SEL_FB_CLK CCI_AUPLL_SEL_FB_CLK
#define CCI_AUPLL_SEL_FB_CLK_POS (4U)
#define CCI_AUPLL_SEL_FB_CLK_LEN (2U)
#define CCI_AUPLL_SEL_FB_CLK_MSK (((1U << CCI_AUPLL_SEL_FB_CLK_LEN) - 1) << CCI_AUPLL_SEL_FB_CLK_POS)
#define CCI_AUPLL_SEL_FB_CLK_UMSK (~(((1U << CCI_AUPLL_SEL_FB_CLK_LEN) - 1) << CCI_AUPLL_SEL_FB_CLK_POS))
#define CCI_AUPLL_SDMCLK_SEL CCI_AUPLL_SDMCLK_SEL
#define CCI_AUPLL_SDMCLK_SEL_POS (8U)
#define CCI_AUPLL_SDMCLK_SEL_LEN (1U)
#define CCI_AUPLL_SDMCLK_SEL_MSK (((1U << CCI_AUPLL_SDMCLK_SEL_LEN) - 1) << CCI_AUPLL_SDMCLK_SEL_POS)
#define CCI_AUPLL_SDMCLK_SEL_UMSK (~(((1U << CCI_AUPLL_SDMCLK_SEL_LEN) - 1) << CCI_AUPLL_SDMCLK_SEL_POS))

/* 0x764 : audio_pll_cfg5 */
#define CCI_AUDIO_PLL_CFG5_OFFSET (0x764)
#define CCI_AUPLL_VCO_SPEED CCI_AUPLL_VCO_SPEED
#define CCI_AUPLL_VCO_SPEED_POS (0U)
#define CCI_AUPLL_VCO_SPEED_LEN (3U)
#define CCI_AUPLL_VCO_SPEED_MSK (((1U << CCI_AUPLL_VCO_SPEED_LEN) - 1) << CCI_AUPLL_VCO_SPEED_POS)
#define CCI_AUPLL_VCO_SPEED_UMSK (~(((1U << CCI_AUPLL_VCO_SPEED_LEN) - 1) << CCI_AUPLL_VCO_SPEED_POS))

/* 0x768 : audio_pll_cfg6 */
#define CCI_AUDIO_PLL_CFG6_OFFSET (0x768)
#define CCI_AUPLL_SDMIN CCI_AUPLL_SDMIN
#define CCI_AUPLL_SDMIN_POS (0U)
#define CCI_AUPLL_SDMIN_LEN (19U)
#define CCI_AUPLL_SDMIN_MSK (((1U << CCI_AUPLL_SDMIN_LEN) - 1) << CCI_AUPLL_SDMIN_POS)
#define CCI_AUPLL_SDMIN_UMSK (~(((1U << CCI_AUPLL_SDMIN_LEN) - 1) << CCI_AUPLL_SDMIN_POS))
#define CCI_AUPLL_SDM_BYPASS CCI_AUPLL_SDM_BYPASS
#define CCI_AUPLL_SDM_BYPASS_POS (24U)
#define CCI_AUPLL_SDM_BYPASS_LEN (1U)
#define CCI_AUPLL_SDM_BYPASS_MSK (((1U << CCI_AUPLL_SDM_BYPASS_LEN) - 1) << CCI_AUPLL_SDM_BYPASS_POS)
#define CCI_AUPLL_SDM_BYPASS_UMSK (~(((1U << CCI_AUPLL_SDM_BYPASS_LEN) - 1) << CCI_AUPLL_SDM_BYPASS_POS))

/* 0x76C : audio_pll_cfg7 */
#define CCI_AUDIO_PLL_CFG7_OFFSET (0x76C)
#define CCI_AUPLL_SDM_ORDER_SEL CCI_AUPLL_SDM_ORDER_SEL
#define CCI_AUPLL_SDM_ORDER_SEL_POS (0U)
#define CCI_AUPLL_SDM_ORDER_SEL_LEN (1U)
#define CCI_AUPLL_SDM_ORDER_SEL_MSK (((1U << CCI_AUPLL_SDM_ORDER_SEL_LEN) - 1) << CCI_AUPLL_SDM_ORDER_SEL_POS)
#define CCI_AUPLL_SDM_ORDER_SEL_UMSK (~(((1U << CCI_AUPLL_SDM_ORDER_SEL_LEN) - 1) << CCI_AUPLL_SDM_ORDER_SEL_POS))
#define CCI_AUPLL_SDM_SIG_DITH_SEL CCI_AUPLL_SDM_SIG_DITH_SEL
#define CCI_AUPLL_SDM_SIG_DITH_SEL_POS (16U)
#define CCI_AUPLL_SDM_SIG_DITH_SEL_LEN (2U)
#define CCI_AUPLL_SDM_SIG_DITH_SEL_MSK (((1U << CCI_AUPLL_SDM_SIG_DITH_SEL_LEN) - 1) << CCI_AUPLL_SDM_SIG_DITH_SEL_POS)
#define CCI_AUPLL_SDM_SIG_DITH_SEL_UMSK (~(((1U << CCI_AUPLL_SDM_SIG_DITH_SEL_LEN) - 1) << CCI_AUPLL_SDM_SIG_DITH_SEL_POS))

/* 0x770 : audio_pll_cfg8 */
#define CCI_AUDIO_PLL_CFG8_OFFSET (0x770)
#define CCI_AUPLL_EN_DIV1 CCI_AUPLL_EN_DIV1
#define CCI_AUPLL_EN_DIV1_POS (0U)
#define CCI_AUPLL_EN_DIV1_LEN (1U)
#define CCI_AUPLL_EN_DIV1_MSK (((1U << CCI_AUPLL_EN_DIV1_LEN) - 1) << CCI_AUPLL_EN_DIV1_POS)
#define CCI_AUPLL_EN_DIV1_UMSK (~(((1U << CCI_AUPLL_EN_DIV1_LEN) - 1) << CCI_AUPLL_EN_DIV1_POS))
#define CCI_AUPLL_EN_DIV2 CCI_AUPLL_EN_DIV2
#define CCI_AUPLL_EN_DIV2_POS (1U)
#define CCI_AUPLL_EN_DIV2_LEN (1U)
#define CCI_AUPLL_EN_DIV2_MSK (((1U << CCI_AUPLL_EN_DIV2_LEN) - 1) << CCI_AUPLL_EN_DIV2_POS)
#define CCI_AUPLL_EN_DIV2_UMSK (~(((1U << CCI_AUPLL_EN_DIV2_LEN) - 1) << CCI_AUPLL_EN_DIV2_POS))
#define CCI_AUPLL_EN_DIV2P5 CCI_AUPLL_EN_DIV2P5
#define CCI_AUPLL_EN_DIV2P5_POS (2U)
#define CCI_AUPLL_EN_DIV2P5_LEN (1U)
#define CCI_AUPLL_EN_DIV2P5_MSK (((1U << CCI_AUPLL_EN_DIV2P5_LEN) - 1) << CCI_AUPLL_EN_DIV2P5_POS)
#define CCI_AUPLL_EN_DIV2P5_UMSK (~(((1U << CCI_AUPLL_EN_DIV2P5_LEN) - 1) << CCI_AUPLL_EN_DIV2P5_POS))
#define CCI_AUPLL_EN_DIV3 CCI_AUPLL_EN_DIV3
#define CCI_AUPLL_EN_DIV3_POS (3U)
#define CCI_AUPLL_EN_DIV3_LEN (1U)
#define CCI_AUPLL_EN_DIV3_MSK (((1U << CCI_AUPLL_EN_DIV3_LEN) - 1) << CCI_AUPLL_EN_DIV3_POS)
#define CCI_AUPLL_EN_DIV3_UMSK (~(((1U << CCI_AUPLL_EN_DIV3_LEN) - 1) << CCI_AUPLL_EN_DIV3_POS))
#define CCI_AUPLL_EN_DIV4 CCI_AUPLL_EN_DIV4
#define CCI_AUPLL_EN_DIV4_POS (4U)
#define CCI_AUPLL_EN_DIV4_LEN (1U)
#define CCI_AUPLL_EN_DIV4_MSK (((1U << CCI_AUPLL_EN_DIV4_LEN) - 1) << CCI_AUPLL_EN_DIV4_POS)
#define CCI_AUPLL_EN_DIV4_UMSK (~(((1U << CCI_AUPLL_EN_DIV4_LEN) - 1) << CCI_AUPLL_EN_DIV4_POS))
#define CCI_AUPLL_EN_DIV5 CCI_AUPLL_EN_DIV5
#define CCI_AUPLL_EN_DIV5_POS (5U)
#define CCI_AUPLL_EN_DIV5_LEN (1U)
#define CCI_AUPLL_EN_DIV5_MSK (((1U << CCI_AUPLL_EN_DIV5_LEN) - 1) << CCI_AUPLL_EN_DIV5_POS)
#define CCI_AUPLL_EN_DIV5_UMSK (~(((1U << CCI_AUPLL_EN_DIV5_LEN) - 1) << CCI_AUPLL_EN_DIV5_POS))
#define CCI_AUPLL_EN_DIV6 CCI_AUPLL_EN_DIV6
#define CCI_AUPLL_EN_DIV6_POS (6U)
#define CCI_AUPLL_EN_DIV6_LEN (1U)
#define CCI_AUPLL_EN_DIV6_MSK (((1U << CCI_AUPLL_EN_DIV6_LEN) - 1) << CCI_AUPLL_EN_DIV6_POS)
#define CCI_AUPLL_EN_DIV6_UMSK (~(((1U << CCI_AUPLL_EN_DIV6_LEN) - 1) << CCI_AUPLL_EN_DIV6_POS))
#define CCI_AUPLL_EN_DIV10 CCI_AUPLL_EN_DIV10
#define CCI_AUPLL_EN_DIV10_POS (7U)
#define CCI_AUPLL_EN_DIV10_LEN (1U)
#define CCI_AUPLL_EN_DIV10_MSK (((1U << CCI_AUPLL_EN_DIV10_LEN) - 1) << CCI_AUPLL_EN_DIV10_POS)
#define CCI_AUPLL_EN_DIV10_UMSK (~(((1U << CCI_AUPLL_EN_DIV10_LEN) - 1) << CCI_AUPLL_EN_DIV10_POS))
#define CCI_AUPLL_EN_DIV15 CCI_AUPLL_EN_DIV15
#define CCI_AUPLL_EN_DIV15_POS (8U)
#define CCI_AUPLL_EN_DIV15_LEN (1U)
#define CCI_AUPLL_EN_DIV15_MSK (((1U << CCI_AUPLL_EN_DIV15_LEN) - 1) << CCI_AUPLL_EN_DIV15_POS)
#define CCI_AUPLL_EN_DIV15_UMSK (~(((1U << CCI_AUPLL_EN_DIV15_LEN) - 1) << CCI_AUPLL_EN_DIV15_POS))
#define CCI_AUPLL_SEL_DIV1_DIV2 CCI_AUPLL_SEL_DIV1_DIV2
#define CCI_AUPLL_SEL_DIV1_DIV2_POS (9U)
#define CCI_AUPLL_SEL_DIV1_DIV2_LEN (1U)
#define CCI_AUPLL_SEL_DIV1_DIV2_MSK (((1U << CCI_AUPLL_SEL_DIV1_DIV2_LEN) - 1) << CCI_AUPLL_SEL_DIV1_DIV2_POS)
#define CCI_AUPLL_SEL_DIV1_DIV2_UMSK (~(((1U << CCI_AUPLL_SEL_DIV1_DIV2_LEN) - 1) << CCI_AUPLL_SEL_DIV1_DIV2_POS))

/* 0x774 : audio_pll_cfg9 */
#define CCI_AUDIO_PLL_CFG9_OFFSET (0x774)
#define CCI_AUPLL_DC_TP_OUT_EN CCI_AUPLL_DC_TP_OUT_EN
#define CCI_AUPLL_DC_TP_OUT_EN_POS (0U)
#define CCI_AUPLL_DC_TP_OUT_EN_LEN (1U)
#define CCI_AUPLL_DC_TP_OUT_EN_MSK (((1U << CCI_AUPLL_DC_TP_OUT_EN_LEN) - 1) << CCI_AUPLL_DC_TP_OUT_EN_POS)
#define CCI_AUPLL_DC_TP_OUT_EN_UMSK (~(((1U << CCI_AUPLL_DC_TP_OUT_EN_LEN) - 1) << CCI_AUPLL_DC_TP_OUT_EN_POS))
#define CCI_TEN_AUPLL CCI_TEN_AUPLL
#define CCI_TEN_AUPLL_POS (1U)
#define CCI_TEN_AUPLL_LEN (1U)
#define CCI_TEN_AUPLL_MSK (((1U << CCI_TEN_AUPLL_LEN) - 1) << CCI_TEN_AUPLL_POS)
#define CCI_TEN_AUPLL_UMSK (~(((1U << CCI_TEN_AUPLL_LEN) - 1) << CCI_TEN_AUPLL_POS))
#define CCI_TEN_AUPLL_SFREG CCI_TEN_AUPLL_SFREG
#define CCI_TEN_AUPLL_SFREG_POS (2U)
#define CCI_TEN_AUPLL_SFREG_LEN (1U)
#define CCI_TEN_AUPLL_SFREG_MSK (((1U << CCI_TEN_AUPLL_SFREG_LEN) - 1) << CCI_TEN_AUPLL_SFREG_POS)
#define CCI_TEN_AUPLL_SFREG_UMSK (~(((1U << CCI_TEN_AUPLL_SFREG_LEN) - 1) << CCI_TEN_AUPLL_SFREG_POS))
#define CCI_DTEN_AUPLL_FIN CCI_DTEN_AUPLL_FIN
#define CCI_DTEN_AUPLL_FIN_POS (4U)
#define CCI_DTEN_AUPLL_FIN_LEN (1U)
#define CCI_DTEN_AUPLL_FIN_MSK (((1U << CCI_DTEN_AUPLL_FIN_LEN) - 1) << CCI_DTEN_AUPLL_FIN_POS)
#define CCI_DTEN_AUPLL_FIN_UMSK (~(((1U << CCI_DTEN_AUPLL_FIN_LEN) - 1) << CCI_DTEN_AUPLL_FIN_POS))
#define CCI_DTEN_AUPLL_FREF CCI_DTEN_AUPLL_FREF
#define CCI_DTEN_AUPLL_FREF_POS (5U)
#define CCI_DTEN_AUPLL_FREF_LEN (1U)
#define CCI_DTEN_AUPLL_FREF_MSK (((1U << CCI_DTEN_AUPLL_FREF_LEN) - 1) << CCI_DTEN_AUPLL_FREF_POS)
#define CCI_DTEN_AUPLL_FREF_UMSK (~(((1U << CCI_DTEN_AUPLL_FREF_LEN) - 1) << CCI_DTEN_AUPLL_FREF_POS))
#define CCI_DTEN_AUPLL_FSDM CCI_DTEN_AUPLL_FSDM
#define CCI_DTEN_AUPLL_FSDM_POS (6U)
#define CCI_DTEN_AUPLL_FSDM_LEN (1U)
#define CCI_DTEN_AUPLL_FSDM_MSK (((1U << CCI_DTEN_AUPLL_FSDM_LEN) - 1) << CCI_DTEN_AUPLL_FSDM_POS)
#define CCI_DTEN_AUPLL_FSDM_UMSK (~(((1U << CCI_DTEN_AUPLL_FSDM_LEN) - 1) << CCI_DTEN_AUPLL_FSDM_POS))
#define CCI_DTEN_AUPLL_DIV15 CCI_DTEN_AUPLL_DIV15
#define CCI_DTEN_AUPLL_DIV15_POS (7U)
#define CCI_DTEN_AUPLL_DIV15_LEN (1U)
#define CCI_DTEN_AUPLL_DIV15_MSK (((1U << CCI_DTEN_AUPLL_DIV15_LEN) - 1) << CCI_DTEN_AUPLL_DIV15_POS)
#define CCI_DTEN_AUPLL_DIV15_UMSK (~(((1U << CCI_DTEN_AUPLL_DIV15_LEN) - 1) << CCI_DTEN_AUPLL_DIV15_POS))
#define CCI_DTEN_AUPLL_DIV5 CCI_DTEN_AUPLL_DIV5
#define CCI_DTEN_AUPLL_DIV5_POS (8U)
#define CCI_DTEN_AUPLL_DIV5_LEN (1U)
#define CCI_DTEN_AUPLL_DIV5_MSK (((1U << CCI_DTEN_AUPLL_DIV5_LEN) - 1) << CCI_DTEN_AUPLL_DIV5_POS)
#define CCI_DTEN_AUPLL_DIV5_UMSK (~(((1U << CCI_DTEN_AUPLL_DIV5_LEN) - 1) << CCI_DTEN_AUPLL_DIV5_POS))
#define CCI_DTEN_AUPLL_POSTDIV_CLK CCI_DTEN_AUPLL_POSTDIV_CLK
#define CCI_DTEN_AUPLL_POSTDIV_CLK_POS (9U)
#define CCI_DTEN_AUPLL_POSTDIV_CLK_LEN (1U)
#define CCI_DTEN_AUPLL_POSTDIV_CLK_MSK (((1U << CCI_DTEN_AUPLL_POSTDIV_CLK_LEN) - 1) << CCI_DTEN_AUPLL_POSTDIV_CLK_POS)
#define CCI_DTEN_AUPLL_POSTDIV_CLK_UMSK (~(((1U << CCI_DTEN_AUPLL_POSTDIV_CLK_LEN) - 1) << CCI_DTEN_AUPLL_POSTDIV_CLK_POS))
#define CCI_DTEST_AUPLL_PULLDOWN CCI_DTEST_AUPLL_PULLDOWN
#define CCI_DTEST_AUPLL_PULLDOWN_POS (10U)
#define CCI_DTEST_AUPLL_PULLDOWN_LEN (1U)
#define CCI_DTEST_AUPLL_PULLDOWN_MSK (((1U << CCI_DTEST_AUPLL_PULLDOWN_LEN) - 1) << CCI_DTEST_AUPLL_PULLDOWN_POS)
#define CCI_DTEST_AUPLL_PULLDOWN_UMSK (~(((1U << CCI_DTEST_AUPLL_PULLDOWN_LEN) - 1) << CCI_DTEST_AUPLL_PULLDOWN_POS))

/* 0x778 : audio_pll_cfg10 */
#define CCI_AUDIO_PLL_CFG10_OFFSET (0x778)
#define CCI_AUPLL_SSC_EN CCI_AUPLL_SSC_EN
#define CCI_AUPLL_SSC_EN_POS (0U)
#define CCI_AUPLL_SSC_EN_LEN (1U)
#define CCI_AUPLL_SSC_EN_MSK (((1U << CCI_AUPLL_SSC_EN_LEN) - 1) << CCI_AUPLL_SSC_EN_POS)
#define CCI_AUPLL_SSC_EN_UMSK (~(((1U << CCI_AUPLL_SSC_EN_LEN) - 1) << CCI_AUPLL_SSC_EN_POS))
#define CCI_AUPLL_SSC_CNT CCI_AUPLL_SSC_CNT
#define CCI_AUPLL_SSC_CNT_POS (4U)
#define CCI_AUPLL_SSC_CNT_LEN (8U)
#define CCI_AUPLL_SSC_CNT_MSK (((1U << CCI_AUPLL_SSC_CNT_LEN) - 1) << CCI_AUPLL_SSC_CNT_POS)
#define CCI_AUPLL_SSC_CNT_UMSK (~(((1U << CCI_AUPLL_SSC_CNT_LEN) - 1) << CCI_AUPLL_SSC_CNT_POS))
#define CCI_AUPLL_SSC_GAIN CCI_AUPLL_SSC_GAIN
#define CCI_AUPLL_SSC_GAIN_POS (12U)
#define CCI_AUPLL_SSC_GAIN_LEN (3U)
#define CCI_AUPLL_SSC_GAIN_MSK (((1U << CCI_AUPLL_SSC_GAIN_LEN) - 1) << CCI_AUPLL_SSC_GAIN_POS)
#define CCI_AUPLL_SSC_GAIN_UMSK (~(((1U << CCI_AUPLL_SSC_GAIN_LEN) - 1) << CCI_AUPLL_SSC_GAIN_POS))
#define CCI_AUPLL_SSC_START_GATE_EN CCI_AUPLL_SSC_START_GATE_EN
#define CCI_AUPLL_SSC_START_GATE_EN_POS (16U)
#define CCI_AUPLL_SSC_START_GATE_EN_LEN (1U)
#define CCI_AUPLL_SSC_START_GATE_EN_MSK (((1U << CCI_AUPLL_SSC_START_GATE_EN_LEN) - 1) << CCI_AUPLL_SSC_START_GATE_EN_POS)
#define CCI_AUPLL_SSC_START_GATE_EN_UMSK (~(((1U << CCI_AUPLL_SSC_START_GATE_EN_LEN) - 1) << CCI_AUPLL_SSC_START_GATE_EN_POS))
#define CCI_AUPLL_SSC_START CCI_AUPLL_SSC_START
#define CCI_AUPLL_SSC_START_POS (20U)
#define CCI_AUPLL_SSC_START_LEN (1U)
#define CCI_AUPLL_SSC_START_MSK (((1U << CCI_AUPLL_SSC_START_LEN) - 1) << CCI_AUPLL_SSC_START_POS)
#define CCI_AUPLL_SSC_START_UMSK (~(((1U << CCI_AUPLL_SSC_START_LEN) - 1) << CCI_AUPLL_SSC_START_POS))

/* 0x77C : audio_pll_cfg11 */
#define CCI_AUDIO_PLL_CFG11_OFFSET (0x77C)
#define CCI_AUPLL_RESV CCI_AUPLL_RESV
#define CCI_AUPLL_RESV_POS (0U)
#define CCI_AUPLL_RESV_LEN (16U)
#define CCI_AUPLL_RESV_MSK (((1U << CCI_AUPLL_RESV_LEN) - 1) << CCI_AUPLL_RESV_POS)
#define CCI_AUPLL_RESV_UMSK (~(((1U << CCI_AUPLL_RESV_LEN) - 1) << CCI_AUPLL_RESV_POS))
#define CCI_AUPLL_DL_CTRL_15 CCI_AUPLL_DL_CTRL_15
#define CCI_AUPLL_DL_CTRL_15_POS (23U)
#define CCI_AUPLL_DL_CTRL_15_LEN (1U)
#define CCI_AUPLL_DL_CTRL_15_MSK (((1U << CCI_AUPLL_DL_CTRL_15_LEN) - 1) << CCI_AUPLL_DL_CTRL_15_POS)
#define CCI_AUPLL_DL_CTRL_15_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_15_LEN) - 1) << CCI_AUPLL_DL_CTRL_15_POS))
#define CCI_AUPLL_DL_CTRL_10 CCI_AUPLL_DL_CTRL_10
#define CCI_AUPLL_DL_CTRL_10_POS (24U)
#define CCI_AUPLL_DL_CTRL_10_LEN (1U)
#define CCI_AUPLL_DL_CTRL_10_MSK (((1U << CCI_AUPLL_DL_CTRL_10_LEN) - 1) << CCI_AUPLL_DL_CTRL_10_POS)
#define CCI_AUPLL_DL_CTRL_10_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_10_LEN) - 1) << CCI_AUPLL_DL_CTRL_10_POS))
#define CCI_AUPLL_DL_CTRL_6 CCI_AUPLL_DL_CTRL_6
#define CCI_AUPLL_DL_CTRL_6_POS (25U)
#define CCI_AUPLL_DL_CTRL_6_LEN (1U)
#define CCI_AUPLL_DL_CTRL_6_MSK (((1U << CCI_AUPLL_DL_CTRL_6_LEN) - 1) << CCI_AUPLL_DL_CTRL_6_POS)
#define CCI_AUPLL_DL_CTRL_6_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_6_LEN) - 1) << CCI_AUPLL_DL_CTRL_6_POS))
#define CCI_AUPLL_DL_CTRL_5 CCI_AUPLL_DL_CTRL_5
#define CCI_AUPLL_DL_CTRL_5_POS (26U)
#define CCI_AUPLL_DL_CTRL_5_LEN (1U)
#define CCI_AUPLL_DL_CTRL_5_MSK (((1U << CCI_AUPLL_DL_CTRL_5_LEN) - 1) << CCI_AUPLL_DL_CTRL_5_POS)
#define CCI_AUPLL_DL_CTRL_5_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_5_LEN) - 1) << CCI_AUPLL_DL_CTRL_5_POS))
#define CCI_AUPLL_DL_CTRL_4 CCI_AUPLL_DL_CTRL_4
#define CCI_AUPLL_DL_CTRL_4_POS (27U)
#define CCI_AUPLL_DL_CTRL_4_LEN (1U)
#define CCI_AUPLL_DL_CTRL_4_MSK (((1U << CCI_AUPLL_DL_CTRL_4_LEN) - 1) << CCI_AUPLL_DL_CTRL_4_POS)
#define CCI_AUPLL_DL_CTRL_4_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_4_LEN) - 1) << CCI_AUPLL_DL_CTRL_4_POS))
#define CCI_AUPLL_DL_CTRL_3 CCI_AUPLL_DL_CTRL_3
#define CCI_AUPLL_DL_CTRL_3_POS (28U)
#define CCI_AUPLL_DL_CTRL_3_LEN (1U)
#define CCI_AUPLL_DL_CTRL_3_MSK (((1U << CCI_AUPLL_DL_CTRL_3_LEN) - 1) << CCI_AUPLL_DL_CTRL_3_POS)
#define CCI_AUPLL_DL_CTRL_3_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_3_LEN) - 1) << CCI_AUPLL_DL_CTRL_3_POS))
#define CCI_AUPLL_DL_CTRL_2P5 CCI_AUPLL_DL_CTRL_2P5
#define CCI_AUPLL_DL_CTRL_2P5_POS (29U)
#define CCI_AUPLL_DL_CTRL_2P5_LEN (1U)
#define CCI_AUPLL_DL_CTRL_2P5_MSK (((1U << CCI_AUPLL_DL_CTRL_2P5_LEN) - 1) << CCI_AUPLL_DL_CTRL_2P5_POS)
#define CCI_AUPLL_DL_CTRL_2P5_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_2P5_LEN) - 1) << CCI_AUPLL_DL_CTRL_2P5_POS))
#define CCI_AUPLL_DL_CTRL_2 CCI_AUPLL_DL_CTRL_2
#define CCI_AUPLL_DL_CTRL_2_POS (30U)
#define CCI_AUPLL_DL_CTRL_2_LEN (1U)
#define CCI_AUPLL_DL_CTRL_2_MSK (((1U << CCI_AUPLL_DL_CTRL_2_LEN) - 1) << CCI_AUPLL_DL_CTRL_2_POS)
#define CCI_AUPLL_DL_CTRL_2_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_2_LEN) - 1) << CCI_AUPLL_DL_CTRL_2_POS))
#define CCI_AUPLL_DL_CTRL_1 CCI_AUPLL_DL_CTRL_1
#define CCI_AUPLL_DL_CTRL_1_POS (31U)
#define CCI_AUPLL_DL_CTRL_1_LEN (1U)
#define CCI_AUPLL_DL_CTRL_1_MSK (((1U << CCI_AUPLL_DL_CTRL_1_LEN) - 1) << CCI_AUPLL_DL_CTRL_1_POS)
#define CCI_AUPLL_DL_CTRL_1_UMSK (~(((1U << CCI_AUPLL_DL_CTRL_1_LEN) - 1) << CCI_AUPLL_DL_CTRL_1_POS))

/* 0x7D0 : cpu_pll_cfg0 */
#define CCI_CPU_PLL_CFG0_OFFSET (0x7D0)
#define CCI_CPUPLL_SDM_RSTB CCI_CPUPLL_SDM_RSTB
#define CCI_CPUPLL_SDM_RSTB_POS (0U)
#define CCI_CPUPLL_SDM_RSTB_LEN (1U)
#define CCI_CPUPLL_SDM_RSTB_MSK (((1U << CCI_CPUPLL_SDM_RSTB_LEN) - 1) << CCI_CPUPLL_SDM_RSTB_POS)
#define CCI_CPUPLL_SDM_RSTB_UMSK (~(((1U << CCI_CPUPLL_SDM_RSTB_LEN) - 1) << CCI_CPUPLL_SDM_RSTB_POS))
#define CCI_CPUPLL_POSTDIV_RSTB CCI_CPUPLL_POSTDIV_RSTB
#define CCI_CPUPLL_POSTDIV_RSTB_POS (1U)
#define CCI_CPUPLL_POSTDIV_RSTB_LEN (1U)
#define CCI_CPUPLL_POSTDIV_RSTB_MSK (((1U << CCI_CPUPLL_POSTDIV_RSTB_LEN) - 1) << CCI_CPUPLL_POSTDIV_RSTB_POS)
#define CCI_CPUPLL_POSTDIV_RSTB_UMSK (~(((1U << CCI_CPUPLL_POSTDIV_RSTB_LEN) - 1) << CCI_CPUPLL_POSTDIV_RSTB_POS))
#define CCI_CPUPLL_FBDV_RSTB CCI_CPUPLL_FBDV_RSTB
#define CCI_CPUPLL_FBDV_RSTB_POS (2U)
#define CCI_CPUPLL_FBDV_RSTB_LEN (1U)
#define CCI_CPUPLL_FBDV_RSTB_MSK (((1U << CCI_CPUPLL_FBDV_RSTB_LEN) - 1) << CCI_CPUPLL_FBDV_RSTB_POS)
#define CCI_CPUPLL_FBDV_RSTB_UMSK (~(((1U << CCI_CPUPLL_FBDV_RSTB_LEN) - 1) << CCI_CPUPLL_FBDV_RSTB_POS))
#define CCI_CPUPLL_REFDIV_RSTB CCI_CPUPLL_REFDIV_RSTB
#define CCI_CPUPLL_REFDIV_RSTB_POS (3U)
#define CCI_CPUPLL_REFDIV_RSTB_LEN (1U)
#define CCI_CPUPLL_REFDIV_RSTB_MSK (((1U << CCI_CPUPLL_REFDIV_RSTB_LEN) - 1) << CCI_CPUPLL_REFDIV_RSTB_POS)
#define CCI_CPUPLL_REFDIV_RSTB_UMSK (~(((1U << CCI_CPUPLL_REFDIV_RSTB_LEN) - 1) << CCI_CPUPLL_REFDIV_RSTB_POS))
#define CCI_PU_CPUPLL_POSTDIV CCI_PU_CPUPLL_POSTDIV
#define CCI_PU_CPUPLL_POSTDIV_POS (4U)
#define CCI_PU_CPUPLL_POSTDIV_LEN (1U)
#define CCI_PU_CPUPLL_POSTDIV_MSK (((1U << CCI_PU_CPUPLL_POSTDIV_LEN) - 1) << CCI_PU_CPUPLL_POSTDIV_POS)
#define CCI_PU_CPUPLL_POSTDIV_UMSK (~(((1U << CCI_PU_CPUPLL_POSTDIV_LEN) - 1) << CCI_PU_CPUPLL_POSTDIV_POS))
#define CCI_PU_CPUPLL_FBDV CCI_PU_CPUPLL_FBDV
#define CCI_PU_CPUPLL_FBDV_POS (5U)
#define CCI_PU_CPUPLL_FBDV_LEN (1U)
#define CCI_PU_CPUPLL_FBDV_MSK (((1U << CCI_PU_CPUPLL_FBDV_LEN) - 1) << CCI_PU_CPUPLL_FBDV_POS)
#define CCI_PU_CPUPLL_FBDV_UMSK (~(((1U << CCI_PU_CPUPLL_FBDV_LEN) - 1) << CCI_PU_CPUPLL_FBDV_POS))
#define CCI_PU_CPUPLL_CLAMP_OP CCI_PU_CPUPLL_CLAMP_OP
#define CCI_PU_CPUPLL_CLAMP_OP_POS (6U)
#define CCI_PU_CPUPLL_CLAMP_OP_LEN (1U)
#define CCI_PU_CPUPLL_CLAMP_OP_MSK (((1U << CCI_PU_CPUPLL_CLAMP_OP_LEN) - 1) << CCI_PU_CPUPLL_CLAMP_OP_POS)
#define CCI_PU_CPUPLL_CLAMP_OP_UMSK (~(((1U << CCI_PU_CPUPLL_CLAMP_OP_LEN) - 1) << CCI_PU_CPUPLL_CLAMP_OP_POS))
#define CCI_PU_CPUPLL_PFD CCI_PU_CPUPLL_PFD
#define CCI_PU_CPUPLL_PFD_POS (7U)
#define CCI_PU_CPUPLL_PFD_LEN (1U)
#define CCI_PU_CPUPLL_PFD_MSK (((1U << CCI_PU_CPUPLL_PFD_LEN) - 1) << CCI_PU_CPUPLL_PFD_POS)
#define CCI_PU_CPUPLL_PFD_UMSK (~(((1U << CCI_PU_CPUPLL_PFD_LEN) - 1) << CCI_PU_CPUPLL_PFD_POS))
#define CCI_PU_CPUPLL_CP CCI_PU_CPUPLL_CP
#define CCI_PU_CPUPLL_CP_POS (8U)
#define CCI_PU_CPUPLL_CP_LEN (1U)
#define CCI_PU_CPUPLL_CP_MSK (((1U << CCI_PU_CPUPLL_CP_LEN) - 1) << CCI_PU_CPUPLL_CP_POS)
#define CCI_PU_CPUPLL_CP_UMSK (~(((1U << CCI_PU_CPUPLL_CP_LEN) - 1) << CCI_PU_CPUPLL_CP_POS))
#define CCI_PU_CPUPLL_SFREG CCI_PU_CPUPLL_SFREG
#define CCI_PU_CPUPLL_SFREG_POS (9U)
#define CCI_PU_CPUPLL_SFREG_LEN (1U)
#define CCI_PU_CPUPLL_SFREG_MSK (((1U << CCI_PU_CPUPLL_SFREG_LEN) - 1) << CCI_PU_CPUPLL_SFREG_POS)
#define CCI_PU_CPUPLL_SFREG_UMSK (~(((1U << CCI_PU_CPUPLL_SFREG_LEN) - 1) << CCI_PU_CPUPLL_SFREG_POS))
#define CCI_PU_CPUPLL CCI_PU_CPUPLL
#define CCI_PU_CPUPLL_POS (10U)
#define CCI_PU_CPUPLL_LEN (1U)
#define CCI_PU_CPUPLL_MSK (((1U << CCI_PU_CPUPLL_LEN) - 1) << CCI_PU_CPUPLL_POS)
#define CCI_PU_CPUPLL_UMSK (~(((1U << CCI_PU_CPUPLL_LEN) - 1) << CCI_PU_CPUPLL_POS))
#define CCI_PU_CPUPLL_CLKTREE CCI_PU_CPUPLL_CLKTREE
#define CCI_PU_CPUPLL_CLKTREE_POS (11U)
#define CCI_PU_CPUPLL_CLKTREE_LEN (1U)
#define CCI_PU_CPUPLL_CLKTREE_MSK (((1U << CCI_PU_CPUPLL_CLKTREE_LEN) - 1) << CCI_PU_CPUPLL_CLKTREE_POS)
#define CCI_PU_CPUPLL_CLKTREE_UMSK (~(((1U << CCI_PU_CPUPLL_CLKTREE_LEN) - 1) << CCI_PU_CPUPLL_CLKTREE_POS))

/* 0x7D4 : cpu_pll_cfg1 */
#define CCI_CPU_PLL_CFG1_OFFSET (0x7D4)
#define CCI_CPUPLL_POSTDIV CCI_CPUPLL_POSTDIV
#define CCI_CPUPLL_POSTDIV_POS (0U)
#define CCI_CPUPLL_POSTDIV_LEN (7U)
#define CCI_CPUPLL_POSTDIV_MSK (((1U << CCI_CPUPLL_POSTDIV_LEN) - 1) << CCI_CPUPLL_POSTDIV_POS)
#define CCI_CPUPLL_POSTDIV_UMSK (~(((1U << CCI_CPUPLL_POSTDIV_LEN) - 1) << CCI_CPUPLL_POSTDIV_POS))
#define CCI_CPUPLL_REFDIV_RATIO CCI_CPUPLL_REFDIV_RATIO
#define CCI_CPUPLL_REFDIV_RATIO_POS (8U)
#define CCI_CPUPLL_REFDIV_RATIO_LEN (4U)
#define CCI_CPUPLL_REFDIV_RATIO_MSK (((1U << CCI_CPUPLL_REFDIV_RATIO_LEN) - 1) << CCI_CPUPLL_REFDIV_RATIO_POS)
#define CCI_CPUPLL_REFDIV_RATIO_UMSK (~(((1U << CCI_CPUPLL_REFDIV_RATIO_LEN) - 1) << CCI_CPUPLL_REFDIV_RATIO_POS))
#define CCI_CPUPLL_REFCLK_SEL CCI_CPUPLL_REFCLK_SEL
#define CCI_CPUPLL_REFCLK_SEL_POS (16U)
#define CCI_CPUPLL_REFCLK_SEL_LEN (2U)
#define CCI_CPUPLL_REFCLK_SEL_MSK (((1U << CCI_CPUPLL_REFCLK_SEL_LEN) - 1) << CCI_CPUPLL_REFCLK_SEL_POS)
#define CCI_CPUPLL_REFCLK_SEL_UMSK (~(((1U << CCI_CPUPLL_REFCLK_SEL_LEN) - 1) << CCI_CPUPLL_REFCLK_SEL_POS))
#define CCI_CPUPLL_VG11_SEL CCI_CPUPLL_VG11_SEL
#define CCI_CPUPLL_VG11_SEL_POS (20U)
#define CCI_CPUPLL_VG11_SEL_LEN (2U)
#define CCI_CPUPLL_VG11_SEL_MSK (((1U << CCI_CPUPLL_VG11_SEL_LEN) - 1) << CCI_CPUPLL_VG11_SEL_POS)
#define CCI_CPUPLL_VG11_SEL_UMSK (~(((1U << CCI_CPUPLL_VG11_SEL_LEN) - 1) << CCI_CPUPLL_VG11_SEL_POS))
#define CCI_CPUPLL_VG13_SEL CCI_CPUPLL_VG13_SEL
#define CCI_CPUPLL_VG13_SEL_POS (24U)
#define CCI_CPUPLL_VG13_SEL_LEN (2U)
#define CCI_CPUPLL_VG13_SEL_MSK (((1U << CCI_CPUPLL_VG13_SEL_LEN) - 1) << CCI_CPUPLL_VG13_SEL_POS)
#define CCI_CPUPLL_VG13_SEL_UMSK (~(((1U << CCI_CPUPLL_VG13_SEL_LEN) - 1) << CCI_CPUPLL_VG13_SEL_POS))

/* 0x7D8 : cpu_pll_cfg2 */
#define CCI_CPU_PLL_CFG2_OFFSET (0x7D8)
#define CCI_CPUPLL_SEL_CP_BIAS CCI_CPUPLL_SEL_CP_BIAS
#define CCI_CPUPLL_SEL_CP_BIAS_POS (0U)
#define CCI_CPUPLL_SEL_CP_BIAS_LEN (1U)
#define CCI_CPUPLL_SEL_CP_BIAS_MSK (((1U << CCI_CPUPLL_SEL_CP_BIAS_LEN) - 1) << CCI_CPUPLL_SEL_CP_BIAS_POS)
#define CCI_CPUPLL_SEL_CP_BIAS_UMSK (~(((1U << CCI_CPUPLL_SEL_CP_BIAS_LEN) - 1) << CCI_CPUPLL_SEL_CP_BIAS_POS))
#define CCI_CPUPLL_ICP_5U CCI_CPUPLL_ICP_5U
#define CCI_CPUPLL_ICP_5U_POS (4U)
#define CCI_CPUPLL_ICP_5U_LEN (2U)
#define CCI_CPUPLL_ICP_5U_MSK (((1U << CCI_CPUPLL_ICP_5U_LEN) - 1) << CCI_CPUPLL_ICP_5U_POS)
#define CCI_CPUPLL_ICP_5U_UMSK (~(((1U << CCI_CPUPLL_ICP_5U_LEN) - 1) << CCI_CPUPLL_ICP_5U_POS))
#define CCI_CPUPLL_ICP_1U CCI_CPUPLL_ICP_1U
#define CCI_CPUPLL_ICP_1U_POS (6U)
#define CCI_CPUPLL_ICP_1U_LEN (2U)
#define CCI_CPUPLL_ICP_1U_MSK (((1U << CCI_CPUPLL_ICP_1U_LEN) - 1) << CCI_CPUPLL_ICP_1U_POS)
#define CCI_CPUPLL_ICP_1U_UMSK (~(((1U << CCI_CPUPLL_ICP_1U_LEN) - 1) << CCI_CPUPLL_ICP_1U_POS))
#define CCI_CPUPLL_INT_FRAC_SW CCI_CPUPLL_INT_FRAC_SW
#define CCI_CPUPLL_INT_FRAC_SW_POS (8U)
#define CCI_CPUPLL_INT_FRAC_SW_LEN (1U)
#define CCI_CPUPLL_INT_FRAC_SW_MSK (((1U << CCI_CPUPLL_INT_FRAC_SW_LEN) - 1) << CCI_CPUPLL_INT_FRAC_SW_POS)
#define CCI_CPUPLL_INT_FRAC_SW_UMSK (~(((1U << CCI_CPUPLL_INT_FRAC_SW_LEN) - 1) << CCI_CPUPLL_INT_FRAC_SW_POS))
#define CCI_CPUPLL_CP_STARTUP_EN CCI_CPUPLL_CP_STARTUP_EN
#define CCI_CPUPLL_CP_STARTUP_EN_POS (9U)
#define CCI_CPUPLL_CP_STARTUP_EN_LEN (1U)
#define CCI_CPUPLL_CP_STARTUP_EN_MSK (((1U << CCI_CPUPLL_CP_STARTUP_EN_LEN) - 1) << CCI_CPUPLL_CP_STARTUP_EN_POS)
#define CCI_CPUPLL_CP_STARTUP_EN_UMSK (~(((1U << CCI_CPUPLL_CP_STARTUP_EN_LEN) - 1) << CCI_CPUPLL_CP_STARTUP_EN_POS))
#define CCI_CPUPLL_CP_OPAMP_EN CCI_CPUPLL_CP_OPAMP_EN
#define CCI_CPUPLL_CP_OPAMP_EN_POS (10U)
#define CCI_CPUPLL_CP_OPAMP_EN_LEN (1U)
#define CCI_CPUPLL_CP_OPAMP_EN_MSK (((1U << CCI_CPUPLL_CP_OPAMP_EN_LEN) - 1) << CCI_CPUPLL_CP_OPAMP_EN_POS)
#define CCI_CPUPLL_CP_OPAMP_EN_UMSK (~(((1U << CCI_CPUPLL_CP_OPAMP_EN_LEN) - 1) << CCI_CPUPLL_CP_OPAMP_EN_POS))

/* 0x7DC : cpu_pll_cfg3 */
#define CCI_CPU_PLL_CFG3_OFFSET (0x7DC)
#define CCI_CPUPLL_C4_EN CCI_CPUPLL_C4_EN
#define CCI_CPUPLL_C4_EN_POS (0U)
#define CCI_CPUPLL_C4_EN_LEN (1U)
#define CCI_CPUPLL_C4_EN_MSK (((1U << CCI_CPUPLL_C4_EN_LEN) - 1) << CCI_CPUPLL_C4_EN_POS)
#define CCI_CPUPLL_C4_EN_UMSK (~(((1U << CCI_CPUPLL_C4_EN_LEN) - 1) << CCI_CPUPLL_C4_EN_POS))
#define CCI_CPUPLL_R4 CCI_CPUPLL_R4
#define CCI_CPUPLL_R4_POS (4U)
#define CCI_CPUPLL_R4_LEN (2U)
#define CCI_CPUPLL_R4_MSK (((1U << CCI_CPUPLL_R4_LEN) - 1) << CCI_CPUPLL_R4_POS)
#define CCI_CPUPLL_R4_UMSK (~(((1U << CCI_CPUPLL_R4_LEN) - 1) << CCI_CPUPLL_R4_POS))
#define CCI_CPUPLL_R4_SHORT CCI_CPUPLL_R4_SHORT
#define CCI_CPUPLL_R4_SHORT_POS (8U)
#define CCI_CPUPLL_R4_SHORT_LEN (1U)
#define CCI_CPUPLL_R4_SHORT_MSK (((1U << CCI_CPUPLL_R4_SHORT_LEN) - 1) << CCI_CPUPLL_R4_SHORT_POS)
#define CCI_CPUPLL_R4_SHORT_UMSK (~(((1U << CCI_CPUPLL_R4_SHORT_LEN) - 1) << CCI_CPUPLL_R4_SHORT_POS))
#define CCI_CPUPLL_C3 CCI_CPUPLL_C3
#define CCI_CPUPLL_C3_POS (12U)
#define CCI_CPUPLL_C3_LEN (2U)
#define CCI_CPUPLL_C3_MSK (((1U << CCI_CPUPLL_C3_LEN) - 1) << CCI_CPUPLL_C3_POS)
#define CCI_CPUPLL_C3_UMSK (~(((1U << CCI_CPUPLL_C3_LEN) - 1) << CCI_CPUPLL_C3_POS))
#define CCI_CPUPLL_CZ CCI_CPUPLL_CZ
#define CCI_CPUPLL_CZ_POS (14U)
#define CCI_CPUPLL_CZ_LEN (2U)
#define CCI_CPUPLL_CZ_MSK (((1U << CCI_CPUPLL_CZ_LEN) - 1) << CCI_CPUPLL_CZ_POS)
#define CCI_CPUPLL_CZ_UMSK (~(((1U << CCI_CPUPLL_CZ_LEN) - 1) << CCI_CPUPLL_CZ_POS))
#define CCI_CPUPLL_RZ CCI_CPUPLL_RZ
#define CCI_CPUPLL_RZ_POS (16U)
#define CCI_CPUPLL_RZ_LEN (3U)
#define CCI_CPUPLL_RZ_MSK (((1U << CCI_CPUPLL_RZ_LEN) - 1) << CCI_CPUPLL_RZ_POS)
#define CCI_CPUPLL_RZ_UMSK (~(((1U << CCI_CPUPLL_RZ_LEN) - 1) << CCI_CPUPLL_RZ_POS))

/* 0x7E0 : cpu_pll_cfg4 */
#define CCI_CPU_PLL_CFG4_OFFSET (0x7E0)
#define CCI_CPUPLL_SEL_SAMPLE_CLK CCI_CPUPLL_SEL_SAMPLE_CLK
#define CCI_CPUPLL_SEL_SAMPLE_CLK_POS (0U)
#define CCI_CPUPLL_SEL_SAMPLE_CLK_LEN (2U)
#define CCI_CPUPLL_SEL_SAMPLE_CLK_MSK (((1U << CCI_CPUPLL_SEL_SAMPLE_CLK_LEN) - 1) << CCI_CPUPLL_SEL_SAMPLE_CLK_POS)
#define CCI_CPUPLL_SEL_SAMPLE_CLK_UMSK (~(((1U << CCI_CPUPLL_SEL_SAMPLE_CLK_LEN) - 1) << CCI_CPUPLL_SEL_SAMPLE_CLK_POS))
#define CCI_CPUPLL_SEL_FB_CLK CCI_CPUPLL_SEL_FB_CLK
#define CCI_CPUPLL_SEL_FB_CLK_POS (4U)
#define CCI_CPUPLL_SEL_FB_CLK_LEN (2U)
#define CCI_CPUPLL_SEL_FB_CLK_MSK (((1U << CCI_CPUPLL_SEL_FB_CLK_LEN) - 1) << CCI_CPUPLL_SEL_FB_CLK_POS)
#define CCI_CPUPLL_SEL_FB_CLK_UMSK (~(((1U << CCI_CPUPLL_SEL_FB_CLK_LEN) - 1) << CCI_CPUPLL_SEL_FB_CLK_POS))
#define CCI_CPUPLL_SDMCLK_SEL CCI_CPUPLL_SDMCLK_SEL
#define CCI_CPUPLL_SDMCLK_SEL_POS (8U)
#define CCI_CPUPLL_SDMCLK_SEL_LEN (1U)
#define CCI_CPUPLL_SDMCLK_SEL_MSK (((1U << CCI_CPUPLL_SDMCLK_SEL_LEN) - 1) << CCI_CPUPLL_SDMCLK_SEL_POS)
#define CCI_CPUPLL_SDMCLK_SEL_UMSK (~(((1U << CCI_CPUPLL_SDMCLK_SEL_LEN) - 1) << CCI_CPUPLL_SDMCLK_SEL_POS))

/* 0x7E4 : cpu_pll_cfg5 */
#define CCI_CPU_PLL_CFG5_OFFSET (0x7E4)
#define CCI_CPUPLL_VCO_SPEED CCI_CPUPLL_VCO_SPEED
#define CCI_CPUPLL_VCO_SPEED_POS (0U)
#define CCI_CPUPLL_VCO_SPEED_LEN (3U)
#define CCI_CPUPLL_VCO_SPEED_MSK (((1U << CCI_CPUPLL_VCO_SPEED_LEN) - 1) << CCI_CPUPLL_VCO_SPEED_POS)
#define CCI_CPUPLL_VCO_SPEED_UMSK (~(((1U << CCI_CPUPLL_VCO_SPEED_LEN) - 1) << CCI_CPUPLL_VCO_SPEED_POS))

/* 0x7E8 : cpu_pll_cfg6 */
#define CCI_CPU_PLL_CFG6_OFFSET (0x7E8)
#define CCI_CPUPLL_SDMIN CCI_CPUPLL_SDMIN
#define CCI_CPUPLL_SDMIN_POS (0U)
#define CCI_CPUPLL_SDMIN_LEN (19U)
#define CCI_CPUPLL_SDMIN_MSK (((1U << CCI_CPUPLL_SDMIN_LEN) - 1) << CCI_CPUPLL_SDMIN_POS)
#define CCI_CPUPLL_SDMIN_UMSK (~(((1U << CCI_CPUPLL_SDMIN_LEN) - 1) << CCI_CPUPLL_SDMIN_POS))
#define CCI_CPUPLL_SDM_BYPASS CCI_CPUPLL_SDM_BYPASS
#define CCI_CPUPLL_SDM_BYPASS_POS (24U)
#define CCI_CPUPLL_SDM_BYPASS_LEN (1U)
#define CCI_CPUPLL_SDM_BYPASS_MSK (((1U << CCI_CPUPLL_SDM_BYPASS_LEN) - 1) << CCI_CPUPLL_SDM_BYPASS_POS)
#define CCI_CPUPLL_SDM_BYPASS_UMSK (~(((1U << CCI_CPUPLL_SDM_BYPASS_LEN) - 1) << CCI_CPUPLL_SDM_BYPASS_POS))

/* 0x7EC : cpu_pll_cfg7 */
#define CCI_CPU_PLL_CFG7_OFFSET (0x7EC)
#define CCI_CPUPLL_SDM_ORDER_SEL CCI_CPUPLL_SDM_ORDER_SEL
#define CCI_CPUPLL_SDM_ORDER_SEL_POS (0U)
#define CCI_CPUPLL_SDM_ORDER_SEL_LEN (1U)
#define CCI_CPUPLL_SDM_ORDER_SEL_MSK (((1U << CCI_CPUPLL_SDM_ORDER_SEL_LEN) - 1) << CCI_CPUPLL_SDM_ORDER_SEL_POS)
#define CCI_CPUPLL_SDM_ORDER_SEL_UMSK (~(((1U << CCI_CPUPLL_SDM_ORDER_SEL_LEN) - 1) << CCI_CPUPLL_SDM_ORDER_SEL_POS))
#define CCI_CPUPLL_SDM_SIG_DITH_SEL CCI_CPUPLL_SDM_SIG_DITH_SEL
#define CCI_CPUPLL_SDM_SIG_DITH_SEL_POS (16U)
#define CCI_CPUPLL_SDM_SIG_DITH_SEL_LEN (2U)
#define CCI_CPUPLL_SDM_SIG_DITH_SEL_MSK (((1U << CCI_CPUPLL_SDM_SIG_DITH_SEL_LEN) - 1) << CCI_CPUPLL_SDM_SIG_DITH_SEL_POS)
#define CCI_CPUPLL_SDM_SIG_DITH_SEL_UMSK (~(((1U << CCI_CPUPLL_SDM_SIG_DITH_SEL_LEN) - 1) << CCI_CPUPLL_SDM_SIG_DITH_SEL_POS))

/* 0x7F0 : cpu_pll_cfg8 */
#define CCI_CPU_PLL_CFG8_OFFSET (0x7F0)
#define CCI_CPUPLL_EN_DIV1 CCI_CPUPLL_EN_DIV1
#define CCI_CPUPLL_EN_DIV1_POS (0U)
#define CCI_CPUPLL_EN_DIV1_LEN (1U)
#define CCI_CPUPLL_EN_DIV1_MSK (((1U << CCI_CPUPLL_EN_DIV1_LEN) - 1) << CCI_CPUPLL_EN_DIV1_POS)
#define CCI_CPUPLL_EN_DIV1_UMSK (~(((1U << CCI_CPUPLL_EN_DIV1_LEN) - 1) << CCI_CPUPLL_EN_DIV1_POS))
#define CCI_CPUPLL_EN_DIV2 CCI_CPUPLL_EN_DIV2
#define CCI_CPUPLL_EN_DIV2_POS (1U)
#define CCI_CPUPLL_EN_DIV2_LEN (1U)
#define CCI_CPUPLL_EN_DIV2_MSK (((1U << CCI_CPUPLL_EN_DIV2_LEN) - 1) << CCI_CPUPLL_EN_DIV2_POS)
#define CCI_CPUPLL_EN_DIV2_UMSK (~(((1U << CCI_CPUPLL_EN_DIV2_LEN) - 1) << CCI_CPUPLL_EN_DIV2_POS))
#define CCI_CPUPLL_EN_DIV2P5 CCI_CPUPLL_EN_DIV2P5
#define CCI_CPUPLL_EN_DIV2P5_POS (2U)
#define CCI_CPUPLL_EN_DIV2P5_LEN (1U)
#define CCI_CPUPLL_EN_DIV2P5_MSK (((1U << CCI_CPUPLL_EN_DIV2P5_LEN) - 1) << CCI_CPUPLL_EN_DIV2P5_POS)
#define CCI_CPUPLL_EN_DIV2P5_UMSK (~(((1U << CCI_CPUPLL_EN_DIV2P5_LEN) - 1) << CCI_CPUPLL_EN_DIV2P5_POS))
#define CCI_CPUPLL_EN_DIV3 CCI_CPUPLL_EN_DIV3
#define CCI_CPUPLL_EN_DIV3_POS (3U)
#define CCI_CPUPLL_EN_DIV3_LEN (1U)
#define CCI_CPUPLL_EN_DIV3_MSK (((1U << CCI_CPUPLL_EN_DIV3_LEN) - 1) << CCI_CPUPLL_EN_DIV3_POS)
#define CCI_CPUPLL_EN_DIV3_UMSK (~(((1U << CCI_CPUPLL_EN_DIV3_LEN) - 1) << CCI_CPUPLL_EN_DIV3_POS))
#define CCI_CPUPLL_EN_DIV4 CCI_CPUPLL_EN_DIV4
#define CCI_CPUPLL_EN_DIV4_POS (4U)
#define CCI_CPUPLL_EN_DIV4_LEN (1U)
#define CCI_CPUPLL_EN_DIV4_MSK (((1U << CCI_CPUPLL_EN_DIV4_LEN) - 1) << CCI_CPUPLL_EN_DIV4_POS)
#define CCI_CPUPLL_EN_DIV4_UMSK (~(((1U << CCI_CPUPLL_EN_DIV4_LEN) - 1) << CCI_CPUPLL_EN_DIV4_POS))
#define CCI_CPUPLL_EN_DIV5 CCI_CPUPLL_EN_DIV5
#define CCI_CPUPLL_EN_DIV5_POS (5U)
#define CCI_CPUPLL_EN_DIV5_LEN (1U)
#define CCI_CPUPLL_EN_DIV5_MSK (((1U << CCI_CPUPLL_EN_DIV5_LEN) - 1) << CCI_CPUPLL_EN_DIV5_POS)
#define CCI_CPUPLL_EN_DIV5_UMSK (~(((1U << CCI_CPUPLL_EN_DIV5_LEN) - 1) << CCI_CPUPLL_EN_DIV5_POS))
#define CCI_CPUPLL_EN_DIV6 CCI_CPUPLL_EN_DIV6
#define CCI_CPUPLL_EN_DIV6_POS (6U)
#define CCI_CPUPLL_EN_DIV6_LEN (1U)
#define CCI_CPUPLL_EN_DIV6_MSK (((1U << CCI_CPUPLL_EN_DIV6_LEN) - 1) << CCI_CPUPLL_EN_DIV6_POS)
#define CCI_CPUPLL_EN_DIV6_UMSK (~(((1U << CCI_CPUPLL_EN_DIV6_LEN) - 1) << CCI_CPUPLL_EN_DIV6_POS))
#define CCI_CPUPLL_EN_DIV10 CCI_CPUPLL_EN_DIV10
#define CCI_CPUPLL_EN_DIV10_POS (7U)
#define CCI_CPUPLL_EN_DIV10_LEN (1U)
#define CCI_CPUPLL_EN_DIV10_MSK (((1U << CCI_CPUPLL_EN_DIV10_LEN) - 1) << CCI_CPUPLL_EN_DIV10_POS)
#define CCI_CPUPLL_EN_DIV10_UMSK (~(((1U << CCI_CPUPLL_EN_DIV10_LEN) - 1) << CCI_CPUPLL_EN_DIV10_POS))
#define CCI_CPUPLL_EN_DIV15 CCI_CPUPLL_EN_DIV15
#define CCI_CPUPLL_EN_DIV15_POS (8U)
#define CCI_CPUPLL_EN_DIV15_LEN (1U)
#define CCI_CPUPLL_EN_DIV15_MSK (((1U << CCI_CPUPLL_EN_DIV15_LEN) - 1) << CCI_CPUPLL_EN_DIV15_POS)
#define CCI_CPUPLL_EN_DIV15_UMSK (~(((1U << CCI_CPUPLL_EN_DIV15_LEN) - 1) << CCI_CPUPLL_EN_DIV15_POS))
#define CCI_CPUPLL_SEL_DIV1_DIV2 CCI_CPUPLL_SEL_DIV1_DIV2
#define CCI_CPUPLL_SEL_DIV1_DIV2_POS (9U)
#define CCI_CPUPLL_SEL_DIV1_DIV2_LEN (1U)
#define CCI_CPUPLL_SEL_DIV1_DIV2_MSK (((1U << CCI_CPUPLL_SEL_DIV1_DIV2_LEN) - 1) << CCI_CPUPLL_SEL_DIV1_DIV2_POS)
#define CCI_CPUPLL_SEL_DIV1_DIV2_UMSK (~(((1U << CCI_CPUPLL_SEL_DIV1_DIV2_LEN) - 1) << CCI_CPUPLL_SEL_DIV1_DIV2_POS))

/* 0x7F4 : cpu_pll_cfg9 */
#define CCI_CPU_PLL_CFG9_OFFSET (0x7F4)
#define CCI_CPUPLL_DC_TP_OUT_EN CCI_CPUPLL_DC_TP_OUT_EN
#define CCI_CPUPLL_DC_TP_OUT_EN_POS (0U)
#define CCI_CPUPLL_DC_TP_OUT_EN_LEN (1U)
#define CCI_CPUPLL_DC_TP_OUT_EN_MSK (((1U << CCI_CPUPLL_DC_TP_OUT_EN_LEN) - 1) << CCI_CPUPLL_DC_TP_OUT_EN_POS)
#define CCI_CPUPLL_DC_TP_OUT_EN_UMSK (~(((1U << CCI_CPUPLL_DC_TP_OUT_EN_LEN) - 1) << CCI_CPUPLL_DC_TP_OUT_EN_POS))
#define CCI_TEN_CPUPLL CCI_TEN_CPUPLL
#define CCI_TEN_CPUPLL_POS (1U)
#define CCI_TEN_CPUPLL_LEN (1U)
#define CCI_TEN_CPUPLL_MSK (((1U << CCI_TEN_CPUPLL_LEN) - 1) << CCI_TEN_CPUPLL_POS)
#define CCI_TEN_CPUPLL_UMSK (~(((1U << CCI_TEN_CPUPLL_LEN) - 1) << CCI_TEN_CPUPLL_POS))
#define CCI_TEN_CPUPLL_SFREG CCI_TEN_CPUPLL_SFREG
#define CCI_TEN_CPUPLL_SFREG_POS (2U)
#define CCI_TEN_CPUPLL_SFREG_LEN (1U)
#define CCI_TEN_CPUPLL_SFREG_MSK (((1U << CCI_TEN_CPUPLL_SFREG_LEN) - 1) << CCI_TEN_CPUPLL_SFREG_POS)
#define CCI_TEN_CPUPLL_SFREG_UMSK (~(((1U << CCI_TEN_CPUPLL_SFREG_LEN) - 1) << CCI_TEN_CPUPLL_SFREG_POS))
#define CCI_DTEN_CPUPLL_FIN CCI_DTEN_CPUPLL_FIN
#define CCI_DTEN_CPUPLL_FIN_POS (4U)
#define CCI_DTEN_CPUPLL_FIN_LEN (1U)
#define CCI_DTEN_CPUPLL_FIN_MSK (((1U << CCI_DTEN_CPUPLL_FIN_LEN) - 1) << CCI_DTEN_CPUPLL_FIN_POS)
#define CCI_DTEN_CPUPLL_FIN_UMSK (~(((1U << CCI_DTEN_CPUPLL_FIN_LEN) - 1) << CCI_DTEN_CPUPLL_FIN_POS))
#define CCI_DTEN_CPUPLL_FREF CCI_DTEN_CPUPLL_FREF
#define CCI_DTEN_CPUPLL_FREF_POS (5U)
#define CCI_DTEN_CPUPLL_FREF_LEN (1U)
#define CCI_DTEN_CPUPLL_FREF_MSK (((1U << CCI_DTEN_CPUPLL_FREF_LEN) - 1) << CCI_DTEN_CPUPLL_FREF_POS)
#define CCI_DTEN_CPUPLL_FREF_UMSK (~(((1U << CCI_DTEN_CPUPLL_FREF_LEN) - 1) << CCI_DTEN_CPUPLL_FREF_POS))
#define CCI_DTEN_CPUPLL_FSDM CCI_DTEN_CPUPLL_FSDM
#define CCI_DTEN_CPUPLL_FSDM_POS (6U)
#define CCI_DTEN_CPUPLL_FSDM_LEN (1U)
#define CCI_DTEN_CPUPLL_FSDM_MSK (((1U << CCI_DTEN_CPUPLL_FSDM_LEN) - 1) << CCI_DTEN_CPUPLL_FSDM_POS)
#define CCI_DTEN_CPUPLL_FSDM_UMSK (~(((1U << CCI_DTEN_CPUPLL_FSDM_LEN) - 1) << CCI_DTEN_CPUPLL_FSDM_POS))
#define CCI_DTEN_CPUPLL_DIV15 CCI_DTEN_CPUPLL_DIV15
#define CCI_DTEN_CPUPLL_DIV15_POS (7U)
#define CCI_DTEN_CPUPLL_DIV15_LEN (1U)
#define CCI_DTEN_CPUPLL_DIV15_MSK (((1U << CCI_DTEN_CPUPLL_DIV15_LEN) - 1) << CCI_DTEN_CPUPLL_DIV15_POS)
#define CCI_DTEN_CPUPLL_DIV15_UMSK (~(((1U << CCI_DTEN_CPUPLL_DIV15_LEN) - 1) << CCI_DTEN_CPUPLL_DIV15_POS))
#define CCI_DTEN_CPUPLL_DIV5 CCI_DTEN_CPUPLL_DIV5
#define CCI_DTEN_CPUPLL_DIV5_POS (8U)
#define CCI_DTEN_CPUPLL_DIV5_LEN (1U)
#define CCI_DTEN_CPUPLL_DIV5_MSK (((1U << CCI_DTEN_CPUPLL_DIV5_LEN) - 1) << CCI_DTEN_CPUPLL_DIV5_POS)
#define CCI_DTEN_CPUPLL_DIV5_UMSK (~(((1U << CCI_DTEN_CPUPLL_DIV5_LEN) - 1) << CCI_DTEN_CPUPLL_DIV5_POS))
#define CCI_DTEN_CPUPLL_POSTDIV_CLK CCI_DTEN_CPUPLL_POSTDIV_CLK
#define CCI_DTEN_CPUPLL_POSTDIV_CLK_POS (9U)
#define CCI_DTEN_CPUPLL_POSTDIV_CLK_LEN (1U)
#define CCI_DTEN_CPUPLL_POSTDIV_CLK_MSK (((1U << CCI_DTEN_CPUPLL_POSTDIV_CLK_LEN) - 1) << CCI_DTEN_CPUPLL_POSTDIV_CLK_POS)
#define CCI_DTEN_CPUPLL_POSTDIV_CLK_UMSK (~(((1U << CCI_DTEN_CPUPLL_POSTDIV_CLK_LEN) - 1) << CCI_DTEN_CPUPLL_POSTDIV_CLK_POS))
#define CCI_DTEST_CPUPLL_PULLDOWN CCI_DTEST_CPUPLL_PULLDOWN
#define CCI_DTEST_CPUPLL_PULLDOWN_POS (10U)
#define CCI_DTEST_CPUPLL_PULLDOWN_LEN (1U)
#define CCI_DTEST_CPUPLL_PULLDOWN_MSK (((1U << CCI_DTEST_CPUPLL_PULLDOWN_LEN) - 1) << CCI_DTEST_CPUPLL_PULLDOWN_POS)
#define CCI_DTEST_CPUPLL_PULLDOWN_UMSK (~(((1U << CCI_DTEST_CPUPLL_PULLDOWN_LEN) - 1) << CCI_DTEST_CPUPLL_PULLDOWN_POS))

/* 0x7F8 : cpu_pll_cfg10 */
#define CCI_CPU_PLL_CFG10_OFFSET (0x7F8)
#define CCI_CPUPLL_SSC_EN CCI_CPUPLL_SSC_EN
#define CCI_CPUPLL_SSC_EN_POS (0U)
#define CCI_CPUPLL_SSC_EN_LEN (1U)
#define CCI_CPUPLL_SSC_EN_MSK (((1U << CCI_CPUPLL_SSC_EN_LEN) - 1) << CCI_CPUPLL_SSC_EN_POS)
#define CCI_CPUPLL_SSC_EN_UMSK (~(((1U << CCI_CPUPLL_SSC_EN_LEN) - 1) << CCI_CPUPLL_SSC_EN_POS))
#define CCI_CPUPLL_SSC_CNT CCI_CPUPLL_SSC_CNT
#define CCI_CPUPLL_SSC_CNT_POS (4U)
#define CCI_CPUPLL_SSC_CNT_LEN (8U)
#define CCI_CPUPLL_SSC_CNT_MSK (((1U << CCI_CPUPLL_SSC_CNT_LEN) - 1) << CCI_CPUPLL_SSC_CNT_POS)
#define CCI_CPUPLL_SSC_CNT_UMSK (~(((1U << CCI_CPUPLL_SSC_CNT_LEN) - 1) << CCI_CPUPLL_SSC_CNT_POS))
#define CCI_CPUPLL_SSC_GAIN CCI_CPUPLL_SSC_GAIN
#define CCI_CPUPLL_SSC_GAIN_POS (12U)
#define CCI_CPUPLL_SSC_GAIN_LEN (3U)
#define CCI_CPUPLL_SSC_GAIN_MSK (((1U << CCI_CPUPLL_SSC_GAIN_LEN) - 1) << CCI_CPUPLL_SSC_GAIN_POS)
#define CCI_CPUPLL_SSC_GAIN_UMSK (~(((1U << CCI_CPUPLL_SSC_GAIN_LEN) - 1) << CCI_CPUPLL_SSC_GAIN_POS))
#define CCI_CPUPLL_SSC_START_GATE_EN CCI_CPUPLL_SSC_START_GATE_EN
#define CCI_CPUPLL_SSC_START_GATE_EN_POS (16U)
#define CCI_CPUPLL_SSC_START_GATE_EN_LEN (1U)
#define CCI_CPUPLL_SSC_START_GATE_EN_MSK (((1U << CCI_CPUPLL_SSC_START_GATE_EN_LEN) - 1) << CCI_CPUPLL_SSC_START_GATE_EN_POS)
#define CCI_CPUPLL_SSC_START_GATE_EN_UMSK (~(((1U << CCI_CPUPLL_SSC_START_GATE_EN_LEN) - 1) << CCI_CPUPLL_SSC_START_GATE_EN_POS))
#define CCI_CPUPLL_SSC_START CCI_CPUPLL_SSC_START
#define CCI_CPUPLL_SSC_START_POS (20U)
#define CCI_CPUPLL_SSC_START_LEN (1U)
#define CCI_CPUPLL_SSC_START_MSK (((1U << CCI_CPUPLL_SSC_START_LEN) - 1) << CCI_CPUPLL_SSC_START_POS)
#define CCI_CPUPLL_SSC_START_UMSK (~(((1U << CCI_CPUPLL_SSC_START_LEN) - 1) << CCI_CPUPLL_SSC_START_POS))

/* 0x7FC : cpu_pll_cfg11 */
#define CCI_CPU_PLL_CFG11_OFFSET (0x7FC)
#define CCI_CPUPLL_RESV CCI_CPUPLL_RESV
#define CCI_CPUPLL_RESV_POS (0U)
#define CCI_CPUPLL_RESV_LEN (16U)
#define CCI_CPUPLL_RESV_MSK (((1U << CCI_CPUPLL_RESV_LEN) - 1) << CCI_CPUPLL_RESV_POS)
#define CCI_CPUPLL_RESV_UMSK (~(((1U << CCI_CPUPLL_RESV_LEN) - 1) << CCI_CPUPLL_RESV_POS))
#define CCI_CPUPLL_DL_CTRL_15 CCI_CPUPLL_DL_CTRL_15
#define CCI_CPUPLL_DL_CTRL_15_POS (23U)
#define CCI_CPUPLL_DL_CTRL_15_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_15_MSK (((1U << CCI_CPUPLL_DL_CTRL_15_LEN) - 1) << CCI_CPUPLL_DL_CTRL_15_POS)
#define CCI_CPUPLL_DL_CTRL_15_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_15_LEN) - 1) << CCI_CPUPLL_DL_CTRL_15_POS))
#define CCI_CPUPLL_DL_CTRL_10 CCI_CPUPLL_DL_CTRL_10
#define CCI_CPUPLL_DL_CTRL_10_POS (24U)
#define CCI_CPUPLL_DL_CTRL_10_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_10_MSK (((1U << CCI_CPUPLL_DL_CTRL_10_LEN) - 1) << CCI_CPUPLL_DL_CTRL_10_POS)
#define CCI_CPUPLL_DL_CTRL_10_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_10_LEN) - 1) << CCI_CPUPLL_DL_CTRL_10_POS))
#define CCI_CPUPLL_DL_CTRL_6 CCI_CPUPLL_DL_CTRL_6
#define CCI_CPUPLL_DL_CTRL_6_POS (25U)
#define CCI_CPUPLL_DL_CTRL_6_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_6_MSK (((1U << CCI_CPUPLL_DL_CTRL_6_LEN) - 1) << CCI_CPUPLL_DL_CTRL_6_POS)
#define CCI_CPUPLL_DL_CTRL_6_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_6_LEN) - 1) << CCI_CPUPLL_DL_CTRL_6_POS))
#define CCI_CPUPLL_DL_CTRL_5 CCI_CPUPLL_DL_CTRL_5
#define CCI_CPUPLL_DL_CTRL_5_POS (26U)
#define CCI_CPUPLL_DL_CTRL_5_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_5_MSK (((1U << CCI_CPUPLL_DL_CTRL_5_LEN) - 1) << CCI_CPUPLL_DL_CTRL_5_POS)
#define CCI_CPUPLL_DL_CTRL_5_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_5_LEN) - 1) << CCI_CPUPLL_DL_CTRL_5_POS))
#define CCI_CPUPLL_DL_CTRL_4 CCI_CPUPLL_DL_CTRL_4
#define CCI_CPUPLL_DL_CTRL_4_POS (27U)
#define CCI_CPUPLL_DL_CTRL_4_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_4_MSK (((1U << CCI_CPUPLL_DL_CTRL_4_LEN) - 1) << CCI_CPUPLL_DL_CTRL_4_POS)
#define CCI_CPUPLL_DL_CTRL_4_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_4_LEN) - 1) << CCI_CPUPLL_DL_CTRL_4_POS))
#define CCI_CPUPLL_DL_CTRL_3 CCI_CPUPLL_DL_CTRL_3
#define CCI_CPUPLL_DL_CTRL_3_POS (28U)
#define CCI_CPUPLL_DL_CTRL_3_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_3_MSK (((1U << CCI_CPUPLL_DL_CTRL_3_LEN) - 1) << CCI_CPUPLL_DL_CTRL_3_POS)
#define CCI_CPUPLL_DL_CTRL_3_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_3_LEN) - 1) << CCI_CPUPLL_DL_CTRL_3_POS))
#define CCI_CPUPLL_DL_CTRL_2P5 CCI_CPUPLL_DL_CTRL_2P5
#define CCI_CPUPLL_DL_CTRL_2P5_POS (29U)
#define CCI_CPUPLL_DL_CTRL_2P5_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_2P5_MSK (((1U << CCI_CPUPLL_DL_CTRL_2P5_LEN) - 1) << CCI_CPUPLL_DL_CTRL_2P5_POS)
#define CCI_CPUPLL_DL_CTRL_2P5_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_2P5_LEN) - 1) << CCI_CPUPLL_DL_CTRL_2P5_POS))
#define CCI_CPUPLL_DL_CTRL_2 CCI_CPUPLL_DL_CTRL_2
#define CCI_CPUPLL_DL_CTRL_2_POS (30U)
#define CCI_CPUPLL_DL_CTRL_2_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_2_MSK (((1U << CCI_CPUPLL_DL_CTRL_2_LEN) - 1) << CCI_CPUPLL_DL_CTRL_2_POS)
#define CCI_CPUPLL_DL_CTRL_2_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_2_LEN) - 1) << CCI_CPUPLL_DL_CTRL_2_POS))
#define CCI_CPUPLL_DL_CTRL_1 CCI_CPUPLL_DL_CTRL_1
#define CCI_CPUPLL_DL_CTRL_1_POS (31U)
#define CCI_CPUPLL_DL_CTRL_1_LEN (1U)
#define CCI_CPUPLL_DL_CTRL_1_MSK (((1U << CCI_CPUPLL_DL_CTRL_1_LEN) - 1) << CCI_CPUPLL_DL_CTRL_1_POS)
#define CCI_CPUPLL_DL_CTRL_1_UMSK (~(((1U << CCI_CPUPLL_DL_CTRL_1_LEN) - 1) << CCI_CPUPLL_DL_CTRL_1_POS))

struct cci_reg {
    /* 0x0 : cci_cfg */
    union {
        struct {
            uint32_t cci_en : 1; /* [    0],        r/w,        0x1 */
            uint32_t cci_slv_sel_cci2 : 1; /* [    1],        r/w,        0x0 */
            uint32_t cci_mas_sel_cci2 : 1; /* [    2],        r/w,        0x0 */
            uint32_t cci_mas_hw_mode : 1; /* [    3],        r/w,        0x0 */
            uint32_t reg_m_cci_sclk_en : 1; /* [    4],        r/w,        0x0 */
            uint32_t reg_div_m_cci_sclk : 2; /* [ 6: 5],        r/w,        0x1 */
            uint32_t cfg_cci1_pre_read : 1; /* [    7],        r/w,        0x0 */
            uint32_t reg_scci_clk_inv : 1; /* [    8],        r/w,        0x0 */
            uint32_t reg_mcci_clk_inv : 1; /* [    9],        r/w,        0x1 */
            uint32_t reserved_10_31 : 22; /* [31:10],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cci_cfg;

    /* 0x4 : cci_addr */
    union {
        struct {
            uint32_t apb_cci_addr : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } cci_addr;

    /* 0x8 : cci_wdata */
    union {
        struct {
            uint32_t apb_cci_wdata : 32; /* [31: 0],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } cci_wdata;

    /* 0xC : cci_rdata */
    union {
        struct {
            uint32_t apb_cci_rdata : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } cci_rdata;

    /* 0x10 : cci_ctl */
    union {
        struct {
            uint32_t cci_write_flag : 1; /* [    0],          r,        0x0 */
            uint32_t cci_read_flag : 1; /* [    1],          r,        0x0 */
            uint32_t ahb_state : 2; /* [ 3: 2],          r,        0x0 */
            uint32_t reserved_4_31 : 28; /* [31: 4],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cci_ctl;

    /* 0x14  reserved */
    uint8_t RESERVED0x14[1852];

    /* 0x750 : audio_pll_cfg0 */
    union {
        struct {
            uint32_t aupll_sdm_rstb : 1; /* [    0],        r/w,        0x1 */
            uint32_t aupll_postdiv_rstb : 1; /* [    1],        r/w,        0x1 */
            uint32_t aupll_fbdv_rstb : 1; /* [    2],        r/w,        0x1 */
            uint32_t aupll_refdiv_rstb : 1; /* [    3],        r/w,        0x1 */
            uint32_t pu_aupll_postdiv : 1; /* [    4],        r/w,        0x1 */
            uint32_t pu_aupll_fbdv : 1; /* [    5],        r/w,        0x1 */
            uint32_t pu_aupll_clamp_op : 1; /* [    6],        r/w,        0x1 */
            uint32_t pu_aupll_pfd : 1; /* [    7],        r/w,        0x1 */
            uint32_t pu_aupll_cp : 1; /* [    8],        r/w,        0x1 */
            uint32_t pu_aupll_sfreg : 1; /* [    9],        r/w,        0x0 */
            uint32_t pu_aupll : 1; /* [   10],        r/w,        0x0 */
            uint32_t pu_aupll_clktree : 1; /* [   11],        r/w,        0x1 */
            uint32_t reserved_12_31 : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg0;

    /* 0x754 : audio_pll_cfg1 */
    union {
        struct {
            uint32_t aupll_postdiv : 7; /* [ 6: 0],        r/w,       0x12 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t aupll_refdiv_ratio : 4; /* [11: 8],        r/w,        0x4 */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t aupll_refclk_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_19 : 2; /* [19:18],       rsvd,        0x0 */
            uint32_t aupll_vg11_sel : 2; /* [21:20],        r/w,        0x1 */
            uint32_t reserved_22_23 : 2; /* [23:22],       rsvd,        0x0 */
            uint32_t aupll_vg13_sel : 2; /* [25:24],        r/w,        0x1 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg1;

    /* 0x758 : audio_pll_cfg2 */
    union {
        struct {
            uint32_t aupll_sel_cp_bias : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t aupll_icp_5u : 2; /* [ 5: 4],        r/w,        0x0 */
            uint32_t aupll_icp_1u : 2; /* [ 7: 6],        r/w,        0x1 */
            uint32_t aupll_int_frac_sw : 1; /* [    8],        r/w,        0x1 */
            uint32_t aupll_cp_startup_en : 1; /* [    9],        r/w,        0x1 */
            uint32_t aupll_cp_opamp_en : 1; /* [   10],        r/w,        0x1 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg2;

    /* 0x75C : audio_pll_cfg3 */
    union {
        struct {
            uint32_t aupll_c4_en : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t aupll_r4 : 2; /* [ 5: 4],        r/w,        0x2 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t aupll_r4_short : 1; /* [    8],        r/w,        0x0 */
            uint32_t reserved_9_11 : 3; /* [11: 9],       rsvd,        0x0 */
            uint32_t aupll_c3 : 2; /* [13:12],        r/w,        0x2 */
            uint32_t aupll_cz : 2; /* [15:14],        r/w,        0x2 */
            uint32_t aupll_rz : 3; /* [18:16],        r/w,        0x5 */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg3;

    /* 0x760 : audio_pll_cfg4 */
    union {
        struct {
            uint32_t aupll_sel_sample_clk : 2; /* [ 1: 0],        r/w,        0x1 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t aupll_sel_fb_clk : 2; /* [ 5: 4],        r/w,        0x1 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t aupll_sdmclk_sel : 1; /* [    8],        r/w,        0x1 */
            uint32_t reserved_9_31 : 23; /* [31: 9],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg4;

    /* 0x764 : audio_pll_cfg5 */
    union {
        struct {
            uint32_t aupll_vco_speed : 3; /* [ 2: 0],        r/w,        0x3 */
            uint32_t reserved_3_31 : 29; /* [31: 3],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg5;

    /* 0x768 : audio_pll_cfg6 */
    union {
        struct {
            uint32_t aupll_sdmin : 19; /* [18: 0],        r/w,    0x161e5 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t aupll_sdm_bypass : 1; /* [   24],        r/w,        0x0 */
            uint32_t reserved_25_31 : 7; /* [31:25],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg6;

    /* 0x76C : audio_pll_cfg7 */
    union {
        struct {
            uint32_t aupll_sdm_order_sel : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_15 : 15; /* [15: 1],       rsvd,        0x0 */
            uint32_t aupll_sdm_sig_dith_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg7;

    /* 0x770 : audio_pll_cfg8 */
    union {
        struct {
            uint32_t aupll_en_div1 : 1; /* [    0],        r/w,        0x0 */
            uint32_t aupll_en_div2 : 1; /* [    1],        r/w,        0x0 */
            uint32_t aupll_en_div2p5 : 1; /* [    2],        r/w,        0x0 */
            uint32_t aupll_en_div3 : 1; /* [    3],        r/w,        0x0 */
            uint32_t aupll_en_div4 : 1; /* [    4],        r/w,        0x0 */
            uint32_t aupll_en_div5 : 1; /* [    5],        r/w,        0x0 */
            uint32_t aupll_en_div6 : 1; /* [    6],        r/w,        0x0 */
            uint32_t aupll_en_div10 : 1; /* [    7],        r/w,        0x0 */
            uint32_t aupll_en_div15 : 1; /* [    8],        r/w,        0x0 */
            uint32_t aupll_sel_div1_div2 : 1; /* [    9],        r/w,        0x0 */
            uint32_t reserved_10_31 : 22; /* [31:10],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg8;

    /* 0x774 : audio_pll_cfg9 */
    union {
        struct {
            uint32_t aupll_dc_tp_out_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t ten_aupll : 1; /* [    1],        r/w,        0x0 */
            uint32_t ten_aupll_sfreg : 1; /* [    2],        r/w,        0x0 */
            uint32_t reserved_3 : 1; /* [    3],       rsvd,        0x0 */
            uint32_t dten_aupll_fin : 1; /* [    4],        r/w,        0x0 */
            uint32_t dten_aupll_fref : 1; /* [    5],        r/w,        0x0 */
            uint32_t dten_aupll_fsdm : 1; /* [    6],        r/w,        0x0 */
            uint32_t dten_aupll_div15 : 1; /* [    7],        r/w,        0x0 */
            uint32_t dten_aupll_div5 : 1; /* [    8],        r/w,        0x0 */
            uint32_t dten_aupll_postdiv_clk : 1; /* [    9],        r/w,        0x0 */
            uint32_t dtest_aupll_pulldown : 1; /* [   10],        r/w,        0x1 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg9;

    /* 0x778 : audio_pll_cfg10 */
    union {
        struct {
            uint32_t aupll_ssc_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t aupll_ssc_cnt : 8; /* [11: 4],        r/w,       0x64 */
            uint32_t aupll_ssc_gain : 3; /* [14:12],        r/w,        0x4 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t aupll_ssc_start_gate_en : 1; /* [   16],        r/w,        0x0 */
            uint32_t reserved_17_19 : 3; /* [19:17],       rsvd,        0x0 */
            uint32_t aupll_ssc_start : 1; /* [   20],        r/w,        0x1 */
            uint32_t reserved_21_31 : 11; /* [31:21],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg10;

    /* 0x77C : audio_pll_cfg11 */
    union {
        struct {
            uint32_t aupll_resv : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reserved_16_22 : 7; /* [22:16],       rsvd,        0x0 */
            uint32_t aupll_dl_ctrl_15 : 1; /* [   23],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_10 : 1; /* [   24],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_6 : 1; /* [   25],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_5 : 1; /* [   26],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_4 : 1; /* [   27],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_3 : 1; /* [   28],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_2p5 : 1; /* [   29],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_2 : 1; /* [   30],        r/w,        0x0 */
            uint32_t aupll_dl_ctrl_1 : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } audio_pll_cfg11;

    /* 0x780  reserved */
    uint8_t RESERVED0x780[80];

    /* 0x7D0 : cpu_pll_cfg0 */
    union {
        struct {
            uint32_t cpupll_sdm_rstb : 1; /* [    0],        r/w,        0x1 */
            uint32_t cpupll_postdiv_rstb : 1; /* [    1],        r/w,        0x1 */
            uint32_t cpupll_fbdv_rstb : 1; /* [    2],        r/w,        0x1 */
            uint32_t cpupll_refdiv_rstb : 1; /* [    3],        r/w,        0x1 */
            uint32_t pu_cpupll_postdiv : 1; /* [    4],        r/w,        0x0 */
            uint32_t pu_cpupll_fbdv : 1; /* [    5],        r/w,        0x1 */
            uint32_t pu_cpupll_clamp_op : 1; /* [    6],        r/w,        0x1 */
            uint32_t pu_cpupll_pfd : 1; /* [    7],        r/w,        0x1 */
            uint32_t pu_cpupll_cp : 1; /* [    8],        r/w,        0x1 */
            uint32_t pu_cpupll_sfreg : 1; /* [    9],        r/w,        0x0 */
            uint32_t pu_cpupll : 1; /* [   10],        r/w,        0x0 */
            uint32_t pu_cpupll_clktree : 1; /* [   11],        r/w,        0x1 */
            uint32_t reserved_12_31 : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg0;

    /* 0x7D4 : cpu_pll_cfg1 */
    union {
        struct {
            uint32_t cpupll_postdiv : 7; /* [ 6: 0],        r/w,       0x18 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t cpupll_refdiv_ratio : 4; /* [11: 8],        r/w,        0x4 */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t cpupll_refclk_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_19 : 2; /* [19:18],       rsvd,        0x0 */
            uint32_t cpupll_vg11_sel : 2; /* [21:20],        r/w,        0x1 */
            uint32_t reserved_22_23 : 2; /* [23:22],       rsvd,        0x0 */
            uint32_t cpupll_vg13_sel : 2; /* [25:24],        r/w,        0x1 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg1;

    /* 0x7D8 : cpu_pll_cfg2 */
    union {
        struct {
            uint32_t cpupll_sel_cp_bias : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t cpupll_icp_5u : 2; /* [ 5: 4],        r/w,        0x0 */
            uint32_t cpupll_icp_1u : 2; /* [ 7: 6],        r/w,        0x1 */
            uint32_t cpupll_int_frac_sw : 1; /* [    8],        r/w,        0x1 */
            uint32_t cpupll_cp_startup_en : 1; /* [    9],        r/w,        0x1 */
            uint32_t cpupll_cp_opamp_en : 1; /* [   10],        r/w,        0x1 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg2;

    /* 0x7DC : cpu_pll_cfg3 */
    union {
        struct {
            uint32_t cpupll_c4_en : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t cpupll_r4 : 2; /* [ 5: 4],        r/w,        0x2 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t cpupll_r4_short : 1; /* [    8],        r/w,        0x0 */
            uint32_t reserved_9_11 : 3; /* [11: 9],       rsvd,        0x0 */
            uint32_t cpupll_c3 : 2; /* [13:12],        r/w,        0x2 */
            uint32_t cpupll_cz : 2; /* [15:14],        r/w,        0x2 */
            uint32_t cpupll_rz : 3; /* [18:16],        r/w,        0x5 */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg3;

    /* 0x7E0 : cpu_pll_cfg4 */
    union {
        struct {
            uint32_t cpupll_sel_sample_clk : 2; /* [ 1: 0],        r/w,        0x1 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t cpupll_sel_fb_clk : 2; /* [ 5: 4],        r/w,        0x1 */
            uint32_t reserved_6_7 : 2; /* [ 7: 6],       rsvd,        0x0 */
            uint32_t cpupll_sdmclk_sel : 1; /* [    8],        r/w,        0x1 */
            uint32_t reserved_9_31 : 23; /* [31: 9],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg4;

    /* 0x7E4 : cpu_pll_cfg5 */
    union {
        struct {
            uint32_t cpupll_vco_speed : 3; /* [ 2: 0],        r/w,        0x3 */
            uint32_t reserved_3_31 : 29; /* [31: 3],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg5;

    /* 0x7E8 : cpu_pll_cfg6 */
    union {
        struct {
            uint32_t cpupll_sdmin : 19; /* [18: 0],        r/w,    0x161e5 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t cpupll_sdm_bypass : 1; /* [   24],        r/w,        0x0 */
            uint32_t reserved_25_31 : 7; /* [31:25],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg6;

    /* 0x7EC : cpu_pll_cfg7 */
    union {
        struct {
            uint32_t cpupll_sdm_order_sel : 1; /* [    0],        r/w,        0x1 */
            uint32_t reserved_1_15 : 15; /* [15: 1],       rsvd,        0x0 */
            uint32_t cpupll_sdm_sig_dith_sel : 2; /* [17:16],        r/w,        0x0 */
            uint32_t reserved_18_31 : 14; /* [31:18],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg7;

    /* 0x7F0 : cpu_pll_cfg8 */
    union {
        struct {
            uint32_t cpupll_en_div1 : 1; /* [    0],        r/w,        0x1 */
            uint32_t cpupll_en_div2 : 1; /* [    1],        r/w,        0x0 */
            uint32_t cpupll_en_div2p5 : 1; /* [    2],        r/w,        0x0 */
            uint32_t cpupll_en_div3 : 1; /* [    3],        r/w,        0x0 */
            uint32_t cpupll_en_div4 : 1; /* [    4],        r/w,        0x0 */
            uint32_t cpupll_en_div5 : 1; /* [    5],        r/w,        0x0 */
            uint32_t cpupll_en_div6 : 1; /* [    6],        r/w,        0x0 */
            uint32_t cpupll_en_div10 : 1; /* [    7],        r/w,        0x0 */
            uint32_t cpupll_en_div15 : 1; /* [    8],        r/w,        0x0 */
            uint32_t cpupll_sel_div1_div2 : 1; /* [    9],        r/w,        0x0 */
            uint32_t reserved_10_31 : 22; /* [31:10],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg8;

    /* 0x7F4 : cpu_pll_cfg9 */
    union {
        struct {
            uint32_t cpupll_dc_tp_out_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t ten_cpupll : 1; /* [    1],        r/w,        0x0 */
            uint32_t ten_cpupll_sfreg : 1; /* [    2],        r/w,        0x0 */
            uint32_t reserved_3 : 1; /* [    3],       rsvd,        0x0 */
            uint32_t dten_cpupll_fin : 1; /* [    4],        r/w,        0x0 */
            uint32_t dten_cpupll_fref : 1; /* [    5],        r/w,        0x0 */
            uint32_t dten_cpupll_fsdm : 1; /* [    6],        r/w,        0x0 */
            uint32_t dten_cpupll_div15 : 1; /* [    7],        r/w,        0x0 */
            uint32_t dten_cpupll_div5 : 1; /* [    8],        r/w,        0x0 */
            uint32_t dten_cpupll_postdiv_clk : 1; /* [    9],        r/w,        0x0 */
            uint32_t dtest_cpupll_pulldown : 1; /* [   10],        r/w,        0x1 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg9;

    /* 0x7F8 : cpu_pll_cfg10 */
    union {
        struct {
            uint32_t cpupll_ssc_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t cpupll_ssc_cnt : 8; /* [11: 4],        r/w,       0x64 */
            uint32_t cpupll_ssc_gain : 3; /* [14:12],        r/w,        0x4 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t cpupll_ssc_start_gate_en : 1; /* [   16],        r/w,        0x0 */
            uint32_t reserved_17_19 : 3; /* [19:17],       rsvd,        0x0 */
            uint32_t cpupll_ssc_start : 1; /* [   20],        r/w,        0x1 */
            uint32_t reserved_21_31 : 11; /* [31:21],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg10;

    /* 0x7FC : cpu_pll_cfg11 */
    union {
        struct {
            uint32_t cpupll_resv : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reserved_16_22 : 7; /* [22:16],       rsvd,        0x0 */
            uint32_t cpupll_dl_ctrl_15 : 1; /* [   23],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_10 : 1; /* [   24],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_6 : 1; /* [   25],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_5 : 1; /* [   26],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_4 : 1; /* [   27],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_3 : 1; /* [   28],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_2p5 : 1; /* [   29],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_2 : 1; /* [   30],        r/w,        0x0 */
            uint32_t cpupll_dl_ctrl_1 : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } cpu_pll_cfg11;
};

typedef volatile struct cci_reg cci_reg_t;
