Real time: Nov/23/2014 17:24:05

Profiler Stats
--------------
Elapsed_time_in_seconds: 2775
Elapsed_time_in_minutes: 46.25
Elapsed_time_in_hours: 0.770833
Elapsed_time_in_days: 0.0321181

Virtual_time_in_seconds: 2768.96
Virtual_time_in_minutes: 46.1493
Virtual_time_in_hours:   0.769156
Virtual_time_in_days:    0.769156

Ruby_current_time: 128731111
Ruby_start_time: 1
Ruby_cycles: 128731110

mbytes_resident: 95.1836
mbytes_total: 135.824
resident_ratio: 0.700785

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.28731e+08 [ 1.28731e+08 1.28731e+08 1.28731e+08 1.28731e+08 1.28731e+08 1.28731e+08 1.28731e+08 1.28731e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 275
  L1D_cache_total_misses: 42	(15.2727%)
  L1D_cache_total_demand_misses: 42
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 42
  L1D_cache_misses_per_instruction: 42
  L1D_cache_instructions_per_misses: 0.0238095

  L1D_cache_request_type_LD:   153	(55.6364)%
  L1D_cache_request_type_ST:   122	(44.3636)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 275 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 275 ]

  L1D_cache_miss_type_LD:   25	(59.5238)%
  L1D_cache_miss_type_ST:   17	(40.4762)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 22490071
  L1T_cache_total_misses: 3381427	(15.0352%)
  L1T_cache_total_demand_misses: 3381427
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 3.38143e+06
  L1T_cache_misses_per_instruction: 3.38143e+06
  L1T_cache_instructions_per_misses: 2.95733e-07

  L1T_cache_request_type_LD:   16023645	(71.2476)%
  L1T_cache_request_type_ST:   6466426	(28.7524)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 22490071 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 22490071 ]

  L1T_cache_miss_type_LD:   1804141	(53.3544)%
  L1T_cache_miss_type_ST:   1577286	(46.6456)%

L2_cache cache stats: 
  L2_cache_total_requests: 53581
  L2_cache_total_misses: 43025	(80.299%)
  L2_cache_total_demand_misses: 43025
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 43025
  L2_cache_misses_per_instruction: 43025
  L2_cache_instructions_per_misses: 2.32423e-05

  L2_cache_request_type_LD:   25	(0.0466583)%
  L2_cache_request_type_ST:   53556	(99.9533)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 53581 average:     8 | standard deviation: 0 | 0 0 0 0 53581 ]

  L2_cache_miss_type_LD:   13	(0.030215)%
  L2_cache_miss_type_ST:   43012	(99.9698)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 8270567
  L2T_cache_total_misses: 53539	(0.647344%)
  L2T_cache_total_demand_misses: 53539
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 53539
  L2T_cache_misses_per_instruction: 53539
  L2T_cache_instructions_per_misses: 1.8678e-05

  L2T_cache_request_type_LD:   1804141	(21.814)%
  L2T_cache_request_type_ST:   6466426	(78.186)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 8270567 average: 26.7646 | standard deviation: 9.91159 | 0 0 0 0 1804141 0 6466426 ]

  L2T_cache_miss_type_LD:   21212	(39.6197)%
  L2T_cache_miss_type_ST:   32327	(60.3803)%


TBE Queries: 8387949
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 35 count: 8387949 average: 1.4834 | standard deviation: 1.11033 | 1713666 2791215 2430975 1100461 273902 74480 3121 75 7 4 3 3 3 3 3 3 3 3 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 19 count: 22490346 average: 3.27423 | standard deviation: 1.32006 | 0 1997444 4405765 6806727 5505859 2411709 1220299 135042 7348 128 13 4 1 1 1 1 1 1 1 1 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 505 count: 22490346 average: 14.8648 | standard deviation: 20.3741 | 0 14219508 26 26 1 13 108 6385364 1522201 262285 43138 2468 313 322 273 114 29 1 0 4 2 1 4 4 5 4 2 5 10454 66 6 8 1 20 7 8 10 1 3 8 2 5 8 8 7 8 19 24 6 2 0 6 7 0 19 2 0 2 3 2 5 6 4 1 5 7 3 5 8 0 2 2 2 3 8 6 0 1 3 8 2 5 2 4 4 751 9243 700 83 4 2222 27496 2224 302 6 13 2 6 3 3 1 5 6 9 4 6 6 0 0 14 3 9 6 6 6 6 15 26 13 8 16 18 14 36 15 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 505 count: 16023798 average: 7.50828 | standard deviation: 13.3989 | 16002507 9524 20 2 15 11706 8 16 0 0 ]
miss_latency_ST: [binsize: 64 max: 498 count: 6466548 average: 33.0939 | standard deviation: 23.0746 | 6433653 1071 119 63 48 31355 69 170 0 0 ]
miss_latency_NULL: [binsize: 4 max: 505 count: 22490346 average: 14.8648 | standard deviation: 20.3741 | 0 14219508 26 26 1 13 108 6385364 1522201 262285 43138 2468 313 322 273 114 29 1 0 4 2 1 4 4 5 4 2 5 10454 66 6 8 1 20 7 8 10 1 3 8 2 5 8 8 7 8 19 24 6 2 0 6 7 0 19 2 0 2 3 2 5 6 4 1 5 7 3 5 8 0 2 2 2 3 8 6 0 1 3 8 2 5 2 4 4 751 9243 700 83 4 2222 27496 2224 302 6 13 2 6 3 3 1 5 6 9 4 6 6 0 0 14 3 9 6 6 6 6 15 26 13 8 16 18 14 36 15 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 19 count: 22490346 average: 3.27423 | standard deviation: 1.32006 | 0 1997444 4405765 6806727 5505859 2411709 1220299 135042 7348 128 13 4 1 1 1 1 1 1 1 1 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.41818 | standard deviation: 1.6244 | 0 39 52 52 61 33 34 4 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 10092186 average: 3.52954 | standard deviation: 1.28918 | 0 417433 1574915 3542918 2372072 1264087 830504 88996 1261 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101893 average: 1.00196 | standard deviation: 0.146539 | 0 101855 18 2 2 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102168 average: 1.00559 | standard deviation: 0.0772698 | 0 101614 541 9 4 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12193824 average: 3.1009 | standard deviation: 1.29147 | 0 1376503 2830239 3263746 3133720 1147588 389760 46041 6085 127 12 3 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 4 max: 165 count: 171023 average: 28.1509 | standard deviation: 5.11971 | 0 0 14 0 10760 90 32241 114903 115 17 12826 26 5 2 2 2 0 2 2 0 3 2 1 0 0 0 0 2 1 1 0 0 0 0 2 2 0 0 0 0 1 1 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 165 count: 55946 average: 28.417 | standard deviation: 8.91259 | 0 0 0 0 10760 21 32241 49 5 5 12823 23 4 1 0 0 0 0 0 0 2 1 1 0 0 0 0 2 1 1 0 0 0 0 2 2 0 0 0 0 1 1 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 2 max: 85 count: 115077 average: 28.0216 | standard deviation: 0.534637 | 0 0 0 0 0 14 0 0 0 0 67 2 0 0 114788 66 97 13 10 2 3 0 1 2 1 0 1 0 0 2 2 0 0 0 0 2 2 0 0 0 0 1 1 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 23 count: 19 average: 21.1053 | standard deviation: 0.471405 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 165 count: 55927 average: 28.4195 | standard deviation: 8.91308 | 0 0 0 0 10760 2 32241 49 5 5 12823 23 4 1 0 0 0 0 0 0 2 1 1 0 0 0 0 2 1 1 0 0 0 0 2 2 0 0 0 0 1 1 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2732
system_time: 36
page_reclaims: 24536
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1040

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 215125
L2_TO_L2T_MSG = 17
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 7216564
L1_DATA_GX = 0
L2_TO_L2T_ACK = 20776
L2T_TO_L1T_MSG = 6466426
L2_DATA_S = 150
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 19
L1_DATA_F = 0
L1_DATA_PX = 64300
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 25865704
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 267695
L1_DATA = 0
L1_COHMSG = 115077
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 1804141
----------------------
total_flits_messages = 42036054
----------------------

DMA = 0
DATA_GX_OW = 68
DATA_PX_C = 51440
DATA_PX_D = 12860
DATA_GX_C = 17
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.30182 | standard deviation: 1.13021 | 0 88 74 55 58 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=9545498 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406798 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407881 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=17309668 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=2026668 [L2TCache]=0 [L2Cache]=38025 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=619189 [L2TCache]=0 [L2Cache]=42349 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1445354 [L2TCache]=0 [L2Cache]=19488 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=9591779 [L2TCache]=0 [L2Cache]=79432 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=65170 [L2Cache]=0 [L1Cache]=35 [Directory]=10524 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=71478 [L2Cache]=0 [L1Cache]=11 [Directory]=10912 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=45084 [L2Cache]=0 [L1Cache]=11 [Directory]=8880 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=106661 [L2Cache]=0 [L1Cache]=172 [Directory]=12709 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=95 [L2Cache]=84 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53765 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53770 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53795 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53795 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0100611 flits/cycle
total_flits_on_link = 85481491
-------------
Total VC Load [0] = 61496 flits
Total VC Load [1] = 61547 flits
Total VC Load [2] = 61464 flits
Total VC Load [3] = 61467 flits
Total VC Load [4] = 31 flits
Total VC Load [5] = 43 flits
Total VC Load [6] = 36 flits
Total VC Load [7] = 34 flits
Total VC Load [8] = 37632 flits
Total VC Load [9] = 37662 flits
Total VC Load [10] = 37653 flits
Total VC Load [11] = 37643 flits
Total VC Load [12] = 542199 flits
Total VC Load [13] = 540072 flits
Total VC Load [14] = 541795 flits
Total VC Load [15] = 540738 flits
Total VC Load [16] = 53566 flits
Total VC Load [17] = 53591 flits
Total VC Load [18] = 53579 flits
Total VC Load [19] = 53573 flits
Total VC Load [20] = 13822923 flits
Total VC Load [21] = 13839945 flits
Total VC Load [22] = 13839501 flits
Total VC Load [23] = 13837321 flits
Total VC Load [24] = 6838380 flits
Total VC Load [25] = 6843430 flits
Total VC Load [26] = 6846516 flits
Total VC Load [27] = 6837654 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000477709 flits/cycle 
Average VC Load [1] = 0.000478105 flits/cycle 
Average VC Load [2] = 0.00047746 flits/cycle 
Average VC Load [3] = 0.000477484 flits/cycle 
Average VC Load [4] = 2.40812e-07 flits/cycle 
Average VC Load [5] = 3.3403e-07 flits/cycle 
Average VC Load [6] = 2.79653e-07 flits/cycle 
Average VC Load [7] = 2.64116e-07 flits/cycle 
Average VC Load [8] = 0.00029233 flits/cycle 
Average VC Load [9] = 0.000292563 flits/cycle 
Average VC Load [10] = 0.000292493 flits/cycle 
Average VC Load [11] = 0.000292416 flits/cycle 
Average VC Load [12] = 0.00421187 flits/cycle 
Average VC Load [13] = 0.00419535 flits/cycle 
Average VC Load [14] = 0.00420873 flits/cycle 
Average VC Load [15] = 0.00420052 flits/cycle 
Average VC Load [16] = 0.000416108 flits/cycle 
Average VC Load [17] = 0.000416302 flits/cycle 
Average VC Load [18] = 0.000416209 flits/cycle 
Average VC Load [19] = 0.000416162 flits/cycle 
Average VC Load [20] = 0.107378 flits/cycle 
Average VC Load [21] = 0.10751 flits/cycle 
Average VC Load [22] = 0.107507 flits/cycle 
Average VC Load [23] = 0.10749 flits/cycle 
Average VC Load [24] = 0.0531214 flits/cycle 
Average VC Load [25] = 0.0531607 flits/cycle 
Average VC Load [26] = 0.0531846 flits/cycle 
Average VC Load [27] = 0.0531158 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.90654
-------------
Dynamic_Link_Power = 0.0735804
Static_Link_Power = 0.733365
Total_Link_Power = 0.806946
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00312636, Crossbar: 0.0059074, VC allocator: 0.000645317, SW allocator: 0.00179817, Clock: 0.153216, Total: 0.164693
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.7036
Dynamic_Router_Power = 0.164693
Static_Router_Power = 1.53891
Total_Router_Power = 1.7036
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.238274
Total_Static_Power = 2.27227
Total_Power = 2.51055
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  16023645
L1_WThru  6466426
L1_Atomic  0
L1_Replacement  39611
Data  0
Data_Done  1804141
Ack  0
Ack_Done  6466426
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  1804141
I  L1_WThru  1577286
I  L1_Atomic  0 <-- 
I  L1_Replacement  38807

S  Load  14219504
S  L1_WThru  4889140
S  L1_Atomic  0 <-- 
S  L1_Replacement  804

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  1804141

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1793450
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4672976

 --- L2TCache ---
 - Event Counts -
L1_GETS  1804141
L1_Write  1577286
L1_Upgrade_T  4779454
L1_Upgrade_NT  109686
L2_Atomic  0
L2_Expire  3
L2_Replacement  12848
L2_Replacement_clean  7911
Data  0
Data_all_Acks  53539
Ack  0
Ack_all  0
WB_Ack  20776
Fwd_GETX  5
Fwd_GETS  12
Inv  0

 - Transitions -
NP  L1_GETS  21212
NP  L1_Write  32327
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  1782708
E  L1_Write  1544959
E  L1_Upgrade_NT  109686
E  L2_Atomic  0 <-- 
E  L2_Replacement  12848
E  L2_Replacement_clean  7911
E  Fwd_GETX  4
E  Fwd_GETS  10
E  Inv  0 <-- 

S  L1_GETS  221
S  L1_Upgrade_T  4779454
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  2
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  21212
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  32327
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  3
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  20776
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  25
L1_GETX  53556
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  43025
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  53580
PUTX_ACC  7916
DATA_ACC  12860

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  13
NP  L1_GETX  43012
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  10520
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  12
MT  L1_GETX  24
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  7911
MT  DATA_ACC  12848

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  13

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  43012

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  53580
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  3

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  3
MT_IIB  DATA_ACC  9

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  153
Ifetch  0
Store  122
Inv  0
L1_Replacement  0
Fwd_GETX  19
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  30
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  16
NP  Ifetch  0 <-- 
NP  Store  12
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  9
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  38
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  6
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  90
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  13
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  25
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  43025
Data  0

 - Transitions -
I  Fetch  43025
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2808758 full:0 size:[binsize: 1 max: 7 count: 2808758 average: 1.18624 | standard deviation: 0.49173 | 0 2384058 349169 57547 13635 3807 538 4 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101893 full:0 size:[binsize: 1 max: 18 count: 101893 average: 1.00165 | standard deviation: 0.13947 | 0 101874 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102166 full:0 size:[binsize: 1 max: 3 count: 102166 average: 1.00008 | standard deviation: 0.0108378 | 0 102160 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5257750 full:0 size:[binsize: 1 max: 6 count: 5257750 average: 1.1738 | standard deviation: 0.418126 | 0 4420688 765309 67092 4326 328 7 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2808758 full:0 size:[binsize: 1 max: 2 count: 2808758 average: 1.02103 | standard deviation: 0.143493 | 0 2749683 59075 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101893 full:0 size:[binsize: 1 max: 1 count: 101893 average:     1 | standard deviation: 0 | 0 101893 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102166 full:0 size:[binsize: 1 max: 1 count: 102166 average:     1 | standard deviation: 0 | 0 102166 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5257750 full:0 size:[binsize: 1 max: 2 count: 5257750 average: 1.02976 | standard deviation: 0.169926 | 0 5101278 156472 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:670116 full:0 size:[binsize: 1 max: 3 count: 670116 average: 1.0673 | standard deviation: 0.264643 | 0 627455 40226 2435 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:227470 full:0 size:[binsize: 1 max: 2 count: 227470 average: 1.07534 | standard deviation: 0.263944 | 0 210332 17138 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:625880 full:0 size:[binsize: 1 max: 3 count: 625880 average: 1.05075 | standard deviation: 0.219642 | 0 594137 31722 21 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:6747101 full:0 size:[binsize: 1 max: 4 count: 6747101 average: 1.3047 | standard deviation: 0.513406 | 0 4861461 1719668 161709 4263 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:670116 full:0 size:[binsize: 1 max: 2 count: 670116 average: 1.01443 | standard deviation: 0.119272 | 0 660444 9672 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:227470 full:0 size:[binsize: 1 max: 2 count: 227470 average: 1.00743 | standard deviation: 0.0858629 | 0 225781 1689 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:625880 full:0 size:[binsize: 1 max: 2 count: 625880 average: 1.00058 | standard deviation: 0.0240164 | 0 625519 361 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:6747101 full:0 size:[binsize: 1 max: 4 count: 6747101 average: 1.02665 | standard deviation: 0.161378 | 0 6567568 179319 148 66 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:13878 full:0 size:[binsize: 1 max: 2 count: 13878 average: 1.11904 | standard deviation: 0.323916 | 0 12226 1652 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:15690 full:0 size:[binsize: 1 max: 2 count: 15690 average: 1.15366 | standard deviation: 0.360682 | 0 13279 2411 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:9308 full:0 size:[binsize: 1 max: 2 count: 9308 average: 1.04598 | standard deviation: 0.209632 | 0 8880 428 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:22579 full:0 size:[binsize: 1 max: 10 count: 22579 average: 1.15404 | standard deviation: 0.375706 | 0 19139 3430 3 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:2384 full:0 size:[binsize: 1 max: 1 count: 2384 average:     1 | standard deviation: 0 | 0 2384 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2676 full:0 size:[binsize: 1 max: 1 count: 2676 average:     1 | standard deviation: 0 | 0 2676 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:260 full:0 size:[binsize: 1 max: 1 count: 260 average:     1 | standard deviation: 0 | 0 260 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:7540 full:0 size:[binsize: 1 max: 14 count: 7540 average: 1.01379 | standard deviation: 0.334393 | 0 7519 5 4 2 1 1 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:12227 full:0 size:[binsize: 1 max: 1 count: 12227 average:     1 | standard deviation: 0 | 0 12227 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:13279 full:0 size:[binsize: 1 max: 1 count: 13279 average:     1 | standard deviation: 0 | 0 13279 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:8880 full:0 size:[binsize: 1 max: 1 count: 8880 average:     1 | standard deviation: 0 | 0 8880 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:19153 full:0 size:[binsize: 1 max: 2 count: 19153 average: 1.00016 | standard deviation: 0.0125157 | 0 19150 3 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:16262 full:0 size:[binsize: 1 max: 1 count: 16262 average:     1 | standard deviation: 0 | 0 16262 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:18366 full:0 size:[binsize: 1 max: 1 count: 18366 average:     1 | standard deviation: 0 | 0 18366 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:9568 full:0 size:[binsize: 1 max: 1 count: 9568 average:     1 | standard deviation: 0 | 0 9568 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:30119 full:0 size:[binsize: 1 max: 2 count: 30119 average: 1.0001 | standard deviation: 0.00998039 | 0 30116 3 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 2 count: 10524 average: 1.0001 | standard deviation: 0.00974833 | 0 10523 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:10912 full:0 size:[binsize: 1 max: 1 count: 10912 average:     1 | standard deviation: 0 | 0 10912 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:8880 full:0 size:[binsize: 1 max: 2 count: 8880 average: 1.00011 | standard deviation: 0.0106125 | 0 8879 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:12709 full:0 size:[binsize: 1 max: 2 count: 12709 average: 1.00094 | standard deviation: 0.0307293 | 0 12697 12 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:32 full:0 size:[binsize: 1 max: 2 count: 32 average: 1.125 | standard deviation: 0.359211 | 0 28 4 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:16269 full:0 size:[binsize: 1 max: 2 count: 16269 average: 1.01899 | standard deviation: 0.1367 | 0 15960 309 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:18367 full:0 size:[binsize: 1 max: 2 count: 18367 average: 1.05788 | standard deviation: 0.233575 | 0 17304 1063 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:9569 full:0 size:[binsize: 1 max: 2 count: 9569 average: 1.00021 | standard deviation: 0.0144579 | 0 9567 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:30133 full:0 size:[binsize: 1 max: 4 count: 30133 average: 1.08947 | standard deviation: 0.289479 | 0 27464 2650 11 8 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:12234 full:0 size:[binsize: 1 max: 1 count: 12234 average:     1 | standard deviation: 0 | 0 12234 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:13281 full:0 size:[binsize: 1 max: 1 count: 13281 average:     1 | standard deviation: 0 | 0 13281 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:8882 full:0 size:[binsize: 1 max: 1 count: 8882 average:     1 | standard deviation: 0 | 0 8882 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:19183 full:0 size:[binsize: 1 max: 2 count: 19183 average: 1.00005 | standard deviation: 0.00722026 | 0 19182 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:13885 full:0 size:[binsize: 1 max: 2 count: 13885 average: 1.00014 | standard deviation: 0.0120021 | 0 13883 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:15692 full:0 size:[binsize: 1 max: 1 count: 15692 average:     1 | standard deviation: 0 | 0 15692 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:9310 full:0 size:[binsize: 1 max: 2 count: 9310 average: 1.00021 | standard deviation: 0.0146576 | 0 9308 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:22610 full:0 size:[binsize: 1 max: 2 count: 22610 average: 1.0004 | standard deviation: 0.0199517 | 0 22601 9 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:12908 full:0 size:[binsize: 1 max: 1 count: 12908 average:     1 | standard deviation: 0 | 0 12908 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:13588 full:0 size:[binsize: 1 max: 1 count: 13588 average:     1 | standard deviation: 0 | 0 13588 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:9140 full:0 size:[binsize: 1 max: 1 count: 9140 average:     1 | standard deviation: 0 | 0 9140 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:20249 full:0 size:[binsize: 1 max: 2 count: 20249 average: 1.00015 | standard deviation: 0.0121722 | 0 20246 3 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.16667 | standard deviation: 0.382546 | 0 35 7 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 2 count: 19 average: 1.05263 | standard deviation: 0.235702 | 0 18 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.07143 | standard deviation: 0.270501 | 0 39 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 1 count: 19 average:     1 | standard deviation: 0 | 0 19 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.04762 | standard deviation: 0.220863 | 0 40 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:10753 full:0 size:[binsize: 1 max: 2 count: 10753 average: 1.00009 | standard deviation: 0.00964396 | 0 10752 1 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:10754 full:0 size:[binsize: 1 max: 1 count: 10754 average:     1 | standard deviation: 0 | 0 10754 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 1 count: 10759 average:     1 | standard deviation: 0 | 0 10759 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 1 count: 10759 average:     1 | standard deviation: 0 | 0 10759 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:10753 full:0 size:[binsize: 1 max: 5 count: 10753 average: 1.18581 | standard deviation: 0.391383 | 0 8761 1989 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:10754 full:0 size:[binsize: 1 max: 5 count: 10754 average: 1.21053 | standard deviation: 0.410954 | 0 8499 2250 2 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 4 count: 10759 average: 1.20197 | standard deviation: 0.402516 | 0 8589 2168 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 4 count: 10759 average: 1.19918 | standard deviation: 0.400896 | 0 8621 2134 3 1 ]
