
---------- Begin Simulation Statistics ----------
final_tick                               1588805329500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97145                       # Simulator instruction rate (inst/s)
host_mem_usage                                1003348                       # Number of bytes of host memory used
host_op_rate                                   147569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21102.50                       # Real time elapsed on the host
host_tick_rate                               24440460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.515755                       # Number of seconds simulated
sim_ticks                                515754704750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       593766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1187509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       211258                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49327036                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32313639                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32442514                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       128875                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      49961220                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect     19892313                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong        24502                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect        23751                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong        15178                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect         1127                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong          103                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      2036443                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2        41381                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4        41063                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6        79777                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      2806235                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1058746                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      4655617                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10       887787                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       115142                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       538068                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       512065                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       633787                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       634358                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       908685                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17      1191708                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       863015                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19      1535572                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20      1847213                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22      1754358                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24      2587791                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26      1163566                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       334595                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect        65745                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit        21443                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong        14204                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect      1686054                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong          540                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2       182303                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4        69838                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6        23092                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7       223770                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8       136480                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      4482050                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10       663432                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11        75124                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12       213724                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13       211337                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14       642360                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15       621185                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      1301363                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17       904770                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18       671109                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19      1488763                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20      1924560                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22      2907012                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24      2942259                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26      2272241                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28      3096053                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30      1174147                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     26026355                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit         7977                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong       120668                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS        334222                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        22954                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1609142303                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      799056779                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       211292                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374348                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     88112718                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      9407958                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497735                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1030164080                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.471123                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.430400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    545791366     52.98%     52.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    242687530     23.56%     76.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     30378729      2.95%     79.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     53368038      5.18%     84.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     38992628      3.79%     88.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      8944494      0.87%     89.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6866132      0.67%     89.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     15022445      1.46%     91.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     88112718      8.55%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1030164080                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631830                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095763                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947173     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305919     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013091     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497735                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497735                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.031509                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.031509                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    784651009                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1527366501                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       54203703                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        67882989                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       224633                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    124540659                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         430411931                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                4857                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153195614                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45429                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          49961220                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78211484                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           952919166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        31877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1010408116                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          205                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        449266                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.048435                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78358963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32647861                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.979543                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1031503001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.486939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.852780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      769441306     74.59%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       26012630      2.52%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       11394054      1.10%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       27056168      2.62%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       21694031      2.10%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       13638300      1.32%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13233910      1.28%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22819162      2.21%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      126213440     12.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1031503001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         6821789                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3369411                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  6408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       243189                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48606804                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.501742                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          612214610                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153195592                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       2608423                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431063431                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1485                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153511416                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1524903834                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    459019018                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       253941                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1549061209                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       513199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    184953684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       224633                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    185590173                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       137489                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     30307747                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14057                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1967656                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       495511                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14057                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       180451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        62738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2521207984                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1520085981                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.501464                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1264295959                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.473652                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1520185188                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3149164492                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1314651825                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.969453                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.969453                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       336385      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    933090105     60.23%     60.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       412458      0.03%     60.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     60.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       188971      0.01%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          281      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       250307      0.02%     60.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       241232      0.02%     60.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       724483      0.05%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       616951      0.04%     60.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          180      0.00%     60.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       844765      0.05%     60.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       130057      0.01%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        60540      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    458220574     29.58%     90.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153210336      9.89%     99.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       983476      0.06%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4053      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1549315154                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4271526                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      8549881                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4204768                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      5764448                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1544707243                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4122362557                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1515881213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1528559260                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1524899370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1549315154                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         4464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      9406055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       779133                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         4464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     16098832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1031503001                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.501998                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.691195                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    503430161     48.81%     48.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     96500369      9.36%     58.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     94988891      9.21%     67.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     83497317      8.09%     75.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    253086263     24.54%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1031503001                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.501988                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78211520                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  53                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     17242891                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     25354776                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431063431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153511416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     709837193                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1031509409                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     192050625                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352783                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    101225673                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       94479748                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     15455809                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         1249                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5408113677                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1526290107                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2125050475                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       151854331                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    459902877                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       224633                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    592893657                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       13697606                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      8047262                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3101294041                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       583394259                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2466957055                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3051158063                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21233050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42466100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            190                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8285                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       586225                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7527                       # Transaction distribution
system.membus.trans_dist::ReadExReq            585472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           585472                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1781266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1781266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1781266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     75518848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     75518848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75518848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            593757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  593757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              593757                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3652045500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3205024500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1588805329500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10417806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21685427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10815244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10815244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10417343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     63697761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63699150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        59264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2709234496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2709293760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          593942                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37518400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21826992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21826744    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    248      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21826992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        42332715000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       31848880500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            694999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          339                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     20638954                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20639293                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          339                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     20638954                       # number of overall hits
system.l2.overall_hits::total                20639293                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       593633                       # number of demand (read+write) misses
system.l2.demand_misses::total                 593757                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       593633                       # number of overall misses
system.l2.overall_misses::total                593757                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     12050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  49408434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49420484000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     12050000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  49408434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49420484000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21232587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21233050                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21232587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21233050                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.267819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.027959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.267819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.027959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97177.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83230.605441                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83233.518089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97177.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83230.605441                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83233.518089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              586225                       # number of writebacks
system.l2.writebacks::total                    586225                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       593633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            593757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       593633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           593757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10810000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  43472104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43482914000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10810000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  43472104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43482914000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.267819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.027959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.267819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.027959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87177.419355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73230.605441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73233.518089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87177.419355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73230.605441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73233.518089                       # average overall mshr miss latency
system.l2.replacements                         593942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21099202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21099202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21099202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21099202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          463                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data     10229772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10229772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       585472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              585472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  48658940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48658940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data     10815244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10815244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.054134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83110.618441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83110.618441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       585472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         585472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42804220000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42804220000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.054134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73110.618441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73110.618441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12050000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12050000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.267819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.267819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97177.419355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97177.419355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10810000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10810000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.267819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.267819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87177.419355                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87177.419355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     10409182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10409182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data         8161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    749494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    749494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     10417343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10417343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.000783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91838.500184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91838.500184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data         8161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    667884000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    667884000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.000783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81838.500184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81838.500184                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    52132882                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    626710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     83.185017                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.527237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       950.983744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1572.010593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     4.659526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 30233.818900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.029022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.047974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.922663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 340322278                       # Number of tag accesses
system.l2.tags.data_accesses                340322278                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     37992512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38000448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     37518400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37518400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       593633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              593757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       586225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             586225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        15387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     73663917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73679305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        15387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            15387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       72744659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72744659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       72744659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        15387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     73663917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146423963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    586225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    593387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037475680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1893853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553372                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      593757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     586225                       # Number of write requests accepted
system.mem_ctrls.readBursts                    593757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   586225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35158                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7952957750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2967555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19081289000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13399.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32149.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   364666                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  508846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                593757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               586225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  590404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       306208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.571220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.991641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.751096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160752     52.50%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41895     13.68%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38393     12.54%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14100      4.60%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6737      2.20%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9699      3.17%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10522      3.44%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9694      3.17%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14416      4.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       306208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.627294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.572587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.457649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             8      0.02%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            27      0.08%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           107      0.32%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          9347     27.76%     28.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         22932     68.11%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           488      1.45%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           328      0.97%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           236      0.70%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           142      0.42%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            25      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            20      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.410425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.385180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10027     29.78%     29.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.04%     29.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23433     69.60%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      0.55%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37984704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37517376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38000448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37518400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  515108526500                       # Total gap between requests
system.mem_ctrls.avgGap                     436539.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         7936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     37976768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     37517376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 15387.159684460446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 73633391.320023640990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72742673.318289309740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       593633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       586225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      5667250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19075621750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11988398012750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     45703.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32133.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20450165.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1140215160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            606038730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2058604800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1486650780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40713138960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88889890320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123195162240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       258089700990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.411724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 318518091250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17222140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180014473500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1046109960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            556020630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2179063740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1573360200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40713138960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      92496087660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     120158364480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       258722145630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.637975                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 310743546750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17222140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 187789031750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382789047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78210949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530165819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382789047                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165823                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78210949                       # number of overall hits
system.cpu.icache.overall_hits::total      1530165819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6862                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total          7397                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     19665000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19665000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     19665000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19665000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78211484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530173216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78211484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530173216                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 36757.009346                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2658.510207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 36757.009346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2658.510207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6813                       # number of writebacks
system.cpu.icache.writebacks::total              6813                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     16332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     16332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16332500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 35275.377970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35275.377970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 35275.377970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35275.377970                       # average overall mshr miss latency
system.cpu.icache.replacements                   6813                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382789047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78210949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530165819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7397                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     19665000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19665000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78211484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530173216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 36757.009346                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2658.510207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     16332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 35275.377970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35275.377970                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.970652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530173144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          208897.357543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.352023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    19.618628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.038318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3060353757                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3060353757                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    551128490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     27643978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    527639905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1106412373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    551128490                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     27643978                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    527639905                       # number of overall hits
system.cpu.dcache.overall_hits::total      1106412373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27861153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1481048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     25460497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54802698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27861153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1481048                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     25460497                       # number of overall misses
system.cpu.dcache.overall_misses::total      54802698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23415703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 489229716634                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 512645419634                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23415703000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 489229716634                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 512645419634                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    553100402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1161215071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    553100402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1161215071                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.050851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.046032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047194                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.050851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.046032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047194                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15810.225597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19215.246137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9354.382874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15810.225597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19215.246137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9354.382874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2697052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            188057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.341673                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     50306757                       # number of writebacks
system.cpu.dcache.writebacks::total          50306757                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      4227910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4227910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      4227910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4227910                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1481048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21232587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22713635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1481048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21232587                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22713635                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21934655000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 430478061206                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 452412716206                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21934655000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 430478061206                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 452412716206                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.050851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.038388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.050851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.038388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14810.225597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20274.404678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19918.111575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14810.225597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20274.404678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19918.111575                       # average overall mshr miss latency
system.cpu.dcache.replacements               50574276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    407938310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20486391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    385448757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       813873458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     18482219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       984001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14635771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34101991                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12877208500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 181226237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 194103446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    400084528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    847975449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.045831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.036582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13086.580705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 12382.418220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5691.850837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      4217500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4217500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       984001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     10418271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11402272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11893207500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 133475326500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 145368534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.045831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.026040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12086.580705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12811.658144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12749.084919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    143190180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7157587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    142191148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      292538915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9378934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       497047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     10824726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20700707                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10538494500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 308003479134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 318541973634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.070743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21202.209248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 28453.697501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15387.975572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        10410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       497047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     10814316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     11311363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10041447500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 297002734706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307044182206                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.070674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20202.209248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 27463.848357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27144.755429                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1156987161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          50574788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.876758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   307.134407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.702126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   166.158396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.599872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.075590                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.324528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2373004930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2373004930                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1588805329500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815078500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 635990251000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
