--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ALU_top.twx ALU_top.ncd -o ALU_top.twr ALU_top.pcf -ucf
ALU_4BIT.ucf

Design file:              ALU_top.ncd
Physical constraint file: ALU_top.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMBIO      |    4.905(R)|      SLOW  |    1.680(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER<0>  |    6.694(R)|      SLOW  |   -0.870(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER<1>  |    6.964(R)|      SLOW  |   -0.766(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<0>      |   15.241(R)|      SLOW  |    1.696(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEL<1>      |   16.109(R)|      SLOW  |    1.672(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEL<2>      |   16.770(R)|      SLOW  |    1.739(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_LCD<0> |        10.693(R)|      SLOW  |         4.699(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<1> |        10.143(R)|      SLOW  |         4.334(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<2> |        10.041(R)|      SLOW  |         4.261(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<3> |         9.709(R)|      SLOW  |         3.966(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<4> |         9.993(R)|      SLOW  |         4.149(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<5> |        10.724(R)|      SLOW  |         4.568(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<6> |        10.421(R)|      SLOW  |         4.415(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_LCD<7> |        10.626(R)|      SLOW  |         4.462(R)|      FAST  |CLK_BUFGP         |   0.000|
ENA         |        13.014(R)|      SLOW  |         4.266(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_B<0>  |        10.727(R)|      SLOW  |         4.184(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_B<1>  |        11.067(R)|      SLOW  |         4.444(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_B<2>  |        12.015(R)|      SLOW  |         4.867(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_G<7>  |         7.907(R)|      SLOW  |         2.900(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_R<0>  |         7.867(R)|      SLOW  |         2.860(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_R<1>  |         8.057(R)|      SLOW  |         3.050(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDSW_R<7>  |        10.588(R)|      SLOW  |         4.066(R)|      FAST  |CLK_BUFGP         |   0.000|
RS          |         9.630(R)|      SLOW  |         4.012(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   13.337|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 06 23:54:43 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



