/* Define a module called "counter" with a 4-bit input "reset" and a 3-bit output "count" */
module counter (
input [3:0] reset,
output [2:0] count
);

/* Create a reg "temp" which will store the intermediate value of the counter */
reg [2:0] temp;

/* Check if the reset is high and if it is, assign "temp" to 0 */
always @ (reset) begin
	if (reset == 1'b1) begin
		temp <= 3'b000;
	end
/* Otherwise, increment the value of "temp" by 1 and store it in "temp" */
	else begin
		temp <= temp + 1;
	end
end

/* Assign "count" to be equal to "temp" */
assign count = temp;

endmodule