14:36:21 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/IDE.log'.
14:36:28 INFO  : Registering command handlers for Vitis TCF services
14:36:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\temp_xsdb_launch_script.tcl
14:36:28 INFO  : Platform repository initialization has completed.
14:36:33 INFO  : XSCT server has started successfully.
14:36:38 INFO  : Successfully done setting XSCT server connection channel  
14:36:38 INFO  : plnx-install-location is set to ''
14:36:38 INFO  : Successfully done query RDI_DATADIR 
14:36:38 INFO  : Successfully done setting workspace for the tool. 
14:37:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:37:39 INFO  : Result from executing command 'getPlatforms': 
14:37:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:37:40 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:38:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:38:49 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:38:49 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:38:49 WARN  : Failed to closehw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:38:49 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:38:49 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:38:49 ERROR : Failed to update application flags from BSP for 'Custom_IP_Block'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
14:38:50 ERROR : Failed to compute checksum of hardware specification file used by project 'Custom_IP_Block'
14:38:50 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:38:50 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:38:50 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:38:50 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:38:51 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:38:51 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:43:49 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:43:49 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:43:49 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:43:49 ERROR : Failed to update application flags from BSP for 'Custom_IP_Block'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
14:43:50 ERROR : Failed to compute checksum of hardware specification file used by project 'Custom_IP_Block'
14:43:50 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:43:50 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:43:50 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:43:50 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:43:50 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:43:50 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:27 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:45:27 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:45:27 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:27 ERROR : Failed to update application flags from BSP for 'Custom_IP_Block'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
14:45:28 ERROR : Failed to compute checksum of hardware specification file used by project 'Custom_IP_Block'
14:45:28 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:45:28 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:28 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:45:28 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:28 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:45:28 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:58 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:45:58 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:45:58 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:45:58 ERROR : Failed to update application flags from BSP for 'Custom_IP_Block'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
14:47:13 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:47:13 INFO  : Result from executing command 'getProjects': Custom_IP_Block;Custom_IP_Block_system;RemoteSystemsTempFiles;design_1_wrapper
14:47:13 ERROR : Failed to openhw "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:47:13 ERROR : Failed to update application flags from BSP for 'Custom_IP_Block'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
14:53:09 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:53:09 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:53:10 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
14:53:24 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:05:31 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:08:06 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:08:22 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:09:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:30 INFO  : 'jtag frequency' command is executed.
15:09:30 INFO  : Context for 'APU' is selected.
15:09:31 INFO  : System reset is completed.
15:09:34 INFO  : 'after 3000' command is executed.
15:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:09:36 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit"
15:09:36 INFO  : Context for 'APU' is selected.
15:09:36 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:36 INFO  : Context for 'APU' is selected.
15:09:36 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl' is done.
15:09:37 INFO  : 'ps7_init' command is executed.
15:09:37 INFO  : 'ps7_post_config' command is executed.
15:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:09:37 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\Custom_IP_Block_system\_ide\scripts\debugger_custom_ip_block-default.tcl'
15:10:04 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:10:13 INFO  : Disconnected from the channel tcfchan#8.
15:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:15 INFO  : 'jtag frequency' command is executed.
15:10:15 INFO  : Context for 'APU' is selected.
15:10:15 INFO  : System reset is completed.
15:10:18 INFO  : 'after 3000' command is executed.
15:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:10:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit"
15:10:20 INFO  : Context for 'APU' is selected.
15:10:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:20 INFO  : Context for 'APU' is selected.
15:10:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl' is done.
15:10:21 INFO  : 'ps7_init' command is executed.
15:10:21 INFO  : 'ps7_post_config' command is executed.
15:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:21 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:22 INFO  : 'con' command is executed.
15:10:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:22 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\Custom_IP_Block_system\_ide\scripts\debugger_custom_ip_block-default.tcl'
15:27:23 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:27:31 INFO  : Disconnected from the channel tcfchan#9.
15:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:25 INFO  : 'jtag frequency' command is executed.
15:28:25 INFO  : Context for 'APU' is selected.
15:28:25 INFO  : System reset is completed.
15:28:28 INFO  : 'after 3000' command is executed.
15:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:28:30 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit"
15:28:30 INFO  : Context for 'APU' is selected.
15:28:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:30 INFO  : Context for 'APU' is selected.
15:28:30 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl' is done.
15:28:31 INFO  : 'ps7_init' command is executed.
15:28:31 INFO  : 'ps7_post_config' command is executed.
15:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:31 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:31 INFO  : 'con' command is executed.
15:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:31 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\Custom_IP_Block_system\_ide\scripts\debugger_custom_ip_block-default.tcl'
15:30:48 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:31:09 INFO  : Disconnected from the channel tcfchan#10.
15:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:31:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:26 INFO  : 'jtag frequency' command is executed.
15:31:26 INFO  : Context for 'APU' is selected.
15:31:26 INFO  : System reset is completed.
15:31:29 INFO  : 'after 3000' command is executed.
15:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:31:31 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit"
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl' is done.
15:31:32 INFO  : 'ps7_init' command is executed.
15:31:32 INFO  : 'ps7_post_config' command is executed.
15:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:32 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:33 INFO  : 'con' command is executed.
15:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:33 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\Custom_IP_Block_system\_ide\scripts\debugger_custom_ip_block-default.tcl'
15:32:34 INFO  : Checking for BSP changes to sync application flags for project 'Custom_IP_Block'...
15:32:45 INFO  : Disconnected from the channel tcfchan#11.
15:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:32:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:08 INFO  : 'jtag frequency' command is executed.
15:33:08 INFO  : Context for 'APU' is selected.
15:33:08 INFO  : System reset is completed.
15:33:11 INFO  : 'after 3000' command is executed.
15:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:33:13 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit"
15:33:13 INFO  : Context for 'APU' is selected.
15:33:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:13 INFO  : Context for 'APU' is selected.
15:33:13 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl' is done.
15:33:14 INFO  : 'ps7_init' command is executed.
15:33:14 INFO  : 'ps7_post_config' command is executed.
15:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:14 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/Custom_AXI_IP/vitis/Custom_IP_Block/Debug/Custom_IP_Block.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:14 INFO  : 'con' command is executed.
15:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:14 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\Custom_IP_Block_system\_ide\scripts\debugger_custom_ip_block-default.tcl'
16:10:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\Custom_AXI_IP\vitis\temp_xsdb_launch_script.tcl
