// Seed: 1143454149
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7
);
  wire id_9;
  id_10 :
  assert property (@(posedge id_0 & id_10 & "") 1)
  else $display(1'b0, 1, id_2);
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8
    , id_33, id_34,
    output tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    output wor id_17,
    input wand id_18,
    input wire id_19,
    output tri0 id_20,
    input wand id_21,
    input tri1 id_22,
    input tri0 id_23,
    output wand id_24,
    output tri0 id_25,
    output tri id_26,
    input wire id_27,
    input tri id_28,
    input tri0 id_29,
    output uwire module_1,
    input tri0 id_31
);
  wire id_35;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_28,
      id_21,
      id_9,
      id_29,
      id_3,
      id_23
  );
endmodule
