
036_HAL_LED_BLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b38  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08002bf0  08002bf0  00012bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cb0  08002cb0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002cb0  08002cb0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cb0  08002cb0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000000c  08002cc4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002cc4  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b729  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c73  00000000  00000000  0002b75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002d3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002dc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001514d  00000000  00000000  0002e3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0f3  00000000  00000000  000434f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083c0e  00000000  00000000  0004e5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d21f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c78  00000000  00000000  000d2248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002bd8 	.word	0x08002bd8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002bd8 	.word	0x08002bd8

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	; 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8f0 	bl	800040c <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__divsi3>:
 8000238:	4603      	mov	r3, r0
 800023a:	430b      	orrs	r3, r1
 800023c:	d47f      	bmi.n	800033e <__divsi3+0x106>
 800023e:	2200      	movs	r2, #0
 8000240:	0843      	lsrs	r3, r0, #1
 8000242:	428b      	cmp	r3, r1
 8000244:	d374      	bcc.n	8000330 <__divsi3+0xf8>
 8000246:	0903      	lsrs	r3, r0, #4
 8000248:	428b      	cmp	r3, r1
 800024a:	d35f      	bcc.n	800030c <__divsi3+0xd4>
 800024c:	0a03      	lsrs	r3, r0, #8
 800024e:	428b      	cmp	r3, r1
 8000250:	d344      	bcc.n	80002dc <__divsi3+0xa4>
 8000252:	0b03      	lsrs	r3, r0, #12
 8000254:	428b      	cmp	r3, r1
 8000256:	d328      	bcc.n	80002aa <__divsi3+0x72>
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d30d      	bcc.n	800027a <__divsi3+0x42>
 800025e:	22ff      	movs	r2, #255	; 0xff
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	ba12      	rev	r2, r2
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d302      	bcc.n	8000270 <__divsi3+0x38>
 800026a:	1212      	asrs	r2, r2, #8
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	d065      	beq.n	800033c <__divsi3+0x104>
 8000270:	0b03      	lsrs	r3, r0, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d319      	bcc.n	80002aa <__divsi3+0x72>
 8000276:	e000      	b.n	800027a <__divsi3+0x42>
 8000278:	0a09      	lsrs	r1, r1, #8
 800027a:	0bc3      	lsrs	r3, r0, #15
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x4c>
 8000280:	03cb      	lsls	r3, r1, #15
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b83      	lsrs	r3, r0, #14
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x58>
 800028c:	038b      	lsls	r3, r1, #14
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b43      	lsrs	r3, r0, #13
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x64>
 8000298:	034b      	lsls	r3, r1, #13
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b03      	lsrs	r3, r0, #12
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x70>
 80002a4:	030b      	lsls	r3, r1, #12
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0ac3      	lsrs	r3, r0, #11
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x7c>
 80002b0:	02cb      	lsls	r3, r1, #11
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a83      	lsrs	r3, r0, #10
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x88>
 80002bc:	028b      	lsls	r3, r1, #10
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a43      	lsrs	r3, r0, #9
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x94>
 80002c8:	024b      	lsls	r3, r1, #9
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a03      	lsrs	r3, r0, #8
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0xa0>
 80002d4:	020b      	lsls	r3, r1, #8
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	d2cd      	bcs.n	8000278 <__divsi3+0x40>
 80002dc:	09c3      	lsrs	r3, r0, #7
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xae>
 80002e2:	01cb      	lsls	r3, r1, #7
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0983      	lsrs	r3, r0, #6
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xba>
 80002ee:	018b      	lsls	r3, r1, #6
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0943      	lsrs	r3, r0, #5
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xc6>
 80002fa:	014b      	lsls	r3, r1, #5
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xd2>
 8000306:	010b      	lsls	r3, r1, #4
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	08c3      	lsrs	r3, r0, #3
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xde>
 8000312:	00cb      	lsls	r3, r1, #3
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0883      	lsrs	r3, r0, #2
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xea>
 800031e:	008b      	lsls	r3, r1, #2
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0843      	lsrs	r3, r0, #1
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xf6>
 800032a:	004b      	lsls	r3, r1, #1
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	1a41      	subs	r1, r0, r1
 8000332:	d200      	bcs.n	8000336 <__divsi3+0xfe>
 8000334:	4601      	mov	r1, r0
 8000336:	4152      	adcs	r2, r2
 8000338:	4610      	mov	r0, r2
 800033a:	4770      	bx	lr
 800033c:	e05d      	b.n	80003fa <__divsi3+0x1c2>
 800033e:	0fca      	lsrs	r2, r1, #31
 8000340:	d000      	beq.n	8000344 <__divsi3+0x10c>
 8000342:	4249      	negs	r1, r1
 8000344:	1003      	asrs	r3, r0, #32
 8000346:	d300      	bcc.n	800034a <__divsi3+0x112>
 8000348:	4240      	negs	r0, r0
 800034a:	4053      	eors	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	469c      	mov	ip, r3
 8000350:	0903      	lsrs	r3, r0, #4
 8000352:	428b      	cmp	r3, r1
 8000354:	d32d      	bcc.n	80003b2 <__divsi3+0x17a>
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d312      	bcc.n	8000382 <__divsi3+0x14a>
 800035c:	22fc      	movs	r2, #252	; 0xfc
 800035e:	0189      	lsls	r1, r1, #6
 8000360:	ba12      	rev	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d30c      	bcc.n	8000382 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d308      	bcc.n	8000382 <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d304      	bcc.n	8000382 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	d03a      	beq.n	80003f2 <__divsi3+0x1ba>
 800037c:	1192      	asrs	r2, r2, #6
 800037e:	e000      	b.n	8000382 <__divsi3+0x14a>
 8000380:	0989      	lsrs	r1, r1, #6
 8000382:	09c3      	lsrs	r3, r0, #7
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x154>
 8000388:	01cb      	lsls	r3, r1, #7
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0983      	lsrs	r3, r0, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x160>
 8000394:	018b      	lsls	r3, r1, #6
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0943      	lsrs	r3, r0, #5
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x16c>
 80003a0:	014b      	lsls	r3, r1, #5
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0903      	lsrs	r3, r0, #4
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x178>
 80003ac:	010b      	lsls	r3, r1, #4
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	08c3      	lsrs	r3, r0, #3
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x184>
 80003b8:	00cb      	lsls	r3, r1, #3
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0883      	lsrs	r3, r0, #2
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x190>
 80003c4:	008b      	lsls	r3, r1, #2
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	d2d9      	bcs.n	8000380 <__divsi3+0x148>
 80003cc:	0843      	lsrs	r3, r0, #1
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d301      	bcc.n	80003d6 <__divsi3+0x19e>
 80003d2:	004b      	lsls	r3, r1, #1
 80003d4:	1ac0      	subs	r0, r0, r3
 80003d6:	4152      	adcs	r2, r2
 80003d8:	1a41      	subs	r1, r0, r1
 80003da:	d200      	bcs.n	80003de <__divsi3+0x1a6>
 80003dc:	4601      	mov	r1, r0
 80003de:	4663      	mov	r3, ip
 80003e0:	4152      	adcs	r2, r2
 80003e2:	105b      	asrs	r3, r3, #1
 80003e4:	4610      	mov	r0, r2
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x1b4>
 80003e8:	4240      	negs	r0, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d500      	bpl.n	80003f0 <__divsi3+0x1b8>
 80003ee:	4249      	negs	r1, r1
 80003f0:	4770      	bx	lr
 80003f2:	4663      	mov	r3, ip
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	d300      	bcc.n	80003fa <__divsi3+0x1c2>
 80003f8:	4240      	negs	r0, r0
 80003fa:	b501      	push	{r0, lr}
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f805 	bl	800040c <__aeabi_idiv0>
 8000402:	bd02      	pop	{r1, pc}

08000404 <__aeabi_idivmod>:
 8000404:	2900      	cmp	r1, #0
 8000406:	d0f8      	beq.n	80003fa <__divsi3+0x1c2>
 8000408:	e716      	b.n	8000238 <__divsi3>
 800040a:	4770      	bx	lr

0800040c <__aeabi_idiv0>:
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			; (mov r8, r8)

08000410 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000416:	f000 fa99 	bl	800094c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041a:	f000 f863 	bl	80004e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800041e:	f000 f921 	bl	8000664 <MX_GPIO_Init>
  MX_DMA_Init();
 8000422:	f000 f901 	bl	8000628 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000426:	f000 f8b1 	bl	800058c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    char data;
	    HAL_UART_Receive(&huart1, (uint8_t *)&data, 1, HAL_MAX_DELAY);
 800042a:	2301      	movs	r3, #1
 800042c:	425b      	negs	r3, r3
 800042e:	1df9      	adds	r1, r7, #7
 8000430:	4823      	ldr	r0, [pc, #140]	; (80004c0 <main+0xb0>)
 8000432:	2201      	movs	r2, #1
 8000434:	f001 fe28 	bl	8002088 <HAL_UART_Receive>

	    rx_buffer[buffer_index] = data;
 8000438:	4b22      	ldr	r3, [pc, #136]	; (80004c4 <main+0xb4>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	1dfa      	adds	r2, r7, #7
 800043e:	7811      	ldrb	r1, [r2, #0]
 8000440:	4a21      	ldr	r2, [pc, #132]	; (80004c8 <main+0xb8>)
 8000442:	54d1      	strb	r1, [r2, r3]
	    buffer_index++;
 8000444:	4b1f      	ldr	r3, [pc, #124]	; (80004c4 <main+0xb4>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	1c5a      	adds	r2, r3, #1
 800044a:	4b1e      	ldr	r3, [pc, #120]	; (80004c4 <main+0xb4>)
 800044c:	601a      	str	r2, [r3, #0]

	    if (buffer_index >= MAX_SIZE)
 800044e:	4b1d      	ldr	r3, [pc, #116]	; (80004c4 <main+0xb4>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2b04      	cmp	r3, #4
 8000454:	dd02      	ble.n	800045c <main+0x4c>
	    {
	      buffer_index = 0;
 8000456:	4b1b      	ldr	r3, [pc, #108]	; (80004c4 <main+0xb4>)
 8000458:	2200      	movs	r2, #0
 800045a:	601a      	str	r2, [r3, #0]
	    }


	    if (data == '*')
 800045c:	1dfb      	adds	r3, r7, #7
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	2b2a      	cmp	r3, #42	; 0x2a
 8000462:	d1e2      	bne.n	800042a <main+0x1a>
	    {

	      if (strncmp(rx_buffer, "#ON*", 4) == 0)
 8000464:	4919      	ldr	r1, [pc, #100]	; (80004cc <main+0xbc>)
 8000466:	4b18      	ldr	r3, [pc, #96]	; (80004c8 <main+0xb8>)
 8000468:	2204      	movs	r2, #4
 800046a:	0018      	movs	r0, r3
 800046c:	f002 fba2 	bl	8002bb4 <strncmp>
 8000470:	1e03      	subs	r3, r0, #0
 8000472:	d10a      	bne.n	800048a <main+0x7a>
	      {
	        uart_send("LED ON\n");
 8000474:	4b16      	ldr	r3, [pc, #88]	; (80004d0 <main+0xc0>)
 8000476:	0018      	movs	r0, r3
 8000478:	f000 f944 	bl	8000704 <uart_send>
	        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800047c:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <main+0xc4>)
 800047e:	2200      	movs	r2, #0
 8000480:	2180      	movs	r1, #128	; 0x80
 8000482:	0018      	movs	r0, r3
 8000484:	f000 feb6 	bl	80011f4 <HAL_GPIO_WritePin>
 8000488:	e016      	b.n	80004b8 <main+0xa8>
	      }
	      else if (strcmp(rx_buffer, "#OFF*") == 0)
 800048a:	4a13      	ldr	r2, [pc, #76]	; (80004d8 <main+0xc8>)
 800048c:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <main+0xb8>)
 800048e:	0011      	movs	r1, r2
 8000490:	0018      	movs	r0, r3
 8000492:	f7ff fe35 	bl	8000100 <strcmp>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d10a      	bne.n	80004b0 <main+0xa0>
	      {
	        uart_send("LED OFF\n");
 800049a:	4b10      	ldr	r3, [pc, #64]	; (80004dc <main+0xcc>)
 800049c:	0018      	movs	r0, r3
 800049e:	f000 f931 	bl	8000704 <uart_send>
	        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80004a2:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <main+0xc4>)
 80004a4:	2201      	movs	r2, #1
 80004a6:	2180      	movs	r1, #128	; 0x80
 80004a8:	0018      	movs	r0, r3
 80004aa:	f000 fea3 	bl	80011f4 <HAL_GPIO_WritePin>
 80004ae:	e003      	b.n	80004b8 <main+0xa8>
	      }
	      else
	      {
	        uart_send("INVALID COMMAND\n");
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <main+0xd0>)
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 f926 	bl	8000704 <uart_send>
	      }

	      buffer_index = 0;
 80004b8:	4b02      	ldr	r3, [pc, #8]	; (80004c4 <main+0xb4>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
  {
 80004be:	e7b4      	b.n	800042a <main+0x1a>
 80004c0:	20000028 	.word	0x20000028
 80004c4:	20000120 	.word	0x20000120
 80004c8:	20000118 	.word	0x20000118
 80004cc:	08002bf0 	.word	0x08002bf0
 80004d0:	08002bf8 	.word	0x08002bf8
 80004d4:	50000800 	.word	0x50000800
 80004d8:	08002c00 	.word	0x08002c00
 80004dc:	08002c08 	.word	0x08002c08
 80004e0:	08002c14 	.word	0x08002c14

080004e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b093      	sub	sp, #76	; 0x4c
 80004e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ea:	2414      	movs	r4, #20
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	0018      	movs	r0, r3
 80004f0:	2334      	movs	r3, #52	; 0x34
 80004f2:	001a      	movs	r2, r3
 80004f4:	2100      	movs	r1, #0
 80004f6:	f002 fb55 	bl	8002ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	0018      	movs	r0, r3
 80004fe:	2310      	movs	r3, #16
 8000500:	001a      	movs	r2, r3
 8000502:	2100      	movs	r1, #0
 8000504:	f002 fb4e 	bl	8002ba4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fe8f 	bl	8001230 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000512:	193b      	adds	r3, r7, r4
 8000514:	2201      	movs	r2, #1
 8000516:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000518:	193b      	adds	r3, r7, r4
 800051a:	2280      	movs	r2, #128	; 0x80
 800051c:	0252      	lsls	r2, r2, #9
 800051e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000520:	0021      	movs	r1, r4
 8000522:	187b      	adds	r3, r7, r1
 8000524:	2202      	movs	r2, #2
 8000526:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2203      	movs	r2, #3
 800052c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2200      	movs	r2, #0
 8000532:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2210      	movs	r2, #16
 8000538:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	0292      	lsls	r2, r2, #10
 8000540:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	0592      	lsls	r2, r2, #22
 8000548:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054a:	187b      	adds	r3, r7, r1
 800054c:	0018      	movs	r0, r3
 800054e:	f000 febb 	bl	80012c8 <HAL_RCC_OscConfig>
 8000552:	1e03      	subs	r3, r0, #0
 8000554:	d001      	beq.n	800055a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000556:	f000 f8eb 	bl	8000730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	2207      	movs	r2, #7
 800055e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2202      	movs	r2, #2
 8000564:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2102      	movs	r1, #2
 8000576:	0018      	movs	r0, r3
 8000578:	f001 f9b6 	bl	80018e8 <HAL_RCC_ClockConfig>
 800057c:	1e03      	subs	r3, r0, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000580:	f000 f8d6 	bl	8000730 <Error_Handler>
  }
}
 8000584:	46c0      	nop			; (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b013      	add	sp, #76	; 0x4c
 800058a:	bd90      	pop	{r4, r7, pc}

0800058c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000590:	4b23      	ldr	r3, [pc, #140]	; (8000620 <MX_USART1_UART_Init+0x94>)
 8000592:	4a24      	ldr	r2, [pc, #144]	; (8000624 <MX_USART1_UART_Init+0x98>)
 8000594:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000596:	4b22      	ldr	r3, [pc, #136]	; (8000620 <MX_USART1_UART_Init+0x94>)
 8000598:	2296      	movs	r2, #150	; 0x96
 800059a:	0192      	lsls	r2, r2, #6
 800059c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800059e:	4b20      	ldr	r3, [pc, #128]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005a4:	4b1e      	ldr	r3, [pc, #120]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005aa:	4b1d      	ldr	r3, [pc, #116]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005b0:	4b1b      	ldr	r3, [pc, #108]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005b2:	220c      	movs	r2, #12
 80005b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005b6:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005bc:	4b18      	ldr	r3, [pc, #96]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005be:	2200      	movs	r2, #0
 80005c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005c2:	4b17      	ldr	r3, [pc, #92]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80005c8:	4b15      	ldr	r3, [pc, #84]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005ce:	4b14      	ldr	r3, [pc, #80]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005d4:	4b12      	ldr	r3, [pc, #72]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fc64 	bl	8001ea4 <HAL_UART_Init>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80005e0:	f000 f8a6 	bl	8000730 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80005e4:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005e6:	2100      	movs	r1, #0
 80005e8:	0018      	movs	r0, r3
 80005ea:	f002 f9d7 	bl	800299c <HAL_UARTEx_SetTxFifoThreshold>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80005f2:	f000 f89d 	bl	8000730 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80005f6:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <MX_USART1_UART_Init+0x94>)
 80005f8:	2100      	movs	r1, #0
 80005fa:	0018      	movs	r0, r3
 80005fc:	f002 fa0e 	bl	8002a1c <HAL_UARTEx_SetRxFifoThreshold>
 8000600:	1e03      	subs	r3, r0, #0
 8000602:	d001      	beq.n	8000608 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000604:	f000 f894 	bl	8000730 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000608:	4b05      	ldr	r3, [pc, #20]	; (8000620 <MX_USART1_UART_Init+0x94>)
 800060a:	0018      	movs	r0, r3
 800060c:	f002 f98c 	bl	8002928 <HAL_UARTEx_DisableFifoMode>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000614:	f000 f88c 	bl	8000730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000618:	46c0      	nop			; (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	20000028 	.word	0x20000028
 8000624:	40013800 	.word	0x40013800

08000628 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <MX_DMA_Init+0x38>)
 8000630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000632:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <MX_DMA_Init+0x38>)
 8000634:	2101      	movs	r1, #1
 8000636:	430a      	orrs	r2, r1
 8000638:	639a      	str	r2, [r3, #56]	; 0x38
 800063a:	4b09      	ldr	r3, [pc, #36]	; (8000660 <MX_DMA_Init+0x38>)
 800063c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800063e:	2201      	movs	r2, #1
 8000640:	4013      	ands	r3, r2
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000646:	2200      	movs	r2, #0
 8000648:	2100      	movs	r1, #0
 800064a:	2009      	movs	r0, #9
 800064c:	f000 fab0 	bl	8000bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000650:	2009      	movs	r0, #9
 8000652:	f000 fac2 	bl	8000bda <HAL_NVIC_EnableIRQ>

}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b002      	add	sp, #8
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	40021000 	.word	0x40021000

08000664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b089      	sub	sp, #36	; 0x24
 8000668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	240c      	movs	r4, #12
 800066c:	193b      	adds	r3, r7, r4
 800066e:	0018      	movs	r0, r3
 8000670:	2314      	movs	r3, #20
 8000672:	001a      	movs	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	f002 fa95 	bl	8002ba4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800067a:	4b20      	ldr	r3, [pc, #128]	; (80006fc <MX_GPIO_Init+0x98>)
 800067c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800067e:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <MX_GPIO_Init+0x98>)
 8000680:	2120      	movs	r1, #32
 8000682:	430a      	orrs	r2, r1
 8000684:	635a      	str	r2, [r3, #52]	; 0x34
 8000686:	4b1d      	ldr	r3, [pc, #116]	; (80006fc <MX_GPIO_Init+0x98>)
 8000688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800068a:	2220      	movs	r2, #32
 800068c:	4013      	ands	r3, r2
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	4b1a      	ldr	r3, [pc, #104]	; (80006fc <MX_GPIO_Init+0x98>)
 8000694:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000696:	4b19      	ldr	r3, [pc, #100]	; (80006fc <MX_GPIO_Init+0x98>)
 8000698:	2101      	movs	r1, #1
 800069a:	430a      	orrs	r2, r1
 800069c:	635a      	str	r2, [r3, #52]	; 0x34
 800069e:	4b17      	ldr	r3, [pc, #92]	; (80006fc <MX_GPIO_Init+0x98>)
 80006a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006a2:	2201      	movs	r2, #1
 80006a4:	4013      	ands	r3, r2
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b14      	ldr	r3, [pc, #80]	; (80006fc <MX_GPIO_Init+0x98>)
 80006ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006ae:	4b13      	ldr	r3, [pc, #76]	; (80006fc <MX_GPIO_Init+0x98>)
 80006b0:	2104      	movs	r1, #4
 80006b2:	430a      	orrs	r2, r1
 80006b4:	635a      	str	r2, [r3, #52]	; 0x34
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_GPIO_Init+0x98>)
 80006b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006ba:	2204      	movs	r2, #4
 80006bc:	4013      	ands	r3, r2
 80006be:	603b      	str	r3, [r7, #0]
 80006c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80006c2:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <MX_GPIO_Init+0x9c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	2180      	movs	r1, #128	; 0x80
 80006c8:	0018      	movs	r0, r3
 80006ca:	f000 fd93 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006ce:	0021      	movs	r1, r4
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2280      	movs	r2, #128	; 0x80
 80006d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2211      	movs	r2, #17
 80006da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	4a05      	ldr	r2, [pc, #20]	; (8000700 <MX_GPIO_Init+0x9c>)
 80006ec:	0019      	movs	r1, r3
 80006ee:	0010      	movs	r0, r2
 80006f0:	f000 fc1c 	bl	8000f2c <HAL_GPIO_Init>

}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	; 0x24
 80006fa:	bd90      	pop	{r4, r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	50000800 	.word	0x50000800

08000704 <uart_send>:

/* USER CODE BEGIN 4 */
void uart_send(const char *data)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)data, strlen(data), HAL_MAX_DELAY);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	0018      	movs	r0, r3
 8000710:	f7ff fd00 	bl	8000114 <strlen>
 8000714:	0003      	movs	r3, r0
 8000716:	b29a      	uxth	r2, r3
 8000718:	2301      	movs	r3, #1
 800071a:	425b      	negs	r3, r3
 800071c:	6879      	ldr	r1, [r7, #4]
 800071e:	4803      	ldr	r0, [pc, #12]	; (800072c <uart_send+0x28>)
 8000720:	f001 fc16 	bl	8001f50 <HAL_UART_Transmit>
}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b002      	add	sp, #8
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000028 	.word	0x20000028

08000730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000734:	b672      	cpsid	i
}
 8000736:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000738:	e7fe      	b.n	8000738 <Error_Handler+0x8>
	...

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <HAL_MspInit+0x44>)
 8000744:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <HAL_MspInit+0x44>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	641a      	str	r2, [r3, #64]	; 0x40
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <HAL_MspInit+0x44>)
 8000750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <HAL_MspInit+0x44>)
 800075c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800075e:	4b08      	ldr	r3, [pc, #32]	; (8000780 <HAL_MspInit+0x44>)
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	0549      	lsls	r1, r1, #21
 8000764:	430a      	orrs	r2, r1
 8000766:	63da      	str	r2, [r3, #60]	; 0x3c
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <HAL_MspInit+0x44>)
 800076a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	055b      	lsls	r3, r3, #21
 8000770:	4013      	ands	r3, r2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b002      	add	sp, #8
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b091      	sub	sp, #68	; 0x44
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	232c      	movs	r3, #44	; 0x2c
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	0018      	movs	r0, r3
 8000792:	2314      	movs	r3, #20
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f002 fa04 	bl	8002ba4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800079c:	2410      	movs	r4, #16
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	0018      	movs	r0, r3
 80007a2:	231c      	movs	r3, #28
 80007a4:	001a      	movs	r2, r3
 80007a6:	2100      	movs	r1, #0
 80007a8:	f002 f9fc 	bl	8002ba4 <memset>
  if(huart->Instance==USART1)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a38      	ldr	r2, [pc, #224]	; (8000894 <HAL_UART_MspInit+0x110>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d16a      	bne.n	800088c <HAL_UART_MspInit+0x108>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2201      	movs	r2, #1
 80007ba:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	2200      	movs	r2, #0
 80007c0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007c2:	193b      	adds	r3, r7, r4
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 fa39 	bl	8001c3c <HAL_RCCEx_PeriphCLKConfig>
 80007ca:	1e03      	subs	r3, r0, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80007ce:	f7ff ffaf 	bl	8000730 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007d2:	4b31      	ldr	r3, [pc, #196]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007d6:	4b30      	ldr	r3, [pc, #192]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	01c9      	lsls	r1, r1, #7
 80007dc:	430a      	orrs	r2, r1
 80007de:	641a      	str	r2, [r3, #64]	; 0x40
 80007e0:	4b2d      	ldr	r3, [pc, #180]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007e4:	2380      	movs	r3, #128	; 0x80
 80007e6:	01db      	lsls	r3, r3, #7
 80007e8:	4013      	ands	r3, r2
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	4b2a      	ldr	r3, [pc, #168]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007f2:	4b29      	ldr	r3, [pc, #164]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007f4:	2101      	movs	r1, #1
 80007f6:	430a      	orrs	r2, r1
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
 80007fa:	4b27      	ldr	r3, [pc, #156]	; (8000898 <HAL_UART_MspInit+0x114>)
 80007fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007fe:	2201      	movs	r2, #1
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
 8000804:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000806:	212c      	movs	r1, #44	; 0x2c
 8000808:	187b      	adds	r3, r7, r1
 800080a:	22c0      	movs	r2, #192	; 0xc0
 800080c:	00d2      	lsls	r2, r2, #3
 800080e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2202      	movs	r2, #2
 8000814:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2201      	movs	r2, #1
 8000826:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000828:	187a      	adds	r2, r7, r1
 800082a:	23a0      	movs	r3, #160	; 0xa0
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	0011      	movs	r1, r2
 8000830:	0018      	movs	r0, r3
 8000832:	f000 fb7b 	bl	8000f2c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8000836:	4b19      	ldr	r3, [pc, #100]	; (800089c <HAL_UART_MspInit+0x118>)
 8000838:	4a19      	ldr	r2, [pc, #100]	; (80008a0 <HAL_UART_MspInit+0x11c>)
 800083a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800083c:	4b17      	ldr	r3, [pc, #92]	; (800089c <HAL_UART_MspInit+0x118>)
 800083e:	2232      	movs	r2, #50	; 0x32
 8000840:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000842:	4b16      	ldr	r3, [pc, #88]	; (800089c <HAL_UART_MspInit+0x118>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <HAL_UART_MspInit+0x118>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800084e:	4b13      	ldr	r3, [pc, #76]	; (800089c <HAL_UART_MspInit+0x118>)
 8000850:	2280      	movs	r2, #128	; 0x80
 8000852:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000854:	4b11      	ldr	r3, [pc, #68]	; (800089c <HAL_UART_MspInit+0x118>)
 8000856:	2200      	movs	r2, #0
 8000858:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800085a:	4b10      	ldr	r3, [pc, #64]	; (800089c <HAL_UART_MspInit+0x118>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000860:	4b0e      	ldr	r3, [pc, #56]	; (800089c <HAL_UART_MspInit+0x118>)
 8000862:	2220      	movs	r2, #32
 8000864:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000866:	4b0d      	ldr	r3, [pc, #52]	; (800089c <HAL_UART_MspInit+0x118>)
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	0192      	lsls	r2, r2, #6
 800086c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800086e:	4b0b      	ldr	r3, [pc, #44]	; (800089c <HAL_UART_MspInit+0x118>)
 8000870:	0018      	movs	r0, r3
 8000872:	f000 f9cf 	bl	8000c14 <HAL_DMA_Init>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800087a:	f7ff ff59 	bl	8000730 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2180      	movs	r1, #128	; 0x80
 8000882:	4a06      	ldr	r2, [pc, #24]	; (800089c <HAL_UART_MspInit+0x118>)
 8000884:	505a      	str	r2, [r3, r1]
 8000886:	4b05      	ldr	r3, [pc, #20]	; (800089c <HAL_UART_MspInit+0x118>)
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b011      	add	sp, #68	; 0x44
 8000892:	bd90      	pop	{r4, r7, pc}
 8000894:	40013800 	.word	0x40013800
 8000898:	40021000 	.word	0x40021000
 800089c:	200000bc 	.word	0x200000bc
 80008a0:	40020008 	.word	0x40020008

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <NMI_Handler+0x4>

080008aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ae:	e7fe      	b.n	80008ae <HardFault_Handler+0x4>

080008b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c8:	f000 f8aa 	bl	8000a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80008d8:	4b03      	ldr	r3, [pc, #12]	; (80008e8 <DMA1_Channel1_IRQHandler+0x14>)
 80008da:	0018      	movs	r0, r3
 80008dc:	f000 fa24 	bl	8000d28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	200000bc 	.word	0x200000bc

080008ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008f8:	480d      	ldr	r0, [pc, #52]	; (8000930 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008fc:	f7ff fff6 	bl	80008ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000900:	480c      	ldr	r0, [pc, #48]	; (8000934 <LoopForever+0x6>)
  ldr r1, =_edata
 8000902:	490d      	ldr	r1, [pc, #52]	; (8000938 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000904:	4a0d      	ldr	r2, [pc, #52]	; (800093c <LoopForever+0xe>)
  movs r3, #0
 8000906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000908:	e002      	b.n	8000910 <LoopCopyDataInit>

0800090a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800090a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800090c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090e:	3304      	adds	r3, #4

08000910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000914:	d3f9      	bcc.n	800090a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000916:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000918:	4c0a      	ldr	r4, [pc, #40]	; (8000944 <LoopForever+0x16>)
  movs r3, #0
 800091a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800091c:	e001      	b.n	8000922 <LoopFillZerobss>

0800091e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000920:	3204      	adds	r2, #4

08000922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000924:	d3fb      	bcc.n	800091e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000926:	f002 f919 	bl	8002b5c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800092a:	f7ff fd71 	bl	8000410 <main>

0800092e <LoopForever>:

LoopForever:
  b LoopForever
 800092e:	e7fe      	b.n	800092e <LoopForever>
  ldr   r0, =_estack
 8000930:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000938:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800093c:	08002cb8 	.word	0x08002cb8
  ldr r2, =_sbss
 8000940:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000944:	20000128 	.word	0x20000128

08000948 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000948:	e7fe      	b.n	8000948 <ADC1_IRQHandler>
	...

0800094c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000958:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <HAL_Init+0x3c>)
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <HAL_Init+0x3c>)
 800095e:	2180      	movs	r1, #128	; 0x80
 8000960:	0049      	lsls	r1, r1, #1
 8000962:	430a      	orrs	r2, r1
 8000964:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000966:	2003      	movs	r0, #3
 8000968:	f000 f810 	bl	800098c <HAL_InitTick>
 800096c:	1e03      	subs	r3, r0, #0
 800096e:	d003      	beq.n	8000978 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	2201      	movs	r2, #1
 8000974:	701a      	strb	r2, [r3, #0]
 8000976:	e001      	b.n	800097c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000978:	f7ff fee0 	bl	800073c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800097c:	1dfb      	adds	r3, r7, #7
 800097e:	781b      	ldrb	r3, [r3, #0]
}
 8000980:	0018      	movs	r0, r3
 8000982:	46bd      	mov	sp, r7
 8000984:	b002      	add	sp, #8
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40022000 	.word	0x40022000

0800098c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000994:	230f      	movs	r3, #15
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800099c:	4b1d      	ldr	r3, [pc, #116]	; (8000a14 <HAL_InitTick+0x88>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d02b      	beq.n	80009fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80009a4:	4b1c      	ldr	r3, [pc, #112]	; (8000a18 <HAL_InitTick+0x8c>)
 80009a6:	681c      	ldr	r4, [r3, #0]
 80009a8:	4b1a      	ldr	r3, [pc, #104]	; (8000a14 <HAL_InitTick+0x88>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	0019      	movs	r1, r3
 80009ae:	23fa      	movs	r3, #250	; 0xfa
 80009b0:	0098      	lsls	r0, r3, #2
 80009b2:	f7ff fbb7 	bl	8000124 <__udivsi3>
 80009b6:	0003      	movs	r3, r0
 80009b8:	0019      	movs	r1, r3
 80009ba:	0020      	movs	r0, r4
 80009bc:	f7ff fbb2 	bl	8000124 <__udivsi3>
 80009c0:	0003      	movs	r3, r0
 80009c2:	0018      	movs	r0, r3
 80009c4:	f000 f919 	bl	8000bfa <HAL_SYSTICK_Config>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d112      	bne.n	80009f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b03      	cmp	r3, #3
 80009d0:	d80a      	bhi.n	80009e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d2:	6879      	ldr	r1, [r7, #4]
 80009d4:	2301      	movs	r3, #1
 80009d6:	425b      	negs	r3, r3
 80009d8:	2200      	movs	r2, #0
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 f8e8 	bl	8000bb0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <HAL_InitTick+0x90>)
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	e00d      	b.n	8000a04 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80009e8:	230f      	movs	r3, #15
 80009ea:	18fb      	adds	r3, r7, r3
 80009ec:	2201      	movs	r2, #1
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	e008      	b.n	8000a04 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009f2:	230f      	movs	r3, #15
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	2201      	movs	r2, #1
 80009f8:	701a      	strb	r2, [r3, #0]
 80009fa:	e003      	b.n	8000a04 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009fc:	230f      	movs	r3, #15
 80009fe:	18fb      	adds	r3, r7, r3
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000a04:	230f      	movs	r3, #15
 8000a06:	18fb      	adds	r3, r7, r3
 8000a08:	781b      	ldrb	r3, [r3, #0]
}
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b005      	add	sp, #20
 8000a10:	bd90      	pop	{r4, r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	20000008 	.word	0x20000008
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	20000004 	.word	0x20000004

08000a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a24:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <HAL_IncTick+0x1c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	001a      	movs	r2, r3
 8000a2a:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <HAL_IncTick+0x20>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	18d2      	adds	r2, r2, r3
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <HAL_IncTick+0x20>)
 8000a32:	601a      	str	r2, [r3, #0]
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	20000008 	.word	0x20000008
 8000a40:	20000124 	.word	0x20000124

08000a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  return uwTick;
 8000a48:	4b02      	ldr	r3, [pc, #8]	; (8000a54 <HAL_GetTick+0x10>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
}
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	20000124 	.word	0x20000124

08000a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	0002      	movs	r2, r0
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b7f      	cmp	r3, #127	; 0x7f
 8000a6a:	d809      	bhi.n	8000a80 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a6c:	1dfb      	adds	r3, r7, #7
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	001a      	movs	r2, r3
 8000a72:	231f      	movs	r3, #31
 8000a74:	401a      	ands	r2, r3
 8000a76:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <__NVIC_EnableIRQ+0x30>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	4091      	lsls	r1, r2
 8000a7c:	000a      	movs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	e000e100 	.word	0xe000e100

08000a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	0002      	movs	r2, r0
 8000a94:	6039      	str	r1, [r7, #0]
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b7f      	cmp	r3, #127	; 0x7f
 8000aa0:	d828      	bhi.n	8000af4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa2:	4a2f      	ldr	r2, [pc, #188]	; (8000b60 <__NVIC_SetPriority+0xd4>)
 8000aa4:	1dfb      	adds	r3, r7, #7
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	b25b      	sxtb	r3, r3
 8000aaa:	089b      	lsrs	r3, r3, #2
 8000aac:	33c0      	adds	r3, #192	; 0xc0
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	589b      	ldr	r3, [r3, r2]
 8000ab2:	1dfa      	adds	r2, r7, #7
 8000ab4:	7812      	ldrb	r2, [r2, #0]
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	2203      	movs	r2, #3
 8000aba:	400a      	ands	r2, r1
 8000abc:	00d2      	lsls	r2, r2, #3
 8000abe:	21ff      	movs	r1, #255	; 0xff
 8000ac0:	4091      	lsls	r1, r2
 8000ac2:	000a      	movs	r2, r1
 8000ac4:	43d2      	mvns	r2, r2
 8000ac6:	401a      	ands	r2, r3
 8000ac8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	019b      	lsls	r3, r3, #6
 8000ace:	22ff      	movs	r2, #255	; 0xff
 8000ad0:	401a      	ands	r2, r3
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	2303      	movs	r3, #3
 8000ada:	4003      	ands	r3, r0
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ae0:	481f      	ldr	r0, [pc, #124]	; (8000b60 <__NVIC_SetPriority+0xd4>)
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	b25b      	sxtb	r3, r3
 8000ae8:	089b      	lsrs	r3, r3, #2
 8000aea:	430a      	orrs	r2, r1
 8000aec:	33c0      	adds	r3, #192	; 0xc0
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000af2:	e031      	b.n	8000b58 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af4:	4a1b      	ldr	r2, [pc, #108]	; (8000b64 <__NVIC_SetPriority+0xd8>)
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	0019      	movs	r1, r3
 8000afc:	230f      	movs	r3, #15
 8000afe:	400b      	ands	r3, r1
 8000b00:	3b08      	subs	r3, #8
 8000b02:	089b      	lsrs	r3, r3, #2
 8000b04:	3306      	adds	r3, #6
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	18d3      	adds	r3, r2, r3
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	1dfa      	adds	r2, r7, #7
 8000b10:	7812      	ldrb	r2, [r2, #0]
 8000b12:	0011      	movs	r1, r2
 8000b14:	2203      	movs	r2, #3
 8000b16:	400a      	ands	r2, r1
 8000b18:	00d2      	lsls	r2, r2, #3
 8000b1a:	21ff      	movs	r1, #255	; 0xff
 8000b1c:	4091      	lsls	r1, r2
 8000b1e:	000a      	movs	r2, r1
 8000b20:	43d2      	mvns	r2, r2
 8000b22:	401a      	ands	r2, r3
 8000b24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	019b      	lsls	r3, r3, #6
 8000b2a:	22ff      	movs	r2, #255	; 0xff
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	0018      	movs	r0, r3
 8000b34:	2303      	movs	r3, #3
 8000b36:	4003      	ands	r3, r0
 8000b38:	00db      	lsls	r3, r3, #3
 8000b3a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <__NVIC_SetPriority+0xd8>)
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	001c      	movs	r4, r3
 8000b44:	230f      	movs	r3, #15
 8000b46:	4023      	ands	r3, r4
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	089b      	lsrs	r3, r3, #2
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	3306      	adds	r3, #6
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	18c3      	adds	r3, r0, r3
 8000b54:	3304      	adds	r3, #4
 8000b56:	601a      	str	r2, [r3, #0]
}
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b003      	add	sp, #12
 8000b5e:	bd90      	pop	{r4, r7, pc}
 8000b60:	e000e100 	.word	0xe000e100
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	1e5a      	subs	r2, r3, #1
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	045b      	lsls	r3, r3, #17
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d301      	bcc.n	8000b80 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e010      	b.n	8000ba2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b80:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <SysTick_Config+0x44>)
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	3a01      	subs	r2, #1
 8000b86:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b88:	2301      	movs	r3, #1
 8000b8a:	425b      	negs	r3, r3
 8000b8c:	2103      	movs	r1, #3
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff ff7c 	bl	8000a8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b94:	4b05      	ldr	r3, [pc, #20]	; (8000bac <SysTick_Config+0x44>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b9a:	4b04      	ldr	r3, [pc, #16]	; (8000bac <SysTick_Config+0x44>)
 8000b9c:	2207      	movs	r2, #7
 8000b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b002      	add	sp, #8
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	e000e010 	.word	0xe000e010

08000bb0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60b9      	str	r1, [r7, #8]
 8000bb8:	607a      	str	r2, [r7, #4]
 8000bba:	210f      	movs	r1, #15
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	1c02      	adds	r2, r0, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	0011      	movs	r1, r2
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f7ff ff5d 	bl	8000a8c <__NVIC_SetPriority>
}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b004      	add	sp, #16
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	0002      	movs	r2, r0
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	b25b      	sxtb	r3, r3
 8000bec:	0018      	movs	r0, r3
 8000bee:	f7ff ff33 	bl	8000a58 <__NVIC_EnableIRQ>
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff ffaf 	bl	8000b68 <SysTick_Config>
 8000c0a:	0003      	movs	r3, r0
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b002      	add	sp, #8
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e077      	b.n	8000d16 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a3d      	ldr	r2, [pc, #244]	; (8000d20 <HAL_DMA_Init+0x10c>)
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	4463      	add	r3, ip
 8000c30:	2114      	movs	r1, #20
 8000c32:	0018      	movs	r0, r3
 8000c34:	f7ff fa76 	bl	8000124 <__udivsi3>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	009a      	lsls	r2, r3, #2
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2225      	movs	r2, #37	; 0x25
 8000c44:	2102      	movs	r1, #2
 8000c46:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4934      	ldr	r1, [pc, #208]	; (8000d24 <HAL_DMA_Init+0x110>)
 8000c54:	400a      	ands	r2, r1
 8000c56:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	6819      	ldr	r1, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	689a      	ldr	r2, [r3, #8]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	431a      	orrs	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	431a      	orrs	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	431a      	orrs	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	69db      	ldr	r3, [r3, #28]
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a1b      	ldr	r3, [r3, #32]
 8000c84:	431a      	orrs	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	0018      	movs	r0, r3
 8000c92:	f000 f8fb 	bl	8000e8c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	689a      	ldr	r2, [r3, #8]
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	01db      	lsls	r3, r3, #7
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d102      	bne.n	8000ca8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685a      	ldr	r2, [r3, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb0:	213f      	movs	r1, #63	; 0x3f
 8000cb2:	400a      	ands	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000cbe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d011      	beq.n	8000cec <HAL_DMA_Init+0xd8>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d80d      	bhi.n	8000cec <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f000 f906 	bl	8000ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	e008      	b.n	8000cfe <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2225      	movs	r2, #37	; 0x25
 8000d08:	2101      	movs	r1, #1
 8000d0a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2224      	movs	r2, #36	; 0x24
 8000d10:	2100      	movs	r1, #0
 8000d12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	0018      	movs	r0, r3
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b002      	add	sp, #8
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	bffdfff8 	.word	0xbffdfff8
 8000d24:	ffff800f 	.word	0xffff800f

08000d28 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8000d30:	4b55      	ldr	r3, [pc, #340]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	221c      	movs	r2, #28
 8000d44:	4013      	ands	r3, r2
 8000d46:	2204      	movs	r2, #4
 8000d48:	409a      	lsls	r2, r3
 8000d4a:	0013      	movs	r3, r2
 8000d4c:	68fa      	ldr	r2, [r7, #12]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	d027      	beq.n	8000da2 <HAL_DMA_IRQHandler+0x7a>
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	2204      	movs	r2, #4
 8000d56:	4013      	ands	r3, r2
 8000d58:	d023      	beq.n	8000da2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2220      	movs	r2, #32
 8000d62:	4013      	ands	r3, r2
 8000d64:	d107      	bne.n	8000d76 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2104      	movs	r1, #4
 8000d72:	438a      	bics	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8000d76:	4b44      	ldr	r3, [pc, #272]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000d78:	6859      	ldr	r1, [r3, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7e:	221c      	movs	r2, #28
 8000d80:	4013      	ands	r3, r2
 8000d82:	2204      	movs	r2, #4
 8000d84:	409a      	lsls	r2, r3
 8000d86:	4b40      	ldr	r3, [pc, #256]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d100      	bne.n	8000d96 <HAL_DMA_IRQHandler+0x6e>
 8000d94:	e073      	b.n	8000e7e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	0010      	movs	r0, r2
 8000d9e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8000da0:	e06d      	b.n	8000e7e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	221c      	movs	r2, #28
 8000da8:	4013      	ands	r3, r2
 8000daa:	2202      	movs	r2, #2
 8000dac:	409a      	lsls	r2, r3
 8000dae:	0013      	movs	r3, r2
 8000db0:	68fa      	ldr	r2, [r7, #12]
 8000db2:	4013      	ands	r3, r2
 8000db4:	d02e      	beq.n	8000e14 <HAL_DMA_IRQHandler+0xec>
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	2202      	movs	r2, #2
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d02a      	beq.n	8000e14 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2220      	movs	r2, #32
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	d10b      	bne.n	8000de2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	210a      	movs	r1, #10
 8000dd6:	438a      	bics	r2, r1
 8000dd8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2225      	movs	r2, #37	; 0x25
 8000dde:	2101      	movs	r1, #1
 8000de0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000de4:	6859      	ldr	r1, [r3, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	221c      	movs	r2, #28
 8000dec:	4013      	ands	r3, r2
 8000dee:	2202      	movs	r2, #2
 8000df0:	409a      	lsls	r2, r3
 8000df2:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000df4:	430a      	orrs	r2, r1
 8000df6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2224      	movs	r2, #36	; 0x24
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d03a      	beq.n	8000e7e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	0010      	movs	r0, r2
 8000e10:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8000e12:	e034      	b.n	8000e7e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e18:	221c      	movs	r2, #28
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	2208      	movs	r2, #8
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4013      	ands	r3, r2
 8000e26:	d02b      	beq.n	8000e80 <HAL_DMA_IRQHandler+0x158>
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d027      	beq.n	8000e80 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	210e      	movs	r1, #14
 8000e3c:	438a      	bics	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000e42:	6859      	ldr	r1, [r3, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e48:	221c      	movs	r2, #28
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <HAL_DMA_IRQHandler+0x160>)
 8000e52:	430a      	orrs	r2, r1
 8000e54:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2201      	movs	r2, #1
 8000e5a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2225      	movs	r2, #37	; 0x25
 8000e60:	2101      	movs	r1, #1
 8000e62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2224      	movs	r2, #36	; 0x24
 8000e68:	2100      	movs	r1, #0
 8000e6a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d005      	beq.n	8000e80 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	0010      	movs	r0, r2
 8000e7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	46c0      	nop			; (mov r8, r8)
}
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b004      	add	sp, #16
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40020000 	.word	0x40020000

08000e8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	089b      	lsrs	r3, r3, #2
 8000e9a:	4a10      	ldr	r2, [pc, #64]	; (8000edc <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000e9c:	4694      	mov	ip, r2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	001a      	movs	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	001a      	movs	r2, r3
 8000eae:	23ff      	movs	r3, #255	; 0xff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	3b08      	subs	r3, #8
 8000eb4:	2114      	movs	r1, #20
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f7ff f934 	bl	8000124 <__udivsi3>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a07      	ldr	r2, [pc, #28]	; (8000ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8000ec4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	221f      	movs	r2, #31
 8000eca:	4013      	ands	r3, r2
 8000ecc:	2201      	movs	r2, #1
 8000ece:	409a      	lsls	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000ed4:	46c0      	nop			; (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b004      	add	sp, #16
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	10008200 	.word	0x10008200
 8000ee0:	40020880 	.word	0x40020880

08000ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	223f      	movs	r2, #63	; 0x3f
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4a0a      	ldr	r2, [pc, #40]	; (8000f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8000efa:	4694      	mov	ip, r2
 8000efc:	4463      	add	r3, ip
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	001a      	movs	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000f0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	2203      	movs	r2, #3
 8000f12:	4013      	ands	r3, r2
 8000f14:	2201      	movs	r2, #1
 8000f16:	409a      	lsls	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b004      	add	sp, #16
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	1000823f 	.word	0x1000823f
 8000f28:	40020940 	.word	0x40020940

08000f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f3a:	e147      	b.n	80011cc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2101      	movs	r1, #1
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4091      	lsls	r1, r2
 8000f46:	000a      	movs	r2, r1
 8000f48:	4013      	ands	r3, r2
 8000f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d100      	bne.n	8000f54 <HAL_GPIO_Init+0x28>
 8000f52:	e138      	b.n	80011c6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	2203      	movs	r2, #3
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d005      	beq.n	8000f6c <HAL_GPIO_Init+0x40>
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2203      	movs	r2, #3
 8000f66:	4013      	ands	r3, r2
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d130      	bne.n	8000fce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	2203      	movs	r2, #3
 8000f78:	409a      	lsls	r2, r3
 8000f7a:	0013      	movs	r3, r2
 8000f7c:	43da      	mvns	r2, r3
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	68da      	ldr	r2, [r3, #12]
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	0013      	movs	r3, r2
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
 8000fa8:	0013      	movs	r3, r2
 8000faa:	43da      	mvns	r2, r3
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	091b      	lsrs	r3, r3, #4
 8000fb8:	2201      	movs	r2, #1
 8000fba:	401a      	ands	r2, r3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	409a      	lsls	r2, r3
 8000fc0:	0013      	movs	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d017      	beq.n	800100a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	0013      	movs	r3, r2
 8000fea:	43da      	mvns	r2, r3
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	689a      	ldr	r2, [r3, #8]
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2203      	movs	r2, #3
 8001010:	4013      	ands	r3, r2
 8001012:	2b02      	cmp	r3, #2
 8001014:	d123      	bne.n	800105e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	08da      	lsrs	r2, r3, #3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3208      	adds	r2, #8
 800101e:	0092      	lsls	r2, r2, #2
 8001020:	58d3      	ldr	r3, [r2, r3]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	2207      	movs	r2, #7
 8001028:	4013      	ands	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	220f      	movs	r2, #15
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	43da      	mvns	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	691a      	ldr	r2, [r3, #16]
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2107      	movs	r1, #7
 8001042:	400b      	ands	r3, r1
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	409a      	lsls	r2, r3
 8001048:	0013      	movs	r3, r2
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	08da      	lsrs	r2, r3, #3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	0092      	lsls	r2, r2, #2
 800105a:	6939      	ldr	r1, [r7, #16]
 800105c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	2203      	movs	r2, #3
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	43da      	mvns	r2, r3
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2203      	movs	r2, #3
 800107c:	401a      	ands	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	409a      	lsls	r2, r3
 8001084:	0013      	movs	r3, r2
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	4313      	orrs	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	23c0      	movs	r3, #192	; 0xc0
 8001098:	029b      	lsls	r3, r3, #10
 800109a:	4013      	ands	r3, r2
 800109c:	d100      	bne.n	80010a0 <HAL_GPIO_Init+0x174>
 800109e:	e092      	b.n	80011c6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80010a0:	4a50      	ldr	r2, [pc, #320]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	089b      	lsrs	r3, r3, #2
 80010a6:	3318      	adds	r3, #24
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	589b      	ldr	r3, [r3, r2]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2203      	movs	r2, #3
 80010b2:	4013      	ands	r3, r2
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	220f      	movs	r2, #15
 80010b8:	409a      	lsls	r2, r3
 80010ba:	0013      	movs	r3, r2
 80010bc:	43da      	mvns	r2, r3
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	23a0      	movs	r3, #160	; 0xa0
 80010c8:	05db      	lsls	r3, r3, #23
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d013      	beq.n	80010f6 <HAL_GPIO_Init+0x1ca>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a45      	ldr	r2, [pc, #276]	; (80011e8 <HAL_GPIO_Init+0x2bc>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d00d      	beq.n	80010f2 <HAL_GPIO_Init+0x1c6>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a44      	ldr	r2, [pc, #272]	; (80011ec <HAL_GPIO_Init+0x2c0>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d007      	beq.n	80010ee <HAL_GPIO_Init+0x1c2>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a43      	ldr	r2, [pc, #268]	; (80011f0 <HAL_GPIO_Init+0x2c4>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d101      	bne.n	80010ea <HAL_GPIO_Init+0x1be>
 80010e6:	2303      	movs	r3, #3
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x1cc>
 80010ea:	2305      	movs	r3, #5
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x1cc>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x1cc>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x1cc>
 80010f6:	2300      	movs	r3, #0
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	2103      	movs	r1, #3
 80010fc:	400a      	ands	r2, r1
 80010fe:	00d2      	lsls	r2, r2, #3
 8001100:	4093      	lsls	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001108:	4936      	ldr	r1, [pc, #216]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3318      	adds	r3, #24
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001116:	4b33      	ldr	r3, [pc, #204]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43da      	mvns	r2, r3
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	035b      	lsls	r3, r3, #13
 800112e:	4013      	ands	r3, r2
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800113a:	4b2a      	ldr	r3, [pc, #168]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001140:	4b28      	ldr	r3, [pc, #160]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	43da      	mvns	r2, r3
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	039b      	lsls	r3, r3, #14
 8001158:	4013      	ands	r3, r2
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001164:	4b1f      	ldr	r3, [pc, #124]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800116a:	4a1e      	ldr	r2, [pc, #120]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 800116c:	2384      	movs	r3, #132	; 0x84
 800116e:	58d3      	ldr	r3, [r2, r3]
 8001170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	43da      	mvns	r2, r3
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	029b      	lsls	r3, r3, #10
 8001184:	4013      	ands	r3, r2
 8001186:	d003      	beq.n	8001190 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001190:	4914      	ldr	r1, [pc, #80]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 8001192:	2284      	movs	r2, #132	; 0x84
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001198:	4a12      	ldr	r2, [pc, #72]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 800119a:	2380      	movs	r3, #128	; 0x80
 800119c:	58d3      	ldr	r3, [r2, r3]
 800119e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	43da      	mvns	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4013      	ands	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	2380      	movs	r3, #128	; 0x80
 80011b0:	025b      	lsls	r3, r3, #9
 80011b2:	4013      	ands	r3, r2
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011be:	4909      	ldr	r1, [pc, #36]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	3301      	adds	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	40da      	lsrs	r2, r3
 80011d4:	1e13      	subs	r3, r2, #0
 80011d6:	d000      	beq.n	80011da <HAL_GPIO_Init+0x2ae>
 80011d8:	e6b0      	b.n	8000f3c <HAL_GPIO_Init+0x10>
  }
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b006      	add	sp, #24
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40021800 	.word	0x40021800
 80011e8:	50000400 	.word	0x50000400
 80011ec:	50000800 	.word	0x50000800
 80011f0:	50000c00 	.word	0x50000c00

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	0008      	movs	r0, r1
 80011fe:	0011      	movs	r1, r2
 8001200:	1cbb      	adds	r3, r7, #2
 8001202:	1c02      	adds	r2, r0, #0
 8001204:	801a      	strh	r2, [r3, #0]
 8001206:	1c7b      	adds	r3, r7, #1
 8001208:	1c0a      	adds	r2, r1, #0
 800120a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800120c:	1c7b      	adds	r3, r7, #1
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d004      	beq.n	800121e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001214:	1cbb      	adds	r3, r7, #2
 8001216:	881a      	ldrh	r2, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800121c:	e003      	b.n	8001226 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800121e:	1cbb      	adds	r3, r7, #2
 8001220:	881a      	ldrh	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	46bd      	mov	sp, r7
 800122a:	b002      	add	sp, #8
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001238:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a19      	ldr	r2, [pc, #100]	; (80012a4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800123e:	4013      	ands	r3, r2
 8001240:	0019      	movs	r1, r3
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	430a      	orrs	r2, r1
 8001248:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	2380      	movs	r3, #128	; 0x80
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	429a      	cmp	r2, r3
 8001252:	d11f      	bne.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001254:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	0013      	movs	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	189b      	adds	r3, r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4912      	ldr	r1, [pc, #72]	; (80012ac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001262:	0018      	movs	r0, r3
 8001264:	f7fe ff5e 	bl	8000124 <__udivsi3>
 8001268:	0003      	movs	r3, r0
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800126e:	e008      	b.n	8001282 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3b01      	subs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	e001      	b.n	8001282 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e009      	b.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001284:	695a      	ldr	r2, [r3, #20]
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	401a      	ands	r2, r3
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	429a      	cmp	r2, r3
 8001292:	d0ed      	beq.n	8001270 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b004      	add	sp, #16
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	40007000 	.word	0x40007000
 80012a4:	fffff9ff 	.word	0xfffff9ff
 80012a8:	20000000 	.word	0x20000000
 80012ac:	000f4240 	.word	0x000f4240

080012b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	23e0      	movs	r3, #224	; 0xe0
 80012ba:	01db      	lsls	r3, r3, #7
 80012bc:	4013      	ands	r3, r2
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40021000 	.word	0x40021000

080012c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e2f3      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2201      	movs	r2, #1
 80012e0:	4013      	ands	r3, r2
 80012e2:	d100      	bne.n	80012e6 <HAL_RCC_OscConfig+0x1e>
 80012e4:	e07c      	b.n	80013e0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e6:	4bc3      	ldr	r3, [pc, #780]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	2238      	movs	r2, #56	; 0x38
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012f0:	4bc0      	ldr	r3, [pc, #768]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2203      	movs	r2, #3
 80012f6:	4013      	ands	r3, r2
 80012f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	2b10      	cmp	r3, #16
 80012fe:	d102      	bne.n	8001306 <HAL_RCC_OscConfig+0x3e>
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2b03      	cmp	r3, #3
 8001304:	d002      	beq.n	800130c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2b08      	cmp	r3, #8
 800130a:	d10b      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800130c:	4bb9      	ldr	r3, [pc, #740]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	2380      	movs	r3, #128	; 0x80
 8001312:	029b      	lsls	r3, r3, #10
 8001314:	4013      	ands	r3, r2
 8001316:	d062      	beq.n	80013de <HAL_RCC_OscConfig+0x116>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d15e      	bne.n	80013de <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e2ce      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685a      	ldr	r2, [r3, #4]
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	025b      	lsls	r3, r3, #9
 800132c:	429a      	cmp	r2, r3
 800132e:	d107      	bne.n	8001340 <HAL_RCC_OscConfig+0x78>
 8001330:	4bb0      	ldr	r3, [pc, #704]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4baf      	ldr	r3, [pc, #700]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001336:	2180      	movs	r1, #128	; 0x80
 8001338:	0249      	lsls	r1, r1, #9
 800133a:	430a      	orrs	r2, r1
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	e020      	b.n	8001382 <HAL_RCC_OscConfig+0xba>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	23a0      	movs	r3, #160	; 0xa0
 8001346:	02db      	lsls	r3, r3, #11
 8001348:	429a      	cmp	r2, r3
 800134a:	d10e      	bne.n	800136a <HAL_RCC_OscConfig+0xa2>
 800134c:	4ba9      	ldr	r3, [pc, #676]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	4ba8      	ldr	r3, [pc, #672]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	02c9      	lsls	r1, r1, #11
 8001356:	430a      	orrs	r2, r1
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	4ba6      	ldr	r3, [pc, #664]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	4ba5      	ldr	r3, [pc, #660]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001360:	2180      	movs	r1, #128	; 0x80
 8001362:	0249      	lsls	r1, r1, #9
 8001364:	430a      	orrs	r2, r1
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	e00b      	b.n	8001382 <HAL_RCC_OscConfig+0xba>
 800136a:	4ba2      	ldr	r3, [pc, #648]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4ba1      	ldr	r3, [pc, #644]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001370:	49a1      	ldr	r1, [pc, #644]	; (80015f8 <HAL_RCC_OscConfig+0x330>)
 8001372:	400a      	ands	r2, r1
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	4b9f      	ldr	r3, [pc, #636]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b9e      	ldr	r3, [pc, #632]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800137c:	499f      	ldr	r1, [pc, #636]	; (80015fc <HAL_RCC_OscConfig+0x334>)
 800137e:	400a      	ands	r2, r1
 8001380:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d014      	beq.n	80013b4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138a:	f7ff fb5b 	bl	8000a44 <HAL_GetTick>
 800138e:	0003      	movs	r3, r0
 8001390:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001394:	f7ff fb56 	bl	8000a44 <HAL_GetTick>
 8001398:	0002      	movs	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b64      	cmp	r3, #100	; 0x64
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e28d      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013a6:	4b93      	ldr	r3, [pc, #588]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	029b      	lsls	r3, r3, #10
 80013ae:	4013      	ands	r3, r2
 80013b0:	d0f0      	beq.n	8001394 <HAL_RCC_OscConfig+0xcc>
 80013b2:	e015      	b.n	80013e0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b4:	f7ff fb46 	bl	8000a44 <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013bc:	e008      	b.n	80013d0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013be:	f7ff fb41 	bl	8000a44 <HAL_GetTick>
 80013c2:	0002      	movs	r2, r0
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b64      	cmp	r3, #100	; 0x64
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e278      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013d0:	4b88      	ldr	r3, [pc, #544]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	029b      	lsls	r3, r3, #10
 80013d8:	4013      	ands	r3, r2
 80013da:	d1f0      	bne.n	80013be <HAL_RCC_OscConfig+0xf6>
 80013dc:	e000      	b.n	80013e0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2202      	movs	r2, #2
 80013e6:	4013      	ands	r3, r2
 80013e8:	d100      	bne.n	80013ec <HAL_RCC_OscConfig+0x124>
 80013ea:	e099      	b.n	8001520 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013ec:	4b81      	ldr	r3, [pc, #516]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2238      	movs	r2, #56	; 0x38
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013f6:	4b7f      	ldr	r3, [pc, #508]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	2203      	movs	r2, #3
 80013fc:	4013      	ands	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	2b10      	cmp	r3, #16
 8001404:	d102      	bne.n	800140c <HAL_RCC_OscConfig+0x144>
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	2b02      	cmp	r3, #2
 800140a:	d002      	beq.n	8001412 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d135      	bne.n	800147e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001412:	4b78      	ldr	r3, [pc, #480]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4013      	ands	r3, r2
 800141c:	d005      	beq.n	800142a <HAL_RCC_OscConfig+0x162>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e24b      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142a:	4b72      	ldr	r3, [pc, #456]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a74      	ldr	r2, [pc, #464]	; (8001600 <HAL_RCC_OscConfig+0x338>)
 8001430:	4013      	ands	r3, r2
 8001432:	0019      	movs	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	695b      	ldr	r3, [r3, #20]
 8001438:	021a      	lsls	r2, r3, #8
 800143a:	4b6e      	ldr	r3, [pc, #440]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800143c:	430a      	orrs	r2, r1
 800143e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d112      	bne.n	800146c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001446:	4b6b      	ldr	r3, [pc, #428]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a6e      	ldr	r2, [pc, #440]	; (8001604 <HAL_RCC_OscConfig+0x33c>)
 800144c:	4013      	ands	r3, r2
 800144e:	0019      	movs	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	691a      	ldr	r2, [r3, #16]
 8001454:	4b67      	ldr	r3, [pc, #412]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001456:	430a      	orrs	r2, r1
 8001458:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800145a:	4b66      	ldr	r3, [pc, #408]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	0adb      	lsrs	r3, r3, #11
 8001460:	2207      	movs	r2, #7
 8001462:	4013      	ands	r3, r2
 8001464:	4a68      	ldr	r2, [pc, #416]	; (8001608 <HAL_RCC_OscConfig+0x340>)
 8001466:	40da      	lsrs	r2, r3
 8001468:	4b68      	ldr	r3, [pc, #416]	; (800160c <HAL_RCC_OscConfig+0x344>)
 800146a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800146c:	4b68      	ldr	r3, [pc, #416]	; (8001610 <HAL_RCC_OscConfig+0x348>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	0018      	movs	r0, r3
 8001472:	f7ff fa8b 	bl	800098c <HAL_InitTick>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d051      	beq.n	800151e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e221      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d030      	beq.n	80014e8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001486:	4b5b      	ldr	r3, [pc, #364]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a5e      	ldr	r2, [pc, #376]	; (8001604 <HAL_RCC_OscConfig+0x33c>)
 800148c:	4013      	ands	r3, r2
 800148e:	0019      	movs	r1, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	691a      	ldr	r2, [r3, #16]
 8001494:	4b57      	ldr	r3, [pc, #348]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001496:	430a      	orrs	r2, r1
 8001498:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800149a:	4b56      	ldr	r3, [pc, #344]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b55      	ldr	r3, [pc, #340]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014a0:	2180      	movs	r1, #128	; 0x80
 80014a2:	0049      	lsls	r1, r1, #1
 80014a4:	430a      	orrs	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a8:	f7ff facc 	bl	8000a44 <HAL_GetTick>
 80014ac:	0003      	movs	r3, r0
 80014ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b2:	f7ff fac7 	bl	8000a44 <HAL_GetTick>
 80014b6:	0002      	movs	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e1fe      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c4:	4b4b      	ldr	r3, [pc, #300]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	2380      	movs	r3, #128	; 0x80
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	4013      	ands	r3, r2
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d0:	4b48      	ldr	r3, [pc, #288]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4a4a      	ldr	r2, [pc, #296]	; (8001600 <HAL_RCC_OscConfig+0x338>)
 80014d6:	4013      	ands	r3, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	021a      	lsls	r2, r3, #8
 80014e0:	4b44      	ldr	r3, [pc, #272]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014e2:	430a      	orrs	r2, r1
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	e01b      	b.n	8001520 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80014e8:	4b42      	ldr	r3, [pc, #264]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4b41      	ldr	r3, [pc, #260]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80014ee:	4949      	ldr	r1, [pc, #292]	; (8001614 <HAL_RCC_OscConfig+0x34c>)
 80014f0:	400a      	ands	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f4:	f7ff faa6 	bl	8000a44 <HAL_GetTick>
 80014f8:	0003      	movs	r3, r0
 80014fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fe:	f7ff faa1 	bl	8000a44 <HAL_GetTick>
 8001502:	0002      	movs	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e1d8      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001510:	4b38      	ldr	r3, [pc, #224]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	4013      	ands	r3, r2
 800151a:	d1f0      	bne.n	80014fe <HAL_RCC_OscConfig+0x236>
 800151c:	e000      	b.n	8001520 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800151e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2208      	movs	r2, #8
 8001526:	4013      	ands	r3, r2
 8001528:	d047      	beq.n	80015ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800152a:	4b32      	ldr	r3, [pc, #200]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2238      	movs	r2, #56	; 0x38
 8001530:	4013      	ands	r3, r2
 8001532:	2b18      	cmp	r3, #24
 8001534:	d10a      	bne.n	800154c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001536:	4b2f      	ldr	r3, [pc, #188]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800153a:	2202      	movs	r2, #2
 800153c:	4013      	ands	r3, r2
 800153e:	d03c      	beq.n	80015ba <HAL_RCC_OscConfig+0x2f2>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d138      	bne.n	80015ba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e1ba      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d019      	beq.n	8001588 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001554:	4b27      	ldr	r3, [pc, #156]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 8001556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001558:	4b26      	ldr	r3, [pc, #152]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800155a:	2101      	movs	r1, #1
 800155c:	430a      	orrs	r2, r1
 800155e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001560:	f7ff fa70 	bl	8000a44 <HAL_GetTick>
 8001564:	0003      	movs	r3, r0
 8001566:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800156a:	f7ff fa6b 	bl	8000a44 <HAL_GetTick>
 800156e:	0002      	movs	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e1a2      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800157e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001580:	2202      	movs	r2, #2
 8001582:	4013      	ands	r3, r2
 8001584:	d0f1      	beq.n	800156a <HAL_RCC_OscConfig+0x2a2>
 8001586:	e018      	b.n	80015ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800158a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800158c:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 800158e:	2101      	movs	r1, #1
 8001590:	438a      	bics	r2, r1
 8001592:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fa56 	bl	8000a44 <HAL_GetTick>
 8001598:	0003      	movs	r3, r0
 800159a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159e:	f7ff fa51 	bl	8000a44 <HAL_GetTick>
 80015a2:	0002      	movs	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e188      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015b0:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80015b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015b4:	2202      	movs	r2, #2
 80015b6:	4013      	ands	r3, r2
 80015b8:	d1f1      	bne.n	800159e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2204      	movs	r2, #4
 80015c0:	4013      	ands	r3, r2
 80015c2:	d100      	bne.n	80015c6 <HAL_RCC_OscConfig+0x2fe>
 80015c4:	e0c6      	b.n	8001754 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c6:	231f      	movs	r3, #31
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	2238      	movs	r2, #56	; 0x38
 80015d4:	4013      	ands	r3, r2
 80015d6:	2b20      	cmp	r3, #32
 80015d8:	d11e      	bne.n	8001618 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <HAL_RCC_OscConfig+0x32c>)
 80015dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015de:	2202      	movs	r2, #2
 80015e0:	4013      	ands	r3, r2
 80015e2:	d100      	bne.n	80015e6 <HAL_RCC_OscConfig+0x31e>
 80015e4:	e0b6      	b.n	8001754 <HAL_RCC_OscConfig+0x48c>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d000      	beq.n	80015f0 <HAL_RCC_OscConfig+0x328>
 80015ee:	e0b1      	b.n	8001754 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e166      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
 80015f4:	40021000 	.word	0x40021000
 80015f8:	fffeffff 	.word	0xfffeffff
 80015fc:	fffbffff 	.word	0xfffbffff
 8001600:	ffff80ff 	.word	0xffff80ff
 8001604:	ffffc7ff 	.word	0xffffc7ff
 8001608:	00f42400 	.word	0x00f42400
 800160c:	20000000 	.word	0x20000000
 8001610:	20000004 	.word	0x20000004
 8001614:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001618:	4bac      	ldr	r3, [pc, #688]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800161a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	055b      	lsls	r3, r3, #21
 8001620:	4013      	ands	r3, r2
 8001622:	d101      	bne.n	8001628 <HAL_RCC_OscConfig+0x360>
 8001624:	2301      	movs	r3, #1
 8001626:	e000      	b.n	800162a <HAL_RCC_OscConfig+0x362>
 8001628:	2300      	movs	r3, #0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d011      	beq.n	8001652 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4ba7      	ldr	r3, [pc, #668]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001630:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001632:	4ba6      	ldr	r3, [pc, #664]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001634:	2180      	movs	r1, #128	; 0x80
 8001636:	0549      	lsls	r1, r1, #21
 8001638:	430a      	orrs	r2, r1
 800163a:	63da      	str	r2, [r3, #60]	; 0x3c
 800163c:	4ba3      	ldr	r3, [pc, #652]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800163e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	055b      	lsls	r3, r3, #21
 8001644:	4013      	ands	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800164a:	231f      	movs	r3, #31
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	2201      	movs	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001652:	4b9f      	ldr	r3, [pc, #636]	; (80018d0 <HAL_RCC_OscConfig+0x608>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4013      	ands	r3, r2
 800165c:	d11a      	bne.n	8001694 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800165e:	4b9c      	ldr	r3, [pc, #624]	; (80018d0 <HAL_RCC_OscConfig+0x608>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4b9b      	ldr	r3, [pc, #620]	; (80018d0 <HAL_RCC_OscConfig+0x608>)
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	0049      	lsls	r1, r1, #1
 8001668:	430a      	orrs	r2, r1
 800166a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800166c:	f7ff f9ea 	bl	8000a44 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001676:	f7ff f9e5 	bl	8000a44 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e11c      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001688:	4b91      	ldr	r3, [pc, #580]	; (80018d0 <HAL_RCC_OscConfig+0x608>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	2380      	movs	r3, #128	; 0x80
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4013      	ands	r3, r2
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d106      	bne.n	80016aa <HAL_RCC_OscConfig+0x3e2>
 800169c:	4b8b      	ldr	r3, [pc, #556]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800169e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80016a0:	4b8a      	ldr	r3, [pc, #552]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016a2:	2101      	movs	r1, #1
 80016a4:	430a      	orrs	r2, r1
 80016a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80016a8:	e01c      	b.n	80016e4 <HAL_RCC_OscConfig+0x41c>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	d10c      	bne.n	80016cc <HAL_RCC_OscConfig+0x404>
 80016b2:	4b86      	ldr	r3, [pc, #536]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80016b6:	4b85      	ldr	r3, [pc, #532]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016b8:	2104      	movs	r1, #4
 80016ba:	430a      	orrs	r2, r1
 80016bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80016be:	4b83      	ldr	r3, [pc, #524]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80016c2:	4b82      	ldr	r3, [pc, #520]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016c4:	2101      	movs	r1, #1
 80016c6:	430a      	orrs	r2, r1
 80016c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80016ca:	e00b      	b.n	80016e4 <HAL_RCC_OscConfig+0x41c>
 80016cc:	4b7f      	ldr	r3, [pc, #508]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80016d0:	4b7e      	ldr	r3, [pc, #504]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016d2:	2101      	movs	r1, #1
 80016d4:	438a      	bics	r2, r1
 80016d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80016d8:	4b7c      	ldr	r3, [pc, #496]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80016dc:	4b7b      	ldr	r3, [pc, #492]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80016de:	2104      	movs	r1, #4
 80016e0:	438a      	bics	r2, r1
 80016e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d014      	beq.n	8001716 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ec:	f7ff f9aa 	bl	8000a44 <HAL_GetTick>
 80016f0:	0003      	movs	r3, r0
 80016f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016f4:	e009      	b.n	800170a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f6:	f7ff f9a5 	bl	8000a44 <HAL_GetTick>
 80016fa:	0002      	movs	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	4a74      	ldr	r2, [pc, #464]	; (80018d4 <HAL_RCC_OscConfig+0x60c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e0db      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800170a:	4b70      	ldr	r3, [pc, #448]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800170c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800170e:	2202      	movs	r2, #2
 8001710:	4013      	ands	r3, r2
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x42e>
 8001714:	e013      	b.n	800173e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001716:	f7ff f995 	bl	8000a44 <HAL_GetTick>
 800171a:	0003      	movs	r3, r0
 800171c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800171e:	e009      	b.n	8001734 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001720:	f7ff f990 	bl	8000a44 <HAL_GetTick>
 8001724:	0002      	movs	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	4a6a      	ldr	r2, [pc, #424]	; (80018d4 <HAL_RCC_OscConfig+0x60c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e0c6      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001734:	4b65      	ldr	r3, [pc, #404]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001738:	2202      	movs	r2, #2
 800173a:	4013      	ands	r3, r2
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800173e:	231f      	movs	r3, #31
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d105      	bne.n	8001754 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001748:	4b60      	ldr	r3, [pc, #384]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800174a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800174c:	4b5f      	ldr	r3, [pc, #380]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800174e:	4962      	ldr	r1, [pc, #392]	; (80018d8 <HAL_RCC_OscConfig+0x610>)
 8001750:	400a      	ands	r2, r1
 8001752:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	69db      	ldr	r3, [r3, #28]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d100      	bne.n	800175e <HAL_RCC_OscConfig+0x496>
 800175c:	e0b0      	b.n	80018c0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800175e:	4b5b      	ldr	r3, [pc, #364]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2238      	movs	r2, #56	; 0x38
 8001764:	4013      	ands	r3, r2
 8001766:	2b10      	cmp	r3, #16
 8001768:	d100      	bne.n	800176c <HAL_RCC_OscConfig+0x4a4>
 800176a:	e078      	b.n	800185e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d153      	bne.n	800181c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001774:	4b55      	ldr	r3, [pc, #340]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b54      	ldr	r3, [pc, #336]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800177a:	4958      	ldr	r1, [pc, #352]	; (80018dc <HAL_RCC_OscConfig+0x614>)
 800177c:	400a      	ands	r2, r1
 800177e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001780:	f7ff f960 	bl	8000a44 <HAL_GetTick>
 8001784:	0003      	movs	r3, r0
 8001786:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800178a:	f7ff f95b 	bl	8000a44 <HAL_GetTick>
 800178e:	0002      	movs	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e092      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800179c:	4b4b      	ldr	r3, [pc, #300]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	049b      	lsls	r3, r3, #18
 80017a4:	4013      	ands	r3, r2
 80017a6:	d1f0      	bne.n	800178a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017a8:	4b48      	ldr	r3, [pc, #288]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4a4c      	ldr	r2, [pc, #304]	; (80018e0 <HAL_RCC_OscConfig+0x618>)
 80017ae:	4013      	ands	r3, r2
 80017b0:	0019      	movs	r1, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a1a      	ldr	r2, [r3, #32]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ba:	431a      	orrs	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	431a      	orrs	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	431a      	orrs	r2, r3
 80017d0:	4b3e      	ldr	r3, [pc, #248]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d6:	4b3d      	ldr	r3, [pc, #244]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	4b3c      	ldr	r3, [pc, #240]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017dc:	2180      	movs	r1, #128	; 0x80
 80017de:	0449      	lsls	r1, r1, #17
 80017e0:	430a      	orrs	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80017e4:	4b39      	ldr	r3, [pc, #228]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	4b38      	ldr	r3, [pc, #224]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 80017ea:	2180      	movs	r1, #128	; 0x80
 80017ec:	0549      	lsls	r1, r1, #21
 80017ee:	430a      	orrs	r2, r1
 80017f0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f2:	f7ff f927 	bl	8000a44 <HAL_GetTick>
 80017f6:	0003      	movs	r3, r0
 80017f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017fa:	e008      	b.n	800180e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017fc:	f7ff f922 	bl	8000a44 <HAL_GetTick>
 8001800:	0002      	movs	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b02      	cmp	r3, #2
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e059      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800180e:	4b2f      	ldr	r3, [pc, #188]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	049b      	lsls	r3, r3, #18
 8001816:	4013      	ands	r3, r2
 8001818:	d0f0      	beq.n	80017fc <HAL_RCC_OscConfig+0x534>
 800181a:	e051      	b.n	80018c0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181c:	4b2b      	ldr	r3, [pc, #172]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b2a      	ldr	r3, [pc, #168]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001822:	492e      	ldr	r1, [pc, #184]	; (80018dc <HAL_RCC_OscConfig+0x614>)
 8001824:	400a      	ands	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001828:	f7ff f90c 	bl	8000a44 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001832:	f7ff f907 	bl	8000a44 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e03e      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001844:	4b21      	ldr	r3, [pc, #132]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	2380      	movs	r3, #128	; 0x80
 800184a:	049b      	lsls	r3, r3, #18
 800184c:	4013      	ands	r3, r2
 800184e:	d1f0      	bne.n	8001832 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001850:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001852:	68da      	ldr	r2, [r3, #12]
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 8001856:	4923      	ldr	r1, [pc, #140]	; (80018e4 <HAL_RCC_OscConfig+0x61c>)
 8001858:	400a      	ands	r2, r1
 800185a:	60da      	str	r2, [r3, #12]
 800185c:	e030      	b.n	80018c0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d101      	bne.n	800186a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e02b      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800186a:	4b18      	ldr	r3, [pc, #96]	; (80018cc <HAL_RCC_OscConfig+0x604>)
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	2203      	movs	r2, #3
 8001874:	401a      	ands	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a1b      	ldr	r3, [r3, #32]
 800187a:	429a      	cmp	r2, r3
 800187c:	d11e      	bne.n	80018bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	2270      	movs	r2, #112	; 0x70
 8001882:	401a      	ands	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001888:	429a      	cmp	r2, r3
 800188a:	d117      	bne.n	80018bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	23fe      	movs	r3, #254	; 0xfe
 8001890:	01db      	lsls	r3, r3, #7
 8001892:	401a      	ands	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800189a:	429a      	cmp	r2, r3
 800189c:	d10e      	bne.n	80018bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	23f8      	movs	r3, #248	; 0xf8
 80018a2:	039b      	lsls	r3, r3, #14
 80018a4:	401a      	ands	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d106      	bne.n	80018bc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	0f5b      	lsrs	r3, r3, #29
 80018b2:	075a      	lsls	r2, r3, #29
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e000      	b.n	80018c2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b008      	add	sp, #32
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40007000 	.word	0x40007000
 80018d4:	00001388 	.word	0x00001388
 80018d8:	efffffff 	.word	0xefffffff
 80018dc:	feffffff 	.word	0xfeffffff
 80018e0:	1fc1808c 	.word	0x1fc1808c
 80018e4:	effefffc 	.word	0xeffefffc

080018e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d101      	bne.n	80018fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0e9      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018fc:	4b76      	ldr	r3, [pc, #472]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2207      	movs	r2, #7
 8001902:	4013      	ands	r3, r2
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d91e      	bls.n	8001948 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190a:	4b73      	ldr	r3, [pc, #460]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2207      	movs	r2, #7
 8001910:	4393      	bics	r3, r2
 8001912:	0019      	movs	r1, r3
 8001914:	4b70      	ldr	r3, [pc, #448]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800191c:	f7ff f892 	bl	8000a44 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001924:	e009      	b.n	800193a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001926:	f7ff f88d 	bl	8000a44 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	4a6a      	ldr	r2, [pc, #424]	; (8001adc <HAL_RCC_ClockConfig+0x1f4>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e0ca      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800193a:	4b67      	ldr	r3, [pc, #412]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2207      	movs	r2, #7
 8001940:	4013      	ands	r3, r2
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d1ee      	bne.n	8001926 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2202      	movs	r2, #2
 800194e:	4013      	ands	r3, r2
 8001950:	d015      	beq.n	800197e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2204      	movs	r2, #4
 8001958:	4013      	ands	r3, r2
 800195a:	d006      	beq.n	800196a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800195c:	4b60      	ldr	r3, [pc, #384]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	4b5f      	ldr	r3, [pc, #380]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001962:	21e0      	movs	r1, #224	; 0xe0
 8001964:	01c9      	lsls	r1, r1, #7
 8001966:	430a      	orrs	r2, r1
 8001968:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196a:	4b5d      	ldr	r3, [pc, #372]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	4a5d      	ldr	r2, [pc, #372]	; (8001ae4 <HAL_RCC_ClockConfig+0x1fc>)
 8001970:	4013      	ands	r3, r2
 8001972:	0019      	movs	r1, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	4b59      	ldr	r3, [pc, #356]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 800197a:	430a      	orrs	r2, r1
 800197c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2201      	movs	r2, #1
 8001984:	4013      	ands	r3, r2
 8001986:	d057      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d107      	bne.n	80019a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001990:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	2380      	movs	r3, #128	; 0x80
 8001996:	029b      	lsls	r3, r3, #10
 8001998:	4013      	ands	r3, r2
 800199a:	d12b      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e097      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d107      	bne.n	80019b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a8:	4b4d      	ldr	r3, [pc, #308]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	049b      	lsls	r3, r3, #18
 80019b0:	4013      	ands	r3, r2
 80019b2:	d11f      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e08b      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d107      	bne.n	80019d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019c0:	4b47      	ldr	r3, [pc, #284]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2380      	movs	r3, #128	; 0x80
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	4013      	ands	r3, r2
 80019ca:	d113      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e07f      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d106      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019d8:	4b41      	ldr	r3, [pc, #260]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 80019da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d108      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e074      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019e6:	4b3e      	ldr	r3, [pc, #248]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 80019e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ea:	2202      	movs	r2, #2
 80019ec:	4013      	ands	r3, r2
 80019ee:	d101      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e06d      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019f4:	4b3a      	ldr	r3, [pc, #232]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	2207      	movs	r2, #7
 80019fa:	4393      	bics	r3, r2
 80019fc:	0019      	movs	r1, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	4b37      	ldr	r3, [pc, #220]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001a04:	430a      	orrs	r2, r1
 8001a06:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a08:	f7ff f81c 	bl	8000a44 <HAL_GetTick>
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a10:	e009      	b.n	8001a26 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a12:	f7ff f817 	bl	8000a44 <HAL_GetTick>
 8001a16:	0002      	movs	r2, r0
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	4a2f      	ldr	r2, [pc, #188]	; (8001adc <HAL_RCC_ClockConfig+0x1f4>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e054      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a26:	4b2e      	ldr	r3, [pc, #184]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	2238      	movs	r2, #56	; 0x38
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d1ec      	bne.n	8001a12 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a38:	4b27      	ldr	r3, [pc, #156]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2207      	movs	r2, #7
 8001a3e:	4013      	ands	r3, r2
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d21e      	bcs.n	8001a84 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a46:	4b24      	ldr	r3, [pc, #144]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2207      	movs	r2, #7
 8001a4c:	4393      	bics	r3, r2
 8001a4e:	0019      	movs	r1, r3
 8001a50:	4b21      	ldr	r3, [pc, #132]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a58:	f7fe fff4 	bl	8000a44 <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a60:	e009      	b.n	8001a76 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a62:	f7fe ffef 	bl	8000a44 <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	4a1b      	ldr	r2, [pc, #108]	; (8001adc <HAL_RCC_ClockConfig+0x1f4>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e02c      	b.n	8001ad0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a76:	4b18      	ldr	r3, [pc, #96]	; (8001ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2207      	movs	r2, #7
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d1ee      	bne.n	8001a62 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2204      	movs	r2, #4
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d009      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8e:	4b14      	ldr	r3, [pc, #80]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	4a15      	ldr	r2, [pc, #84]	; (8001ae8 <HAL_RCC_ClockConfig+0x200>)
 8001a94:	4013      	ands	r3, r2
 8001a96:	0019      	movs	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	4b10      	ldr	r3, [pc, #64]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001aa2:	f000 f829 	bl	8001af8 <HAL_RCC_GetSysClockFreq>
 8001aa6:	0001      	movs	r1, r0
 8001aa8:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	220f      	movs	r2, #15
 8001ab0:	401a      	ands	r2, r3
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_RCC_ClockConfig+0x204>)
 8001ab4:	0092      	lsls	r2, r2, #2
 8001ab6:	58d3      	ldr	r3, [r2, r3]
 8001ab8:	221f      	movs	r2, #31
 8001aba:	4013      	ands	r3, r2
 8001abc:	000a      	movs	r2, r1
 8001abe:	40da      	lsrs	r2, r3
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <HAL_RCC_ClockConfig+0x208>)
 8001ac2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_RCC_ClockConfig+0x20c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7fe ff5f 	bl	800098c <HAL_InitTick>
 8001ace:	0003      	movs	r3, r0
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b004      	add	sp, #16
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40022000 	.word	0x40022000
 8001adc:	00001388 	.word	0x00001388
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	fffff0ff 	.word	0xfffff0ff
 8001ae8:	ffff8fff 	.word	0xffff8fff
 8001aec:	08002c28 	.word	0x08002c28
 8001af0:	20000000 	.word	0x20000000
 8001af4:	20000004 	.word	0x20000004

08001af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001afe:	4b3c      	ldr	r3, [pc, #240]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	2238      	movs	r2, #56	; 0x38
 8001b04:	4013      	ands	r3, r2
 8001b06:	d10f      	bne.n	8001b28 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001b08:	4b39      	ldr	r3, [pc, #228]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	0adb      	lsrs	r3, r3, #11
 8001b0e:	2207      	movs	r2, #7
 8001b10:	4013      	ands	r3, r2
 8001b12:	2201      	movs	r2, #1
 8001b14:	409a      	lsls	r2, r3
 8001b16:	0013      	movs	r3, r2
 8001b18:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001b1a:	6839      	ldr	r1, [r7, #0]
 8001b1c:	4835      	ldr	r0, [pc, #212]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b1e:	f7fe fb01 	bl	8000124 <__udivsi3>
 8001b22:	0003      	movs	r3, r0
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	e05d      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b28:	4b31      	ldr	r3, [pc, #196]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	2238      	movs	r2, #56	; 0x38
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d102      	bne.n	8001b3a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b34:	4b30      	ldr	r3, [pc, #192]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	e054      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b3a:	4b2d      	ldr	r3, [pc, #180]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2238      	movs	r2, #56	; 0x38
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b10      	cmp	r3, #16
 8001b44:	d138      	bne.n	8001bb8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001b46:	4b2a      	ldr	r3, [pc, #168]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b50:	4b27      	ldr	r3, [pc, #156]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	091b      	lsrs	r3, r3, #4
 8001b56:	2207      	movs	r2, #7
 8001b58:	4013      	ands	r3, r2
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d10d      	bne.n	8001b80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	4824      	ldr	r0, [pc, #144]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001b68:	f7fe fadc 	bl	8000124 <__udivsi3>
 8001b6c:	0003      	movs	r3, r0
 8001b6e:	0019      	movs	r1, r3
 8001b70:	4b1f      	ldr	r3, [pc, #124]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	0a1b      	lsrs	r3, r3, #8
 8001b76:	227f      	movs	r2, #127	; 0x7f
 8001b78:	4013      	ands	r3, r2
 8001b7a:	434b      	muls	r3, r1
 8001b7c:	617b      	str	r3, [r7, #20]
        break;
 8001b7e:	e00d      	b.n	8001b9c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	481c      	ldr	r0, [pc, #112]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b84:	f7fe face 	bl	8000124 <__udivsi3>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	0019      	movs	r1, r3
 8001b8c:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	0a1b      	lsrs	r3, r3, #8
 8001b92:	227f      	movs	r2, #127	; 0x7f
 8001b94:	4013      	ands	r3, r2
 8001b96:	434b      	muls	r3, r1
 8001b98:	617b      	str	r3, [r7, #20]
        break;
 8001b9a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001b9c:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0f5b      	lsrs	r3, r3, #29
 8001ba2:	2207      	movs	r2, #7
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	6978      	ldr	r0, [r7, #20]
 8001bae:	f7fe fab9 	bl	8000124 <__udivsi3>
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	e015      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001bb8:	4b0d      	ldr	r3, [pc, #52]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2238      	movs	r2, #56	; 0x38
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b20      	cmp	r3, #32
 8001bc2:	d103      	bne.n	8001bcc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001bc4:	2380      	movs	r3, #128	; 0x80
 8001bc6:	021b      	lsls	r3, r3, #8
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001bcc:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	2238      	movs	r2, #56	; 0x38
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	2b18      	cmp	r3, #24
 8001bd6:	d103      	bne.n	8001be0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001bd8:	23fa      	movs	r3, #250	; 0xfa
 8001bda:	01db      	lsls	r3, r3, #7
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	e001      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001be4:	693b      	ldr	r3, [r7, #16]
}
 8001be6:	0018      	movs	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b006      	add	sp, #24
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	00f42400 	.word	0x00f42400
 8001bf8:	007a1200 	.word	0x007a1200

08001bfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c00:	4b02      	ldr	r3, [pc, #8]	; (8001c0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c02:	681b      	ldr	r3, [r3, #0]
}
 8001c04:	0018      	movs	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	46c0      	nop			; (mov r8, r8)
 8001c0c:	20000000 	.word	0x20000000

08001c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c10:	b5b0      	push	{r4, r5, r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001c14:	f7ff fff2 	bl	8001bfc <HAL_RCC_GetHCLKFreq>
 8001c18:	0004      	movs	r4, r0
 8001c1a:	f7ff fb49 	bl	80012b0 <LL_RCC_GetAPB1Prescaler>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	0b1a      	lsrs	r2, r3, #12
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c24:	0092      	lsls	r2, r2, #2
 8001c26:	58d3      	ldr	r3, [r2, r3]
 8001c28:	221f      	movs	r2, #31
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	40dc      	lsrs	r4, r3
 8001c2e:	0023      	movs	r3, r4
}
 8001c30:	0018      	movs	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bdb0      	pop	{r4, r5, r7, pc}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	08002c68 	.word	0x08002c68

08001c3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001c44:	2313      	movs	r3, #19
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c4c:	2312      	movs	r3, #18
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	; 0x80
 8001c5a:	029b      	lsls	r3, r3, #10
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d100      	bne.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001c60:	e0a3      	b.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c62:	2011      	movs	r0, #17
 8001c64:	183b      	adds	r3, r7, r0
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c6a:	4b86      	ldr	r3, [pc, #536]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	055b      	lsls	r3, r3, #21
 8001c72:	4013      	ands	r3, r2
 8001c74:	d110      	bne.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c76:	4b83      	ldr	r3, [pc, #524]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c7a:	4b82      	ldr	r3, [pc, #520]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c7c:	2180      	movs	r1, #128	; 0x80
 8001c7e:	0549      	lsls	r1, r1, #21
 8001c80:	430a      	orrs	r2, r1
 8001c82:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c84:	4b7f      	ldr	r3, [pc, #508]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	055b      	lsls	r3, r3, #21
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c92:	183b      	adds	r3, r7, r0
 8001c94:	2201      	movs	r2, #1
 8001c96:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c98:	4b7b      	ldr	r3, [pc, #492]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b7a      	ldr	r3, [pc, #488]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	0049      	lsls	r1, r1, #1
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ca6:	f7fe fecd 	bl	8000a44 <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cae:	e00b      	b.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb0:	f7fe fec8 	bl	8000a44 <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d904      	bls.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001cbe:	2313      	movs	r3, #19
 8001cc0:	18fb      	adds	r3, r7, r3
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	701a      	strb	r2, [r3, #0]
        break;
 8001cc6:	e005      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cc8:	4b6f      	ldr	r3, [pc, #444]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d0ed      	beq.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001cd4:	2313      	movs	r3, #19
 8001cd6:	18fb      	adds	r3, r7, r3
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d154      	bne.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cde:	4b69      	ldr	r3, [pc, #420]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ce0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ce2:	23c0      	movs	r3, #192	; 0xc0
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d019      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d014      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cfa:	4b62      	ldr	r3, [pc, #392]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfe:	4a63      	ldr	r2, [pc, #396]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d04:	4b5f      	ldr	r3, [pc, #380]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d08:	4b5e      	ldr	r3, [pc, #376]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d0a:	2180      	movs	r1, #128	; 0x80
 8001d0c:	0249      	lsls	r1, r1, #9
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001d12:	4b5c      	ldr	r3, [pc, #368]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d16:	4b5b      	ldr	r3, [pc, #364]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d18:	495d      	ldr	r1, [pc, #372]	; (8001e90 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001d1a:	400a      	ands	r2, r1
 8001d1c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d1e:	4b59      	ldr	r3, [pc, #356]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2201      	movs	r2, #1
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d016      	beq.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7fe fe8a 	bl	8000a44 <HAL_GetTick>
 8001d30:	0003      	movs	r3, r0
 8001d32:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d34:	e00c      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d36:	f7fe fe85 	bl	8000a44 <HAL_GetTick>
 8001d3a:	0002      	movs	r2, r0
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	4a54      	ldr	r2, [pc, #336]	; (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d904      	bls.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001d46:	2313      	movs	r3, #19
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	2203      	movs	r2, #3
 8001d4c:	701a      	strb	r2, [r3, #0]
            break;
 8001d4e:	e004      	b.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d50:	4b4c      	ldr	r3, [pc, #304]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0ed      	beq.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001d5a:	2313      	movs	r3, #19
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10a      	bne.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d64:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d68:	4a48      	ldr	r2, [pc, #288]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d74:	430a      	orrs	r2, r1
 8001d76:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d78:	e00c      	b.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d7a:	2312      	movs	r3, #18
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	2213      	movs	r2, #19
 8001d80:	18ba      	adds	r2, r7, r2
 8001d82:	7812      	ldrb	r2, [r2, #0]
 8001d84:	701a      	strb	r2, [r3, #0]
 8001d86:	e005      	b.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d88:	2312      	movs	r3, #18
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	2213      	movs	r2, #19
 8001d8e:	18ba      	adds	r2, r7, r2
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d94:	2311      	movs	r3, #17
 8001d96:	18fb      	adds	r3, r7, r3
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d105      	bne.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d9e:	4b39      	ldr	r3, [pc, #228]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001da0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001da2:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001da4:	493c      	ldr	r1, [pc, #240]	; (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2201      	movs	r2, #1
 8001db0:	4013      	ands	r3, r2
 8001db2:	d009      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001db4:	4b33      	ldr	r3, [pc, #204]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db8:	2203      	movs	r2, #3
 8001dba:	4393      	bics	r3, r2
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d009      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001dd2:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	4393      	bics	r3, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001de2:	430a      	orrs	r2, r1
 8001de4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2220      	movs	r2, #32
 8001dec:	4013      	ands	r3, r2
 8001dee:	d009      	beq.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001df0:	4b24      	ldr	r3, [pc, #144]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df4:	4a29      	ldr	r2, [pc, #164]	; (8001e9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	0019      	movs	r1, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68da      	ldr	r2, [r3, #12]
 8001dfe:	4b21      	ldr	r3, [pc, #132]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e00:	430a      	orrs	r2, r1
 8001e02:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	01db      	lsls	r3, r3, #7
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d015      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e10:	4b1c      	ldr	r3, [pc, #112]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	0899      	lsrs	r1, r3, #2
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	695a      	ldr	r2, [r3, #20]
 8001e1c:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	695a      	ldr	r2, [r3, #20]
 8001e26:	2380      	movs	r3, #128	; 0x80
 8001e28:	05db      	lsls	r3, r3, #23
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d106      	bne.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	0249      	lsls	r1, r1, #9
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2380      	movs	r3, #128	; 0x80
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	4013      	ands	r3, r2
 8001e46:	d016      	beq.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4c:	4a14      	ldr	r2, [pc, #80]	; (8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691a      	ldr	r2, [r3, #16]
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691a      	ldr	r2, [r3, #16]
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	01db      	lsls	r3, r3, #7
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d106      	bne.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e68:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e6e:	2180      	movs	r1, #128	; 0x80
 8001e70:	0249      	lsls	r1, r1, #9
 8001e72:	430a      	orrs	r2, r1
 8001e74:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e76:	2312      	movs	r3, #18
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	781b      	ldrb	r3, [r3, #0]
}
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	b006      	add	sp, #24
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	fffffcff 	.word	0xfffffcff
 8001e90:	fffeffff 	.word	0xfffeffff
 8001e94:	00001388 	.word	0x00001388
 8001e98:	efffffff 	.word	0xefffffff
 8001e9c:	ffffcfff 	.word	0xffffcfff
 8001ea0:	ffff3fff 	.word	0xffff3fff

08001ea4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e046      	b.n	8001f44 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2288      	movs	r2, #136	; 0x88
 8001eba:	589b      	ldr	r3, [r3, r2]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d107      	bne.n	8001ed0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2284      	movs	r2, #132	; 0x84
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f7fe fc5a 	bl	8000784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2288      	movs	r2, #136	; 0x88
 8001ed4:	2124      	movs	r1, #36	; 0x24
 8001ed6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	438a      	bics	r2, r1
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 f9ae 	bl	800224c <UART_SetConfig>
 8001ef0:	0003      	movs	r3, r0
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d101      	bne.n	8001efa <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e024      	b.n	8001f44 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	0018      	movs	r0, r3
 8001f06:	f000 fb45 	bl	8002594 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	490d      	ldr	r1, [pc, #52]	; (8001f4c <HAL_UART_Init+0xa8>)
 8001f16:	400a      	ands	r2, r1
 8001f18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	212a      	movs	r1, #42	; 0x2a
 8001f26:	438a      	bics	r2, r1
 8001f28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2101      	movs	r1, #1
 8001f36:	430a      	orrs	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f000 fbdd 	bl	80026fc <UART_CheckIdleState>
 8001f42:	0003      	movs	r3, r0
}
 8001f44:	0018      	movs	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b002      	add	sp, #8
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	ffffb7ff 	.word	0xffffb7ff

08001f50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	1dbb      	adds	r3, r7, #6
 8001f5e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2288      	movs	r2, #136	; 0x88
 8001f64:	589b      	ldr	r3, [r3, r2]
 8001f66:	2b20      	cmp	r3, #32
 8001f68:	d000      	beq.n	8001f6c <HAL_UART_Transmit+0x1c>
 8001f6a:	e088      	b.n	800207e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_UART_Transmit+0x2a>
 8001f72:	1dbb      	adds	r3, r7, #6
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e080      	b.n	8002080 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	2380      	movs	r3, #128	; 0x80
 8001f84:	015b      	lsls	r3, r3, #5
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d109      	bne.n	8001f9e <HAL_UART_Transmit+0x4e>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d105      	bne.n	8001f9e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2201      	movs	r2, #1
 8001f96:	4013      	ands	r3, r2
 8001f98:	d001      	beq.n	8001f9e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e070      	b.n	8002080 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2290      	movs	r2, #144	; 0x90
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2288      	movs	r2, #136	; 0x88
 8001faa:	2121      	movs	r1, #33	; 0x21
 8001fac:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fae:	f7fe fd49 	bl	8000a44 <HAL_GetTick>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1dba      	adds	r2, r7, #6
 8001fba:	2154      	movs	r1, #84	; 0x54
 8001fbc:	8812      	ldrh	r2, [r2, #0]
 8001fbe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1dba      	adds	r2, r7, #6
 8001fc4:	2156      	movs	r1, #86	; 0x56
 8001fc6:	8812      	ldrh	r2, [r2, #0]
 8001fc8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	015b      	lsls	r3, r3, #5
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d108      	bne.n	8001fe8 <HAL_UART_Transmit+0x98>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d104      	bne.n	8001fe8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	e003      	b.n	8001ff0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ff0:	e02c      	b.n	800204c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	0013      	movs	r3, r2
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2180      	movs	r1, #128	; 0x80
 8002000:	f000 fbca 	bl	8002798 <UART_WaitOnFlagUntilTimeout>
 8002004:	1e03      	subs	r3, r0, #0
 8002006:	d001      	beq.n	800200c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e039      	b.n	8002080 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10b      	bne.n	800202a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	001a      	movs	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	05d2      	lsls	r2, r2, #23
 800201e:	0dd2      	lsrs	r2, r2, #23
 8002020:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	3302      	adds	r3, #2
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	e007      	b.n	800203a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	3301      	adds	r3, #1
 8002038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2256      	movs	r2, #86	; 0x56
 800203e:	5a9b      	ldrh	r3, [r3, r2]
 8002040:	b29b      	uxth	r3, r3
 8002042:	3b01      	subs	r3, #1
 8002044:	b299      	uxth	r1, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2256      	movs	r2, #86	; 0x56
 800204a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2256      	movs	r2, #86	; 0x56
 8002050:	5a9b      	ldrh	r3, [r3, r2]
 8002052:	b29b      	uxth	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1cc      	bne.n	8001ff2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	0013      	movs	r3, r2
 8002062:	2200      	movs	r2, #0
 8002064:	2140      	movs	r1, #64	; 0x40
 8002066:	f000 fb97 	bl	8002798 <UART_WaitOnFlagUntilTimeout>
 800206a:	1e03      	subs	r3, r0, #0
 800206c:	d001      	beq.n	8002072 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e006      	b.n	8002080 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2288      	movs	r2, #136	; 0x88
 8002076:	2120      	movs	r1, #32
 8002078:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800207a:	2300      	movs	r3, #0
 800207c:	e000      	b.n	8002080 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800207e:	2302      	movs	r3, #2
  }
}
 8002080:	0018      	movs	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	b008      	add	sp, #32
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	; 0x28
 800208c:	af02      	add	r7, sp, #8
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	1dbb      	adds	r3, r7, #6
 8002096:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	228c      	movs	r2, #140	; 0x8c
 800209c:	589b      	ldr	r3, [r3, r2]
 800209e:	2b20      	cmp	r3, #32
 80020a0:	d000      	beq.n	80020a4 <HAL_UART_Receive+0x1c>
 80020a2:	e0cc      	b.n	800223e <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_UART_Receive+0x2a>
 80020aa:	1dbb      	adds	r3, r7, #6
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e0c4      	b.n	8002240 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	2380      	movs	r3, #128	; 0x80
 80020bc:	015b      	lsls	r3, r3, #5
 80020be:	429a      	cmp	r2, r3
 80020c0:	d109      	bne.n	80020d6 <HAL_UART_Receive+0x4e>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d105      	bne.n	80020d6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2201      	movs	r2, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	d001      	beq.n	80020d6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e0b4      	b.n	8002240 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2290      	movs	r2, #144	; 0x90
 80020da:	2100      	movs	r1, #0
 80020dc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	228c      	movs	r2, #140	; 0x8c
 80020e2:	2122      	movs	r1, #34	; 0x22
 80020e4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020ec:	f7fe fcaa 	bl	8000a44 <HAL_GetTick>
 80020f0:	0003      	movs	r3, r0
 80020f2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1dba      	adds	r2, r7, #6
 80020f8:	215c      	movs	r1, #92	; 0x5c
 80020fa:	8812      	ldrh	r2, [r2, #0]
 80020fc:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	1dba      	adds	r2, r7, #6
 8002102:	215e      	movs	r1, #94	; 0x5e
 8002104:	8812      	ldrh	r2, [r2, #0]
 8002106:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	015b      	lsls	r3, r3, #5
 8002110:	429a      	cmp	r2, r3
 8002112:	d10d      	bne.n	8002130 <HAL_UART_Receive+0xa8>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d104      	bne.n	8002126 <HAL_UART_Receive+0x9e>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2260      	movs	r2, #96	; 0x60
 8002120:	4949      	ldr	r1, [pc, #292]	; (8002248 <HAL_UART_Receive+0x1c0>)
 8002122:	5299      	strh	r1, [r3, r2]
 8002124:	e02e      	b.n	8002184 <HAL_UART_Receive+0xfc>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2260      	movs	r2, #96	; 0x60
 800212a:	21ff      	movs	r1, #255	; 0xff
 800212c:	5299      	strh	r1, [r3, r2]
 800212e:	e029      	b.n	8002184 <HAL_UART_Receive+0xfc>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10d      	bne.n	8002154 <HAL_UART_Receive+0xcc>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d104      	bne.n	800214a <HAL_UART_Receive+0xc2>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2260      	movs	r2, #96	; 0x60
 8002144:	21ff      	movs	r1, #255	; 0xff
 8002146:	5299      	strh	r1, [r3, r2]
 8002148:	e01c      	b.n	8002184 <HAL_UART_Receive+0xfc>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2260      	movs	r2, #96	; 0x60
 800214e:	217f      	movs	r1, #127	; 0x7f
 8002150:	5299      	strh	r1, [r3, r2]
 8002152:	e017      	b.n	8002184 <HAL_UART_Receive+0xfc>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	055b      	lsls	r3, r3, #21
 800215c:	429a      	cmp	r2, r3
 800215e:	d10d      	bne.n	800217c <HAL_UART_Receive+0xf4>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d104      	bne.n	8002172 <HAL_UART_Receive+0xea>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2260      	movs	r2, #96	; 0x60
 800216c:	217f      	movs	r1, #127	; 0x7f
 800216e:	5299      	strh	r1, [r3, r2]
 8002170:	e008      	b.n	8002184 <HAL_UART_Receive+0xfc>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2260      	movs	r2, #96	; 0x60
 8002176:	213f      	movs	r1, #63	; 0x3f
 8002178:	5299      	strh	r1, [r3, r2]
 800217a:	e003      	b.n	8002184 <HAL_UART_Receive+0xfc>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2260      	movs	r2, #96	; 0x60
 8002180:	2100      	movs	r1, #0
 8002182:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002184:	2312      	movs	r3, #18
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	2160      	movs	r1, #96	; 0x60
 800218c:	5a52      	ldrh	r2, [r2, r1]
 800218e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	015b      	lsls	r3, r3, #5
 8002198:	429a      	cmp	r2, r3
 800219a:	d108      	bne.n	80021ae <HAL_UART_Receive+0x126>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d104      	bne.n	80021ae <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	e003      	b.n	80021b6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80021b6:	e036      	b.n	8002226 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	0013      	movs	r3, r2
 80021c2:	2200      	movs	r2, #0
 80021c4:	2120      	movs	r1, #32
 80021c6:	f000 fae7 	bl	8002798 <UART_WaitOnFlagUntilTimeout>
 80021ca:	1e03      	subs	r3, r0, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e036      	b.n	8002240 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10e      	bne.n	80021f6 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021de:	b29b      	uxth	r3, r3
 80021e0:	2212      	movs	r2, #18
 80021e2:	18ba      	adds	r2, r7, r2
 80021e4:	8812      	ldrh	r2, [r2, #0]
 80021e6:	4013      	ands	r3, r2
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	3302      	adds	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	e00e      	b.n	8002214 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2212      	movs	r2, #18
 8002200:	18ba      	adds	r2, r7, r2
 8002202:	8812      	ldrh	r2, [r2, #0]
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	4013      	ands	r3, r2
 8002208:	b2da      	uxtb	r2, r3
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3301      	adds	r3, #1
 8002212:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	225e      	movs	r2, #94	; 0x5e
 8002218:	5a9b      	ldrh	r3, [r3, r2]
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b299      	uxth	r1, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	225e      	movs	r2, #94	; 0x5e
 8002224:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	225e      	movs	r2, #94	; 0x5e
 800222a:	5a9b      	ldrh	r3, [r3, r2]
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1c2      	bne.n	80021b8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	228c      	movs	r2, #140	; 0x8c
 8002236:	2120      	movs	r1, #32
 8002238:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800223a:	2300      	movs	r3, #0
 800223c:	e000      	b.n	8002240 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800223e:	2302      	movs	r3, #2
  }
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b008      	add	sp, #32
 8002246:	bd80      	pop	{r7, pc}
 8002248:	000001ff 	.word	0x000001ff

0800224c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b088      	sub	sp, #32
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002254:	231a      	movs	r3, #26
 8002256:	18fb      	adds	r3, r7, r3
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	4313      	orrs	r3, r2
 8002272:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4abc      	ldr	r2, [pc, #752]	; (800256c <UART_SetConfig+0x320>)
 800227c:	4013      	ands	r3, r2
 800227e:	0019      	movs	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	4ab7      	ldr	r2, [pc, #732]	; (8002570 <UART_SetConfig+0x324>)
 8002292:	4013      	ands	r3, r2
 8002294:	0019      	movs	r1, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	69fa      	ldr	r2, [r7, #28]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4aae      	ldr	r2, [pc, #696]	; (8002574 <UART_SetConfig+0x328>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	0019      	movs	r1, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	69fa      	ldr	r2, [r7, #28]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	220f      	movs	r2, #15
 80022d0:	4393      	bics	r3, r2
 80022d2:	0019      	movs	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4aa4      	ldr	r2, [pc, #656]	; (8002578 <UART_SetConfig+0x32c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d127      	bne.n	800233a <UART_SetConfig+0xee>
 80022ea:	4ba4      	ldr	r3, [pc, #656]	; (800257c <UART_SetConfig+0x330>)
 80022ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ee:	2203      	movs	r2, #3
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d017      	beq.n	8002326 <UART_SetConfig+0xda>
 80022f6:	d81b      	bhi.n	8002330 <UART_SetConfig+0xe4>
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d00a      	beq.n	8002312 <UART_SetConfig+0xc6>
 80022fc:	d818      	bhi.n	8002330 <UART_SetConfig+0xe4>
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d002      	beq.n	8002308 <UART_SetConfig+0xbc>
 8002302:	2b01      	cmp	r3, #1
 8002304:	d00a      	beq.n	800231c <UART_SetConfig+0xd0>
 8002306:	e013      	b.n	8002330 <UART_SetConfig+0xe4>
 8002308:	231b      	movs	r3, #27
 800230a:	18fb      	adds	r3, r7, r3
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	e058      	b.n	80023c4 <UART_SetConfig+0x178>
 8002312:	231b      	movs	r3, #27
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	2202      	movs	r2, #2
 8002318:	701a      	strb	r2, [r3, #0]
 800231a:	e053      	b.n	80023c4 <UART_SetConfig+0x178>
 800231c:	231b      	movs	r3, #27
 800231e:	18fb      	adds	r3, r7, r3
 8002320:	2204      	movs	r2, #4
 8002322:	701a      	strb	r2, [r3, #0]
 8002324:	e04e      	b.n	80023c4 <UART_SetConfig+0x178>
 8002326:	231b      	movs	r3, #27
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	2208      	movs	r2, #8
 800232c:	701a      	strb	r2, [r3, #0]
 800232e:	e049      	b.n	80023c4 <UART_SetConfig+0x178>
 8002330:	231b      	movs	r3, #27
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	2210      	movs	r2, #16
 8002336:	701a      	strb	r2, [r3, #0]
 8002338:	e044      	b.n	80023c4 <UART_SetConfig+0x178>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a90      	ldr	r2, [pc, #576]	; (8002580 <UART_SetConfig+0x334>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d127      	bne.n	8002394 <UART_SetConfig+0x148>
 8002344:	4b8d      	ldr	r3, [pc, #564]	; (800257c <UART_SetConfig+0x330>)
 8002346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002348:	220c      	movs	r2, #12
 800234a:	4013      	ands	r3, r2
 800234c:	2b0c      	cmp	r3, #12
 800234e:	d017      	beq.n	8002380 <UART_SetConfig+0x134>
 8002350:	d81b      	bhi.n	800238a <UART_SetConfig+0x13e>
 8002352:	2b08      	cmp	r3, #8
 8002354:	d00a      	beq.n	800236c <UART_SetConfig+0x120>
 8002356:	d818      	bhi.n	800238a <UART_SetConfig+0x13e>
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <UART_SetConfig+0x116>
 800235c:	2b04      	cmp	r3, #4
 800235e:	d00a      	beq.n	8002376 <UART_SetConfig+0x12a>
 8002360:	e013      	b.n	800238a <UART_SetConfig+0x13e>
 8002362:	231b      	movs	r3, #27
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
 800236a:	e02b      	b.n	80023c4 <UART_SetConfig+0x178>
 800236c:	231b      	movs	r3, #27
 800236e:	18fb      	adds	r3, r7, r3
 8002370:	2202      	movs	r2, #2
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	e026      	b.n	80023c4 <UART_SetConfig+0x178>
 8002376:	231b      	movs	r3, #27
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	2204      	movs	r2, #4
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e021      	b.n	80023c4 <UART_SetConfig+0x178>
 8002380:	231b      	movs	r3, #27
 8002382:	18fb      	adds	r3, r7, r3
 8002384:	2208      	movs	r2, #8
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e01c      	b.n	80023c4 <UART_SetConfig+0x178>
 800238a:	231b      	movs	r3, #27
 800238c:	18fb      	adds	r3, r7, r3
 800238e:	2210      	movs	r2, #16
 8002390:	701a      	strb	r2, [r3, #0]
 8002392:	e017      	b.n	80023c4 <UART_SetConfig+0x178>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a7a      	ldr	r2, [pc, #488]	; (8002584 <UART_SetConfig+0x338>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d104      	bne.n	80023a8 <UART_SetConfig+0x15c>
 800239e:	231b      	movs	r3, #27
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
 80023a6:	e00d      	b.n	80023c4 <UART_SetConfig+0x178>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a76      	ldr	r2, [pc, #472]	; (8002588 <UART_SetConfig+0x33c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d104      	bne.n	80023bc <UART_SetConfig+0x170>
 80023b2:	231b      	movs	r3, #27
 80023b4:	18fb      	adds	r3, r7, r3
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
 80023ba:	e003      	b.n	80023c4 <UART_SetConfig+0x178>
 80023bc:	231b      	movs	r3, #27
 80023be:	18fb      	adds	r3, r7, r3
 80023c0:	2210      	movs	r2, #16
 80023c2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	2380      	movs	r3, #128	; 0x80
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d000      	beq.n	80023d2 <UART_SetConfig+0x186>
 80023d0:	e065      	b.n	800249e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80023d2:	231b      	movs	r3, #27
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b08      	cmp	r3, #8
 80023da:	d015      	beq.n	8002408 <UART_SetConfig+0x1bc>
 80023dc:	dc18      	bgt.n	8002410 <UART_SetConfig+0x1c4>
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d00d      	beq.n	80023fe <UART_SetConfig+0x1b2>
 80023e2:	dc15      	bgt.n	8002410 <UART_SetConfig+0x1c4>
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <UART_SetConfig+0x1a2>
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d005      	beq.n	80023f8 <UART_SetConfig+0x1ac>
 80023ec:	e010      	b.n	8002410 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023ee:	f7ff fc0f 	bl	8001c10 <HAL_RCC_GetPCLK1Freq>
 80023f2:	0003      	movs	r3, r0
 80023f4:	617b      	str	r3, [r7, #20]
        break;
 80023f6:	e012      	b.n	800241e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80023f8:	4b64      	ldr	r3, [pc, #400]	; (800258c <UART_SetConfig+0x340>)
 80023fa:	617b      	str	r3, [r7, #20]
        break;
 80023fc:	e00f      	b.n	800241e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023fe:	f7ff fb7b 	bl	8001af8 <HAL_RCC_GetSysClockFreq>
 8002402:	0003      	movs	r3, r0
 8002404:	617b      	str	r3, [r7, #20]
        break;
 8002406:	e00a      	b.n	800241e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	617b      	str	r3, [r7, #20]
        break;
 800240e:	e006      	b.n	800241e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002414:	231a      	movs	r3, #26
 8002416:	18fb      	adds	r3, r7, r3
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
        break;
 800241c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d100      	bne.n	8002426 <UART_SetConfig+0x1da>
 8002424:	e08d      	b.n	8002542 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800242a:	4b59      	ldr	r3, [pc, #356]	; (8002590 <UART_SetConfig+0x344>)
 800242c:	0052      	lsls	r2, r2, #1
 800242e:	5ad3      	ldrh	r3, [r2, r3]
 8002430:	0019      	movs	r1, r3
 8002432:	6978      	ldr	r0, [r7, #20]
 8002434:	f7fd fe76 	bl	8000124 <__udivsi3>
 8002438:	0003      	movs	r3, r0
 800243a:	005a      	lsls	r2, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	085b      	lsrs	r3, r3, #1
 8002442:	18d2      	adds	r2, r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	0019      	movs	r1, r3
 800244a:	0010      	movs	r0, r2
 800244c:	f7fd fe6a 	bl	8000124 <__udivsi3>
 8002450:	0003      	movs	r3, r0
 8002452:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	2b0f      	cmp	r3, #15
 8002458:	d91c      	bls.n	8002494 <UART_SetConfig+0x248>
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	2380      	movs	r3, #128	; 0x80
 800245e:	025b      	lsls	r3, r3, #9
 8002460:	429a      	cmp	r2, r3
 8002462:	d217      	bcs.n	8002494 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	b29a      	uxth	r2, r3
 8002468:	200e      	movs	r0, #14
 800246a:	183b      	adds	r3, r7, r0
 800246c:	210f      	movs	r1, #15
 800246e:	438a      	bics	r2, r1
 8002470:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	085b      	lsrs	r3, r3, #1
 8002476:	b29b      	uxth	r3, r3
 8002478:	2207      	movs	r2, #7
 800247a:	4013      	ands	r3, r2
 800247c:	b299      	uxth	r1, r3
 800247e:	183b      	adds	r3, r7, r0
 8002480:	183a      	adds	r2, r7, r0
 8002482:	8812      	ldrh	r2, [r2, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	183a      	adds	r2, r7, r0
 800248e:	8812      	ldrh	r2, [r2, #0]
 8002490:	60da      	str	r2, [r3, #12]
 8002492:	e056      	b.n	8002542 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002494:	231a      	movs	r3, #26
 8002496:	18fb      	adds	r3, r7, r3
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	e051      	b.n	8002542 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800249e:	231b      	movs	r3, #27
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d015      	beq.n	80024d4 <UART_SetConfig+0x288>
 80024a8:	dc18      	bgt.n	80024dc <UART_SetConfig+0x290>
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d00d      	beq.n	80024ca <UART_SetConfig+0x27e>
 80024ae:	dc15      	bgt.n	80024dc <UART_SetConfig+0x290>
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <UART_SetConfig+0x26e>
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d005      	beq.n	80024c4 <UART_SetConfig+0x278>
 80024b8:	e010      	b.n	80024dc <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024ba:	f7ff fba9 	bl	8001c10 <HAL_RCC_GetPCLK1Freq>
 80024be:	0003      	movs	r3, r0
 80024c0:	617b      	str	r3, [r7, #20]
        break;
 80024c2:	e012      	b.n	80024ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024c4:	4b31      	ldr	r3, [pc, #196]	; (800258c <UART_SetConfig+0x340>)
 80024c6:	617b      	str	r3, [r7, #20]
        break;
 80024c8:	e00f      	b.n	80024ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024ca:	f7ff fb15 	bl	8001af8 <HAL_RCC_GetSysClockFreq>
 80024ce:	0003      	movs	r3, r0
 80024d0:	617b      	str	r3, [r7, #20]
        break;
 80024d2:	e00a      	b.n	80024ea <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	617b      	str	r3, [r7, #20]
        break;
 80024da:	e006      	b.n	80024ea <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80024e0:	231a      	movs	r3, #26
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	2201      	movs	r2, #1
 80024e6:	701a      	strb	r2, [r3, #0]
        break;
 80024e8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d028      	beq.n	8002542 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024f4:	4b26      	ldr	r3, [pc, #152]	; (8002590 <UART_SetConfig+0x344>)
 80024f6:	0052      	lsls	r2, r2, #1
 80024f8:	5ad3      	ldrh	r3, [r2, r3]
 80024fa:	0019      	movs	r1, r3
 80024fc:	6978      	ldr	r0, [r7, #20]
 80024fe:	f7fd fe11 	bl	8000124 <__udivsi3>
 8002502:	0003      	movs	r3, r0
 8002504:	001a      	movs	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	085b      	lsrs	r3, r3, #1
 800250c:	18d2      	adds	r2, r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	0019      	movs	r1, r3
 8002514:	0010      	movs	r0, r2
 8002516:	f7fd fe05 	bl	8000124 <__udivsi3>
 800251a:	0003      	movs	r3, r0
 800251c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b0f      	cmp	r3, #15
 8002522:	d90a      	bls.n	800253a <UART_SetConfig+0x2ee>
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	025b      	lsls	r3, r3, #9
 800252a:	429a      	cmp	r2, r3
 800252c:	d205      	bcs.n	800253a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	b29a      	uxth	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	60da      	str	r2, [r3, #12]
 8002538:	e003      	b.n	8002542 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800253a:	231a      	movs	r3, #26
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	2201      	movs	r2, #1
 8002540:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	226a      	movs	r2, #106	; 0x6a
 8002546:	2101      	movs	r1, #1
 8002548:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2268      	movs	r2, #104	; 0x68
 800254e:	2101      	movs	r1, #1
 8002550:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800255e:	231a      	movs	r3, #26
 8002560:	18fb      	adds	r3, r7, r3
 8002562:	781b      	ldrb	r3, [r3, #0]
}
 8002564:	0018      	movs	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	b008      	add	sp, #32
 800256a:	bd80      	pop	{r7, pc}
 800256c:	cfff69f3 	.word	0xcfff69f3
 8002570:	ffffcfff 	.word	0xffffcfff
 8002574:	11fff4ff 	.word	0x11fff4ff
 8002578:	40013800 	.word	0x40013800
 800257c:	40021000 	.word	0x40021000
 8002580:	40004400 	.word	0x40004400
 8002584:	40004800 	.word	0x40004800
 8002588:	40004c00 	.word	0x40004c00
 800258c:	00f42400 	.word	0x00f42400
 8002590:	08002c88 	.word	0x08002c88

08002594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a0:	2201      	movs	r2, #1
 80025a2:	4013      	ands	r3, r2
 80025a4:	d00b      	beq.n	80025be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4a4a      	ldr	r2, [pc, #296]	; (80026d8 <UART_AdvFeatureConfig+0x144>)
 80025ae:	4013      	ands	r3, r2
 80025b0:	0019      	movs	r1, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c2:	2202      	movs	r2, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d00b      	beq.n	80025e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4a43      	ldr	r2, [pc, #268]	; (80026dc <UART_AdvFeatureConfig+0x148>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	0019      	movs	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	430a      	orrs	r2, r1
 80025de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e4:	2204      	movs	r2, #4
 80025e6:	4013      	ands	r3, r2
 80025e8:	d00b      	beq.n	8002602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4a3b      	ldr	r2, [pc, #236]	; (80026e0 <UART_AdvFeatureConfig+0x14c>)
 80025f2:	4013      	ands	r3, r2
 80025f4:	0019      	movs	r1, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002606:	2208      	movs	r2, #8
 8002608:	4013      	ands	r3, r2
 800260a:	d00b      	beq.n	8002624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a34      	ldr	r2, [pc, #208]	; (80026e4 <UART_AdvFeatureConfig+0x150>)
 8002614:	4013      	ands	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	430a      	orrs	r2, r1
 8002622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002628:	2210      	movs	r2, #16
 800262a:	4013      	ands	r3, r2
 800262c:	d00b      	beq.n	8002646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4a2c      	ldr	r2, [pc, #176]	; (80026e8 <UART_AdvFeatureConfig+0x154>)
 8002636:	4013      	ands	r3, r2
 8002638:	0019      	movs	r1, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	430a      	orrs	r2, r1
 8002644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264a:	2220      	movs	r2, #32
 800264c:	4013      	ands	r3, r2
 800264e:	d00b      	beq.n	8002668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	4a25      	ldr	r2, [pc, #148]	; (80026ec <UART_AdvFeatureConfig+0x158>)
 8002658:	4013      	ands	r3, r2
 800265a:	0019      	movs	r1, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	2240      	movs	r2, #64	; 0x40
 800266e:	4013      	ands	r3, r2
 8002670:	d01d      	beq.n	80026ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	4a1d      	ldr	r2, [pc, #116]	; (80026f0 <UART_AdvFeatureConfig+0x15c>)
 800267a:	4013      	ands	r3, r2
 800267c:	0019      	movs	r1, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	035b      	lsls	r3, r3, #13
 8002692:	429a      	cmp	r2, r3
 8002694:	d10b      	bne.n	80026ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	4a15      	ldr	r2, [pc, #84]	; (80026f4 <UART_AdvFeatureConfig+0x160>)
 800269e:	4013      	ands	r3, r2
 80026a0:	0019      	movs	r1, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b2:	2280      	movs	r2, #128	; 0x80
 80026b4:	4013      	ands	r3, r2
 80026b6:	d00b      	beq.n	80026d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	4a0e      	ldr	r2, [pc, #56]	; (80026f8 <UART_AdvFeatureConfig+0x164>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	0019      	movs	r1, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	605a      	str	r2, [r3, #4]
  }
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b002      	add	sp, #8
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	fffdffff 	.word	0xfffdffff
 80026dc:	fffeffff 	.word	0xfffeffff
 80026e0:	fffbffff 	.word	0xfffbffff
 80026e4:	ffff7fff 	.word	0xffff7fff
 80026e8:	ffffefff 	.word	0xffffefff
 80026ec:	ffffdfff 	.word	0xffffdfff
 80026f0:	ffefffff 	.word	0xffefffff
 80026f4:	ff9fffff 	.word	0xff9fffff
 80026f8:	fff7ffff 	.word	0xfff7ffff

080026fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af02      	add	r7, sp, #8
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2290      	movs	r2, #144	; 0x90
 8002708:	2100      	movs	r1, #0
 800270a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800270c:	f7fe f99a 	bl	8000a44 <HAL_GetTick>
 8002710:	0003      	movs	r3, r0
 8002712:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2208      	movs	r2, #8
 800271c:	4013      	ands	r3, r2
 800271e:	2b08      	cmp	r3, #8
 8002720:	d10c      	bne.n	800273c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2280      	movs	r2, #128	; 0x80
 8002726:	0391      	lsls	r1, r2, #14
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	4a1a      	ldr	r2, [pc, #104]	; (8002794 <UART_CheckIdleState+0x98>)
 800272c:	9200      	str	r2, [sp, #0]
 800272e:	2200      	movs	r2, #0
 8002730:	f000 f832 	bl	8002798 <UART_WaitOnFlagUntilTimeout>
 8002734:	1e03      	subs	r3, r0, #0
 8002736:	d001      	beq.n	800273c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e026      	b.n	800278a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2204      	movs	r2, #4
 8002744:	4013      	ands	r3, r2
 8002746:	2b04      	cmp	r3, #4
 8002748:	d10c      	bne.n	8002764 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2280      	movs	r2, #128	; 0x80
 800274e:	03d1      	lsls	r1, r2, #15
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	4a10      	ldr	r2, [pc, #64]	; (8002794 <UART_CheckIdleState+0x98>)
 8002754:	9200      	str	r2, [sp, #0]
 8002756:	2200      	movs	r2, #0
 8002758:	f000 f81e 	bl	8002798 <UART_WaitOnFlagUntilTimeout>
 800275c:	1e03      	subs	r3, r0, #0
 800275e:	d001      	beq.n	8002764 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e012      	b.n	800278a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2288      	movs	r2, #136	; 0x88
 8002768:	2120      	movs	r1, #32
 800276a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	228c      	movs	r2, #140	; 0x8c
 8002770:	2120      	movs	r1, #32
 8002772:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2284      	movs	r2, #132	; 0x84
 8002784:	2100      	movs	r1, #0
 8002786:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	0018      	movs	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	b004      	add	sp, #16
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	01ffffff 	.word	0x01ffffff

08002798 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b094      	sub	sp, #80	; 0x50
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	603b      	str	r3, [r7, #0]
 80027a4:	1dfb      	adds	r3, r7, #7
 80027a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027a8:	e0a7      	b.n	80028fa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027ac:	3301      	adds	r3, #1
 80027ae:	d100      	bne.n	80027b2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80027b0:	e0a3      	b.n	80028fa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027b2:	f7fe f947 	bl	8000a44 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80027be:	429a      	cmp	r2, r3
 80027c0:	d302      	bcc.n	80027c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80027c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d13f      	bne.n	8002848 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027c8:	f3ef 8310 	mrs	r3, PRIMASK
 80027cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80027ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80027d0:	647b      	str	r3, [r7, #68]	; 0x44
 80027d2:	2301      	movs	r3, #1
 80027d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d8:	f383 8810 	msr	PRIMASK, r3
}
 80027dc:	46c0      	nop			; (mov r8, r8)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	494e      	ldr	r1, [pc, #312]	; (8002924 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80027ea:	400a      	ands	r2, r1
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027f0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f4:	f383 8810 	msr	PRIMASK, r3
}
 80027f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027fa:	f3ef 8310 	mrs	r3, PRIMASK
 80027fe:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002802:	643b      	str	r3, [r7, #64]	; 0x40
 8002804:	2301      	movs	r3, #1
 8002806:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280a:	f383 8810 	msr	PRIMASK, r3
}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2101      	movs	r1, #1
 800281c:	438a      	bics	r2, r1
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002822:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002826:	f383 8810 	msr	PRIMASK, r3
}
 800282a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2288      	movs	r2, #136	; 0x88
 8002830:	2120      	movs	r1, #32
 8002832:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	228c      	movs	r2, #140	; 0x8c
 8002838:	2120      	movs	r1, #32
 800283a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2284      	movs	r2, #132	; 0x84
 8002840:	2100      	movs	r1, #0
 8002842:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e069      	b.n	800291c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2204      	movs	r2, #4
 8002850:	4013      	ands	r3, r2
 8002852:	d052      	beq.n	80028fa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	401a      	ands	r2, r3
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	429a      	cmp	r2, r3
 8002866:	d148      	bne.n	80028fa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2280      	movs	r2, #128	; 0x80
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002872:	f3ef 8310 	mrs	r3, PRIMASK
 8002876:	613b      	str	r3, [r7, #16]
  return(result);
 8002878:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800287a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800287c:	2301      	movs	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f383 8810 	msr	PRIMASK, r3
}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4924      	ldr	r1, [pc, #144]	; (8002924 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002894:	400a      	ands	r2, r1
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800289a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	f383 8810 	msr	PRIMASK, r3
}
 80028a2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028a4:	f3ef 8310 	mrs	r3, PRIMASK
 80028a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80028aa:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80028ae:	2301      	movs	r3, #1
 80028b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	f383 8810 	msr	PRIMASK, r3
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	438a      	bics	r2, r1
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d0:	f383 8810 	msr	PRIMASK, r3
}
 80028d4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2288      	movs	r2, #136	; 0x88
 80028da:	2120      	movs	r1, #32
 80028dc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	228c      	movs	r2, #140	; 0x8c
 80028e2:	2120      	movs	r1, #32
 80028e4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2290      	movs	r2, #144	; 0x90
 80028ea:	2120      	movs	r1, #32
 80028ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2284      	movs	r2, #132	; 0x84
 80028f2:	2100      	movs	r1, #0
 80028f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e010      	b.n	800291c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	4013      	ands	r3, r2
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	425a      	negs	r2, r3
 800290a:	4153      	adcs	r3, r2
 800290c:	b2db      	uxtb	r3, r3
 800290e:	001a      	movs	r2, r3
 8002910:	1dfb      	adds	r3, r7, #7
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d100      	bne.n	800291a <UART_WaitOnFlagUntilTimeout+0x182>
 8002918:	e747      	b.n	80027aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	b014      	add	sp, #80	; 0x50
 8002922:	bd80      	pop	{r7, pc}
 8002924:	fffffe5f 	.word	0xfffffe5f

08002928 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2284      	movs	r2, #132	; 0x84
 8002934:	5c9b      	ldrb	r3, [r3, r2]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d101      	bne.n	800293e <HAL_UARTEx_DisableFifoMode+0x16>
 800293a:	2302      	movs	r3, #2
 800293c:	e027      	b.n	800298e <HAL_UARTEx_DisableFifoMode+0x66>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2284      	movs	r2, #132	; 0x84
 8002942:	2101      	movs	r1, #1
 8002944:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2288      	movs	r2, #136	; 0x88
 800294a:	2124      	movs	r1, #36	; 0x24
 800294c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2101      	movs	r1, #1
 8002962:	438a      	bics	r2, r1
 8002964:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	4a0b      	ldr	r2, [pc, #44]	; (8002998 <HAL_UARTEx_DisableFifoMode+0x70>)
 800296a:	4013      	ands	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2288      	movs	r2, #136	; 0x88
 8002980:	2120      	movs	r1, #32
 8002982:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2284      	movs	r2, #132	; 0x84
 8002988:	2100      	movs	r1, #0
 800298a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	0018      	movs	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	b004      	add	sp, #16
 8002994:	bd80      	pop	{r7, pc}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	dfffffff 	.word	0xdfffffff

0800299c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2284      	movs	r2, #132	; 0x84
 80029aa:	5c9b      	ldrb	r3, [r3, r2]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e02e      	b.n	8002a12 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2284      	movs	r2, #132	; 0x84
 80029b8:	2101      	movs	r1, #1
 80029ba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2288      	movs	r2, #136	; 0x88
 80029c0:	2124      	movs	r1, #36	; 0x24
 80029c2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	438a      	bics	r2, r1
 80029da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	08d9      	lsrs	r1, r3, #3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	0018      	movs	r0, r3
 80029f4:	f000 f854 	bl	8002aa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2288      	movs	r2, #136	; 0x88
 8002a04:	2120      	movs	r1, #32
 8002a06:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2284      	movs	r2, #132	; 0x84
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	0018      	movs	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b004      	add	sp, #16
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2284      	movs	r2, #132	; 0x84
 8002a2a:	5c9b      	ldrb	r3, [r3, r2]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e02f      	b.n	8002a94 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2284      	movs	r2, #132	; 0x84
 8002a38:	2101      	movs	r1, #1
 8002a3a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2288      	movs	r2, #136	; 0x88
 8002a40:	2124      	movs	r1, #36	; 0x24
 8002a42:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2101      	movs	r1, #1
 8002a58:	438a      	bics	r2, r1
 8002a5a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	4a0e      	ldr	r2, [pc, #56]	; (8002a9c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 f813 	bl	8002aa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2288      	movs	r2, #136	; 0x88
 8002a86:	2120      	movs	r1, #32
 8002a88:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2284      	movs	r2, #132	; 0x84
 8002a8e:	2100      	movs	r1, #0
 8002a90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	f1ffffff 	.word	0xf1ffffff

08002aa0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d108      	bne.n	8002ac2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	226a      	movs	r2, #106	; 0x6a
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2268      	movs	r2, #104	; 0x68
 8002abc:	2101      	movs	r1, #1
 8002abe:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ac0:	e043      	b.n	8002b4a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ac2:	260f      	movs	r6, #15
 8002ac4:	19bb      	adds	r3, r7, r6
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002aca:	200e      	movs	r0, #14
 8002acc:	183b      	adds	r3, r7, r0
 8002ace:	2208      	movs	r2, #8
 8002ad0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	0e5b      	lsrs	r3, r3, #25
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	240d      	movs	r4, #13
 8002ade:	193b      	adds	r3, r7, r4
 8002ae0:	2107      	movs	r1, #7
 8002ae2:	400a      	ands	r2, r1
 8002ae4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	0f5b      	lsrs	r3, r3, #29
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	250c      	movs	r5, #12
 8002af2:	197b      	adds	r3, r7, r5
 8002af4:	2107      	movs	r1, #7
 8002af6:	400a      	ands	r2, r1
 8002af8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002afa:	183b      	adds	r3, r7, r0
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	197a      	adds	r2, r7, r5
 8002b00:	7812      	ldrb	r2, [r2, #0]
 8002b02:	4914      	ldr	r1, [pc, #80]	; (8002b54 <UARTEx_SetNbDataToProcess+0xb4>)
 8002b04:	5c8a      	ldrb	r2, [r1, r2]
 8002b06:	435a      	muls	r2, r3
 8002b08:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002b0a:	197b      	adds	r3, r7, r5
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	4a12      	ldr	r2, [pc, #72]	; (8002b58 <UARTEx_SetNbDataToProcess+0xb8>)
 8002b10:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002b12:	0019      	movs	r1, r3
 8002b14:	f7fd fb90 	bl	8000238 <__divsi3>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	b299      	uxth	r1, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	226a      	movs	r2, #106	; 0x6a
 8002b20:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002b22:	19bb      	adds	r3, r7, r6
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	193a      	adds	r2, r7, r4
 8002b28:	7812      	ldrb	r2, [r2, #0]
 8002b2a:	490a      	ldr	r1, [pc, #40]	; (8002b54 <UARTEx_SetNbDataToProcess+0xb4>)
 8002b2c:	5c8a      	ldrb	r2, [r1, r2]
 8002b2e:	435a      	muls	r2, r3
 8002b30:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002b32:	193b      	adds	r3, r7, r4
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	4a08      	ldr	r2, [pc, #32]	; (8002b58 <UARTEx_SetNbDataToProcess+0xb8>)
 8002b38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002b3a:	0019      	movs	r1, r3
 8002b3c:	f7fd fb7c 	bl	8000238 <__divsi3>
 8002b40:	0003      	movs	r3, r0
 8002b42:	b299      	uxth	r1, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2268      	movs	r2, #104	; 0x68
 8002b48:	5299      	strh	r1, [r3, r2]
}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b005      	add	sp, #20
 8002b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	08002ca0 	.word	0x08002ca0
 8002b58:	08002ca8 	.word	0x08002ca8

08002b5c <__libc_init_array>:
 8002b5c:	b570      	push	{r4, r5, r6, lr}
 8002b5e:	2600      	movs	r6, #0
 8002b60:	4d0c      	ldr	r5, [pc, #48]	; (8002b94 <__libc_init_array+0x38>)
 8002b62:	4c0d      	ldr	r4, [pc, #52]	; (8002b98 <__libc_init_array+0x3c>)
 8002b64:	1b64      	subs	r4, r4, r5
 8002b66:	10a4      	asrs	r4, r4, #2
 8002b68:	42a6      	cmp	r6, r4
 8002b6a:	d109      	bne.n	8002b80 <__libc_init_array+0x24>
 8002b6c:	2600      	movs	r6, #0
 8002b6e:	f000 f833 	bl	8002bd8 <_init>
 8002b72:	4d0a      	ldr	r5, [pc, #40]	; (8002b9c <__libc_init_array+0x40>)
 8002b74:	4c0a      	ldr	r4, [pc, #40]	; (8002ba0 <__libc_init_array+0x44>)
 8002b76:	1b64      	subs	r4, r4, r5
 8002b78:	10a4      	asrs	r4, r4, #2
 8002b7a:	42a6      	cmp	r6, r4
 8002b7c:	d105      	bne.n	8002b8a <__libc_init_array+0x2e>
 8002b7e:	bd70      	pop	{r4, r5, r6, pc}
 8002b80:	00b3      	lsls	r3, r6, #2
 8002b82:	58eb      	ldr	r3, [r5, r3]
 8002b84:	4798      	blx	r3
 8002b86:	3601      	adds	r6, #1
 8002b88:	e7ee      	b.n	8002b68 <__libc_init_array+0xc>
 8002b8a:	00b3      	lsls	r3, r6, #2
 8002b8c:	58eb      	ldr	r3, [r5, r3]
 8002b8e:	4798      	blx	r3
 8002b90:	3601      	adds	r6, #1
 8002b92:	e7f2      	b.n	8002b7a <__libc_init_array+0x1e>
 8002b94:	08002cb0 	.word	0x08002cb0
 8002b98:	08002cb0 	.word	0x08002cb0
 8002b9c:	08002cb0 	.word	0x08002cb0
 8002ba0:	08002cb4 	.word	0x08002cb4

08002ba4 <memset>:
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	1882      	adds	r2, r0, r2
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d100      	bne.n	8002bae <memset+0xa>
 8002bac:	4770      	bx	lr
 8002bae:	7019      	strb	r1, [r3, #0]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	e7f9      	b.n	8002ba8 <memset+0x4>

08002bb4 <strncmp>:
 8002bb4:	b530      	push	{r4, r5, lr}
 8002bb6:	0005      	movs	r5, r0
 8002bb8:	1e10      	subs	r0, r2, #0
 8002bba:	d008      	beq.n	8002bce <strncmp+0x1a>
 8002bbc:	2400      	movs	r4, #0
 8002bbe:	3a01      	subs	r2, #1
 8002bc0:	5d2b      	ldrb	r3, [r5, r4]
 8002bc2:	5d08      	ldrb	r0, [r1, r4]
 8002bc4:	4283      	cmp	r3, r0
 8002bc6:	d101      	bne.n	8002bcc <strncmp+0x18>
 8002bc8:	4294      	cmp	r4, r2
 8002bca:	d101      	bne.n	8002bd0 <strncmp+0x1c>
 8002bcc:	1a18      	subs	r0, r3, r0
 8002bce:	bd30      	pop	{r4, r5, pc}
 8002bd0:	3401      	adds	r4, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f4      	bne.n	8002bc0 <strncmp+0xc>
 8002bd6:	e7f9      	b.n	8002bcc <strncmp+0x18>

08002bd8 <_init>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bde:	bc08      	pop	{r3}
 8002be0:	469e      	mov	lr, r3
 8002be2:	4770      	bx	lr

08002be4 <_fini>:
 8002be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bea:	bc08      	pop	{r3}
 8002bec:	469e      	mov	lr, r3
 8002bee:	4770      	bx	lr
