Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 27 15:58:48 2023


Cell Usage:
GTP_DFF_C                    19 uses
GTP_DFF_CE                    1 use
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      4 uses
GTP_LUT3                      4 uses
GTP_LUT4                      5 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                 7 uses

I/O ports: 29
GTP_INBUF                   2 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 24 of 22560 (0.11%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 24
Total Registers: 20 of 33840 (0.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 60 (0.83%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 29 of 226 (12.83%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                19
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                1
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ip_2port_ram_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_2port_ram                    | 24      | 20     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 29     | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_ram_2port                   | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_ram_2port     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rd                      | 7       | 5      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_wr                      | 17      | 15     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         22           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    295.9455 MHz        20.0000         3.3790         16.621
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.621       0.000              0             38
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          1.145       0.000              0             38
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.298       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          1.562       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_data[7]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       5.489         nt_ram_wr_addr[0]
                                                                                   u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)
                                   td                    0.239       5.728 f       u_ram_wr/N4_mux4_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.192         u_ram_wr/_N77    
                                                                                   u_ram_wr/N5/I3 (GTP_LUT4)
                                   td                    0.185       6.377 r       u_ram_wr/N5/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.159         u_ram_wr/N5      
                                                                                   u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.392 f       u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.392         u_ram_wr/_N53    
                                                                                   u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.422 r       u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.422         u_ram_wr/_N54    
                                                                                   u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.452 r       u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.452         u_ram_wr/_N55    
                                                                                   u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.482 r       u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.482         u_ram_wr/_N56    
                                                                                   u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.512 r       u_ram_wr/N18_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.512         u_ram_wr/_N57    
                                                                                   u_ram_wr/N18_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.542 r       u_ram_wr/N18_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.542         u_ram_wr/_N58    
                                                                                   u_ram_wr/N18_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.778 r       u_ram_wr/N18_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.778         u_ram_wr/N30 [7] 
                                                                           r       u_ram_wr/ram_wr_data[7]/D (GTP_DFF_C)

 Data arrival time                                                   7.778         Logic Levels: 4  
                                                                                   Logic: 1.372ns(40.797%), Route: 1.991ns(59.203%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_data[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_data[6]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       5.489         nt_ram_wr_addr[0]
                                                                                   u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)
                                   td                    0.239       5.728 f       u_ram_wr/N4_mux4_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.192         u_ram_wr/_N77    
                                                                                   u_ram_wr/N5/I3 (GTP_LUT4)
                                   td                    0.185       6.377 r       u_ram_wr/N5/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.159         u_ram_wr/N5      
                                                                                   u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.392 f       u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.392         u_ram_wr/_N53    
                                                                                   u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.422 r       u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.422         u_ram_wr/_N54    
                                                                                   u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.452 r       u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.452         u_ram_wr/_N55    
                                                                                   u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.482 r       u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.482         u_ram_wr/_N56    
                                                                                   u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.512 r       u_ram_wr/N18_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.512         u_ram_wr/_N57    
                                                                                   u_ram_wr/N18_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.748 r       u_ram_wr/N18_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.748         u_ram_wr/N30 [6] 
                                                                           r       u_ram_wr/ram_wr_data[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.748         Logic Levels: 4  
                                                                                   Logic: 1.342ns(40.264%), Route: 1.991ns(59.736%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_data[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_data[5]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_wr/ram_wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       5.489         nt_ram_wr_addr[0]
                                                                                   u_ram_wr/N4_mux4_4/I0 (GTP_LUT3)
                                   td                    0.239       5.728 f       u_ram_wr/N4_mux4_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.192         u_ram_wr/_N77    
                                                                                   u_ram_wr/N5/I3 (GTP_LUT4)
                                   td                    0.185       6.377 r       u_ram_wr/N5/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.159         u_ram_wr/N5      
                                                                                   u_ram_wr/N18_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.392 f       u_ram_wr/N18_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.392         u_ram_wr/_N53    
                                                                                   u_ram_wr/N18_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.422 r       u_ram_wr/N18_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.422         u_ram_wr/_N54    
                                                                                   u_ram_wr/N18_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.452 r       u_ram_wr/N18_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.452         u_ram_wr/_N55    
                                                                                   u_ram_wr/N18_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.482 r       u_ram_wr/N18_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.482         u_ram_wr/_N56    
                                                                                   u_ram_wr/N18_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.718 r       u_ram_wr/N18_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.718         u_ram_wr/N30 [5] 
                                                                           r       u_ram_wr/ram_wr_data[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.718         Logic Levels: 4  
                                                                                   Logic: 1.312ns(39.721%), Route: 1.991ns(60.279%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_data[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_en/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_addr[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_en/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ram_wr/ram_wr_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         nt_ram_wr_en     
                                                                                   u_ram_wr/N29[0]/I0 (GTP_LUT2)
                                   td                    0.228       5.607 f       u_ram_wr/N29[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.607         u_ram_wr/N29 [0] 
                                                                           f       u_ram_wr/ram_wr_addr[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.607         Logic Levels: 1  
                                                                                   Logic: 0.551ns(46.225%), Route: 0.641ns(53.775%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_addr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/rd_flag/CLK (GTP_DFF_CE)
Endpoint    : u_ram_rd/ram_rd_addr[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/rd_flag/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_ram_wr/rd_flag/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.431         rd_flag          
                                                                                   u_ram_rd/N13[0]/I0 (GTP_LUT2)
                                   td                    0.215       5.646 f       u_ram_rd/N13[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.646         u_ram_rd/N13 [0] 
                                                                           f       u_ram_rd/ram_rd_addr[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.646         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.704%), Route: 0.693ns(56.296%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ram_wr/ram_wr_data[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         nt_ram_wr_data[0]
                                                                                   u_ram_wr/N30[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       5.658 r       u_ram_wr/N30[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.658         u_ram_wr/N30 [0] 
                                                                           r       u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.658         Logic Levels: 1  
                                                                                   Logic: 0.573ns(46.098%), Route: 0.670ns(53.902%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/rd_flag/CLK (GTP_DFF_CE)
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/rd_flag/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_ram_wr/rd_flag/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.000       4.738         rd_flag          
                                                                                   u_ram_rd/N0/I (GTP_INV)
                                   td                    0.000       4.738 r       u_ram_rd/N0/Z (GTP_INV)
                                   net (fanout=1)        1.207       5.945         rd_rst           
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   5.945         Logic Levels: 1  
                                                                                   Logic: 0.323ns(21.111%), Route: 1.207ns(78.889%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.122      24.243                          

 Data required time                                                 24.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.243                          
 Data arrival time                                                   5.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/rd_flag/CLK (GTP_DFF_CE)
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_wr/rd_flag/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ram_wr/rd_flag/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.000       4.744         rd_flag          
                                                                                   u_ram_rd/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ram_rd/N0/Z (GTP_INV)
                                   net (fanout=1)        1.207       5.951         rd_rst           
                                                                           f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   5.951         Logic Levels: 1  
                                                                                   Logic: 0.329ns(21.419%), Route: 1.207ns(78.581%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   5.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[0]
                                                                                   ram_rd_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[0]   
 ram_rd_data[0]                                                            f       ram_rd_data[0] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[1]
                                                                                   ram_rd_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[1]   
 ram_rd_data[1]                                                            f       ram_rd_data[1] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[2]
                                                                                   ram_rd_data_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[2]   
 ram_rd_data[2]                                                            f       ram_rd_data[2] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=21)       1.207       2.418         N0               
                                                                           f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   2.418         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.083%), Route: 1.207ns(49.917%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=21)       1.320       2.531         N0               
                                                                           f       u_ram_rd/ram_rd_addr[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.531         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.847%), Route: 1.320ns(52.153%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=21)       1.320       2.531         N0               
                                                                           f       u_ram_rd/ram_rd_addr[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.531         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.847%), Route: 1.320ns(52.153%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_2port_ram/prj/compile/ip_2port_ram_comp.adf               
|            | E:/PDS/ip_2port_ram/prj/ip_2port_ram.fdc                            
| Output     | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.adf             
|            | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.vm              
|            | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram_controlsets.txt     
|            | E:/PDS/ip_2port_ram/prj/synthesize/snr.db                           
|            | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram.snr                 
+-----------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 235 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
