{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653931885311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653931885312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 02:31:25 2022 " "Processing started: Tue May 31 02:31:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653931885312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653931885312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLA32 -c CLA32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLA32 -c CLA32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653931885312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653931885771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c CLA16.v(5) " "Verilog HDL Declaration information at CLA16.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "CLA16.v" "" { Text "C:/altera/verilog_220412/CLA16.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653931885807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 3 3 " "Found 3 design units, including 3 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "CLA16.v" "" { Text "C:/altera/verilog_220412/CLA16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653931885808 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "CLA16.v" "" { Text "C:/altera/verilog_220412/CLA16.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653931885808 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA32 " "Found entity 3: CLA32" {  } { { "CLA32.v" "" { Text "C:/altera/verilog_220412/CLA32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653931885808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653931885808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLA32 " "Elaborating entity \"CLA32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653931885832 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[31..16\] CLA32.v(6) " "Output port \"sum\[31..16\]\" at CLA32.v(6) has no driver" {  } { { "CLA32.v" "" { Text "C:/altera/verilog_220412/CLA32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653931885832 "|CLA32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 CLA16:x1 " "Elaborating entity \"CLA16\" for hierarchy \"CLA16:x1\"" {  } { { "CLA32.v" "x1" { Text "C:/altera/verilog_220412/CLA32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653931885841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 CLA16:x1\|cla4:CLA_1 " "Elaborating entity \"cla4\" for hierarchy \"CLA16:x1\|cla4:CLA_1\"" {  } { { "CLA16.v" "CLA_1" { Text "C:/altera/verilog_220412/CLA16.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653931885847 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[31\] CLA16:x2\|X\[15\] " "Net \"X\[31\]\", which fans out to \"CLA16:x2\|X\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[15\] " "Net is fed by \"CLA16:x2\|sum\[15\]\"" {  } { { "CLA16.v" "sum\[15\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[31\] " "Net is fed by \"X\[31\]\"" {  } { { "CLA32.v" "X\[31\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[31\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[15\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[30\] CLA16:x2\|X\[14\] " "Net \"X\[30\]\", which fans out to \"CLA16:x2\|X\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[14\] " "Net is fed by \"CLA16:x2\|sum\[14\]\"" {  } { { "CLA16.v" "sum\[14\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[30\] " "Net is fed by \"X\[30\]\"" {  } { { "CLA32.v" "X\[30\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[30\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[14\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[29\] CLA16:x2\|X\[13\] " "Net \"X\[29\]\", which fans out to \"CLA16:x2\|X\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[13\] " "Net is fed by \"CLA16:x2\|sum\[13\]\"" {  } { { "CLA16.v" "sum\[13\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[29\] " "Net is fed by \"X\[29\]\"" {  } { { "CLA32.v" "X\[29\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[29\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[13\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[28\] CLA16:x2\|X\[12\] " "Net \"X\[28\]\", which fans out to \"CLA16:x2\|X\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[12\] " "Net is fed by \"CLA16:x2\|sum\[12\]\"" {  } { { "CLA16.v" "sum\[12\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[28\] " "Net is fed by \"X\[28\]\"" {  } { { "CLA32.v" "X\[28\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[28\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[12\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[27\] CLA16:x2\|X\[11\] " "Net \"X\[27\]\", which fans out to \"CLA16:x2\|X\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[11\] " "Net is fed by \"CLA16:x2\|sum\[11\]\"" {  } { { "CLA16.v" "sum\[11\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[27\] " "Net is fed by \"X\[27\]\"" {  } { { "CLA32.v" "X\[27\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[27\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[11\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[26\] CLA16:x2\|X\[10\] " "Net \"X\[26\]\", which fans out to \"CLA16:x2\|X\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[10\] " "Net is fed by \"CLA16:x2\|sum\[10\]\"" {  } { { "CLA16.v" "sum\[10\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[26\] " "Net is fed by \"X\[26\]\"" {  } { { "CLA32.v" "X\[26\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[26\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[10\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[25\] CLA16:x2\|X\[9\] " "Net \"X\[25\]\", which fans out to \"CLA16:x2\|X\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[9\] " "Net is fed by \"CLA16:x2\|sum\[9\]\"" {  } { { "CLA16.v" "sum\[9\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[25\] " "Net is fed by \"X\[25\]\"" {  } { { "CLA32.v" "X\[25\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[25\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[9\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[24\] CLA16:x2\|X\[8\] " "Net \"X\[24\]\", which fans out to \"CLA16:x2\|X\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[8\] " "Net is fed by \"CLA16:x2\|sum\[8\]\"" {  } { { "CLA16.v" "sum\[8\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[24\] " "Net is fed by \"X\[24\]\"" {  } { { "CLA32.v" "X\[24\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885893 ""}  } { { "CLA32.v" "X\[24\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[8\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885893 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[23\] CLA16:x2\|X\[7\] " "Net \"X\[23\]\", which fans out to \"CLA16:x2\|X\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[7\] " "Net is fed by \"CLA16:x2\|sum\[7\]\"" {  } { { "CLA16.v" "sum\[7\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[23\] " "Net is fed by \"X\[23\]\"" {  } { { "CLA32.v" "X\[23\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[23\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[7\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[22\] CLA16:x2\|X\[6\] " "Net \"X\[22\]\", which fans out to \"CLA16:x2\|X\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[6\] " "Net is fed by \"CLA16:x2\|sum\[6\]\"" {  } { { "CLA16.v" "sum\[6\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[22\] " "Net is fed by \"X\[22\]\"" {  } { { "CLA32.v" "X\[22\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[22\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[6\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[21\] CLA16:x2\|X\[5\] " "Net \"X\[21\]\", which fans out to \"CLA16:x2\|X\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[5\] " "Net is fed by \"CLA16:x2\|sum\[5\]\"" {  } { { "CLA16.v" "sum\[5\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[21\] " "Net is fed by \"X\[21\]\"" {  } { { "CLA32.v" "X\[21\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[21\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[5\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[20\] CLA16:x2\|X\[4\] " "Net \"X\[20\]\", which fans out to \"CLA16:x2\|X\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[4\] " "Net is fed by \"CLA16:x2\|sum\[4\]\"" {  } { { "CLA16.v" "sum\[4\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[20\] " "Net is fed by \"X\[20\]\"" {  } { { "CLA32.v" "X\[20\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[20\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[4\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[19\] CLA16:x2\|X\[3\] " "Net \"X\[19\]\", which fans out to \"CLA16:x2\|X\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[3\] " "Net is fed by \"CLA16:x2\|sum\[3\]\"" {  } { { "CLA16.v" "sum\[3\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[19\] " "Net is fed by \"X\[19\]\"" {  } { { "CLA32.v" "X\[19\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[19\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[3\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[18\] CLA16:x2\|X\[2\] " "Net \"X\[18\]\", which fans out to \"CLA16:x2\|X\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[2\] " "Net is fed by \"CLA16:x2\|sum\[2\]\"" {  } { { "CLA16.v" "sum\[2\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[18\] " "Net is fed by \"X\[18\]\"" {  } { { "CLA32.v" "X\[18\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[18\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[2\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[17\] CLA16:x2\|X\[1\] " "Net \"X\[17\]\", which fans out to \"CLA16:x2\|X\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[1\] " "Net is fed by \"CLA16:x2\|sum\[1\]\"" {  } { { "CLA16.v" "sum\[1\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[17\] " "Net is fed by \"X\[17\]\"" {  } { { "CLA32.v" "X\[17\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[17\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[1\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X\[16\] CLA16:x2\|X\[0\] " "Net \"X\[16\]\", which fans out to \"CLA16:x2\|X\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "CLA16:x2\|sum\[0\] " "Net is fed by \"CLA16:x2\|sum\[0\]\"" {  } { { "CLA16.v" "sum\[0\]" { Text "C:/altera/verilog_220412/CLA16.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "X\[16\] " "Net is fed by \"X\[16\]\"" {  } { { "CLA32.v" "X\[16\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653931885894 ""}  } { { "CLA32.v" "X\[16\]" { Text "C:/altera/verilog_220412/CLA32.v" 3 -1 0 } } { "CLA16.v" "X\[0\]" { Text "C:/altera/verilog_220412/CLA16.v" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1653931885894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/verilog_220412/output_files/CLA32.map.smsg " "Generated suppressed messages file C:/altera/verilog_220412/output_files/CLA32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653931885935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653931885974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 31 02:31:25 2022 " "Processing ended: Tue May 31 02:31:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653931885974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653931885974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653931885974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653931885974 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 50 s 1  " "Quartus II Full Compilation was unsuccessful. 50 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653931886548 ""}
