/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:30:25 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 48

#Path 1
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[19] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
ar_d[0].C[0] (dffre)                                                                            0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                          0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                                    0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                                 0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                                  0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                                 0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                                  0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                                 0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                                  0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                                 0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                                  0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                                 0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                                  0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                                 0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                                  0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                                 0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                                  0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                                 0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                                  0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                                 0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                                 0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                                0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                                 0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                                0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                                 0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                                0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                                 0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                                0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                                 0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                                0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                                 0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                                0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                                 0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].cout[0] (adder_carry)                                0.020    16.728
$auto$alumacc.cc:485:replace_alu$180.C[17].cin[0] (adder_carry)                                 0.890    17.619
$auto$alumacc.cc:485:replace_alu$180.C[17].cout[0] (adder_carry)                                0.020    17.638
$auto$alumacc.cc:485:replace_alu$180.C[18].cin[0] (adder_carry)                                 0.890    18.529
$auto$alumacc.cc:485:replace_alu$180.C[18].cout[0] (adder_carry)                                0.020    18.549
$auto$alumacc.cc:485:replace_alu$180.C[19].cin[0] (adder_carry)                                 0.890    19.439
$auto$alumacc.cc:485:replace_alu$180.C[19].cout[0] (adder_carry)                                0.020    19.459
$abc$14830$auto$alumacc.cc:485:replace_alu$180.co.cin[0] (adder_carry)                          0.890    20.350
$abc$14830$auto$alumacc.cc:485:replace_alu$180.co.sumout[0] (adder_carry)                       0.037    20.387
$auto$alumacc.cc:485:replace_alu$180.Y[19].in[2] (.names)                                       0.890    21.277
$auto$alumacc.cc:485:replace_alu$180.Y[19].out[0] (.names)                                      0.148    21.425
mult0[0].a[19] (RS_DSP_MULT_REGIN_REGOUT)                                                       0.890    22.315
data arrival time                                                                                        22.315

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                                      0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.074     0.816
data required time                                                                                        0.816
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.816
data arrival time                                                                                       -22.315
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -21.499


#Path 2
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : addcommon[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
ar_d[0].C[0] (dffre)                                                                            0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                          0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                                    0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                                 0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                                  0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                                 0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                                  0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                                 0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                                  0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                                 0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                                  0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                                 0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                                  0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                                 0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                                  0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                                 0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                                  0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                                 0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                                  0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                                 0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                                 0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                                0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                                 0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                                0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                                 0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                                0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                                 0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                                0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                                 0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                                0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                                 0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                                0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                                 0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].cout[0] (adder_carry)                                0.020    16.728
$auto$alumacc.cc:485:replace_alu$180.C[17].cin[0] (adder_carry)                                 0.890    17.619
$auto$alumacc.cc:485:replace_alu$180.C[17].cout[0] (adder_carry)                                0.020    17.638
$auto$alumacc.cc:485:replace_alu$180.C[18].cin[0] (adder_carry)                                 0.890    18.529
$auto$alumacc.cc:485:replace_alu$180.C[18].cout[0] (adder_carry)                                0.020    18.549
$auto$alumacc.cc:485:replace_alu$180.C[19].cin[0] (adder_carry)                                 0.890    19.439
$auto$alumacc.cc:485:replace_alu$180.C[19].cout[0] (adder_carry)                                0.020    19.459
$abc$14830$auto$alumacc.cc:485:replace_alu$180.co.cin[0] (adder_carry)                          0.890    20.350
$abc$14830$auto$alumacc.cc:485:replace_alu$180.co.sumout[0] (adder_carry)                       0.037    20.387
$abc$22685$li061_li061.in[3] (.names)                                                           0.890    21.277
$abc$22685$li061_li061.out[0] (.names)                                                          0.136    21.413
addcommon[20].D[0] (dffre)                                                                      0.890    22.303
data arrival time                                                                                        22.303

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
addcommon[20].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -22.303
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -21.444


#Path 3
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
br_ddd[0].C[0] (dffre)                                                                          0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                        0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                        0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                       0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                    0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                                 0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                  0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                                 0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                  0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                                 0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                  0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                                 0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                  0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                                 0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                  0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                                 0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                  0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                                 0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                  0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                                 0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                  0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                                 0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                                 0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                                0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                                 0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                                0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                                 0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                                0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                                 0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                                0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                                 0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry)                                0.020    16.016
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry)                                 0.890    16.906
$auto$alumacc.cc:485:replace_alu$183.C[15].cout[0] (adder_carry)                                0.020    16.926
$auto$alumacc.cc:485:replace_alu$183.C[16].cin[0] (adder_carry)                                 0.890    17.817
$auto$alumacc.cc:485:replace_alu$183.C[16].cout[0] (adder_carry)                                0.020    17.837
$auto$alumacc.cc:485:replace_alu$183.C[17].cin[0] (adder_carry)                                 0.890    18.727
$auto$alumacc.cc:485:replace_alu$183.C[17].cout[0] (adder_carry)                                0.020    18.747
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.cin[0] (adder_carry)                          0.890    19.638
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.sumout[0] (adder_carry)                       0.037    19.674
$auto$alumacc.cc:485:replace_alu$183.Y[17].in[0] (.names)                                       0.890    20.565
$auto$alumacc.cc:485:replace_alu$183.Y[17].out[0] (.names)                                      0.218    20.783
$auto$maccmap.cc:114:fulladd$391.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT)                          0.890    21.674
data arrival time                                                                                        21.674

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.070     0.821
data required time                                                                                        0.821
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.821
data arrival time                                                                                       -21.674
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -20.853


#Path 4
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : addr[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
br_ddd[0].C[0] (dffre)                                                                          0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                        0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                        0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                       0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                    0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                                 0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                  0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                                 0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                  0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                                 0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                  0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                                 0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                  0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                                 0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                  0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                                 0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                  0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                                 0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                  0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                                 0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                  0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                                 0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                                 0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                                0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                                 0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                                0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                                 0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                                0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                                 0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                                0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                                 0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry)                                0.020    16.016
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry)                                 0.890    16.906
$auto$alumacc.cc:485:replace_alu$183.C[15].cout[0] (adder_carry)                                0.020    16.926
$auto$alumacc.cc:485:replace_alu$183.C[16].cin[0] (adder_carry)                                 0.890    17.817
$auto$alumacc.cc:485:replace_alu$183.C[16].cout[0] (adder_carry)                                0.020    17.837
$auto$alumacc.cc:485:replace_alu$183.C[17].cin[0] (adder_carry)                                 0.890    18.727
$auto$alumacc.cc:485:replace_alu$183.C[17].cout[0] (adder_carry)                                0.020    18.747
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.cin[0] (adder_carry)                          0.890    19.638
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.sumout[0] (adder_carry)                       0.037    19.674
$abc$22685$li063_li063.in[2] (.names)                                                           0.890    20.565
$abc$22685$li063_li063.out[0] (.names)                                                          0.148    20.713
addr[18].D[0] (dffre)                                                                           0.890    21.603
data arrival time                                                                                        21.603

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
addr[18].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -21.603
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -20.744


#Path 5
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
br_ddd[0].C[0] (dffre)                                                                          0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                        0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                    0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                                 0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                  0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                                 0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                  0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                                 0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                  0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                                 0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                  0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                                 0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                  0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                                 0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                  0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                                 0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                  0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                                 0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                  0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                                 0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                                 0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                                0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                                 0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                                0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                                 0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                                0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                                 0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                                0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                                 0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].cout[0] (adder_carry)                                0.020    14.907
$auto$alumacc.cc:485:replace_alu$177.C[15].cin[0] (adder_carry)                                 0.890    15.798
$auto$alumacc.cc:485:replace_alu$177.C[15].cout[0] (adder_carry)                                0.020    15.818
$auto$alumacc.cc:485:replace_alu$177.C[16].cin[0] (adder_carry)                                 0.890    16.708
$auto$alumacc.cc:485:replace_alu$177.C[16].cout[0] (adder_carry)                                0.020    16.728
$auto$alumacc.cc:485:replace_alu$177.C[17].cin[0] (adder_carry)                                 0.890    17.619
$auto$alumacc.cc:485:replace_alu$177.C[17].cout[0] (adder_carry)                                0.020    17.638
$abc$14830$auto$alumacc.cc:485:replace_alu$177.co.cin[0] (adder_carry)                          0.890    18.529
$abc$14830$auto$alumacc.cc:485:replace_alu$177.co.sumout[0] (adder_carry)                       0.037    18.566
$auto$alumacc.cc:485:replace_alu$177.Y[17].in[1] (.names)                                       0.890    19.456
$auto$alumacc.cc:485:replace_alu$177.Y[17].out[0] (.names)                                      0.197    19.653
$auto$maccmap.cc:114:fulladd$720.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT)                          0.890    20.544
data arrival time                                                                                        20.544

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.070     0.821
data required time                                                                                        0.821
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.821
data arrival time                                                                                       -20.544
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -19.723


#Path 6
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : addi[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
br_ddd[0].C[0] (dffre)                                                                          0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                        0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                        0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                       0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                    0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                                 0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                  0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                                 0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                  0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                                 0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                  0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                                 0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                  0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                                 0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                  0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                                 0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                  0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                                 0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                  0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                                 0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                  0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                                 0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                                 0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                                0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                                 0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                                0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                                 0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                                0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                                 0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                                0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                                 0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].cout[0] (adder_carry)                                0.020    14.907
$auto$alumacc.cc:485:replace_alu$177.C[15].cin[0] (adder_carry)                                 0.890    15.798
$auto$alumacc.cc:485:replace_alu$177.C[15].cout[0] (adder_carry)                                0.020    15.818
$auto$alumacc.cc:485:replace_alu$177.C[16].cin[0] (adder_carry)                                 0.890    16.708
$auto$alumacc.cc:485:replace_alu$177.C[16].cout[0] (adder_carry)                                0.020    16.728
$auto$alumacc.cc:485:replace_alu$177.C[17].cin[0] (adder_carry)                                 0.890    17.619
$auto$alumacc.cc:485:replace_alu$177.C[17].cout[0] (adder_carry)                                0.020    17.638
$abc$14830$auto$alumacc.cc:485:replace_alu$177.co.cin[0] (adder_carry)                          0.890    18.529
$abc$14830$auto$alumacc.cc:485:replace_alu$177.co.sumout[0] (adder_carry)                       0.037    18.566
$abc$22685$li062_li062.in[2] (.names)                                                           0.890    19.456
$abc$22685$li062_li062.out[0] (.names)                                                          0.148    19.604
addi[18].D[0] (dffre)                                                                           0.890    20.495
data arrival time                                                                                        20.495

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                           0.000     0.000
addi[18].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -20.495
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -19.636


#Path 7
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[18] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$180.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$180.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$180.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$180.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$180.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$180.C[19].sumout[0] (adder_carry)                       0.037    19.476
mult0[0].a[18] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    20.367
data arrival time                                                                                 20.367

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -20.367
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -19.551


#Path 8
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                              0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                               0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                              0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                               0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry)                              0.020    16.016
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry)                               0.890    16.906
$auto$alumacc.cc:485:replace_alu$183.C[15].cout[0] (adder_carry)                              0.020    16.926
$auto$alumacc.cc:485:replace_alu$183.C[16].cin[0] (adder_carry)                               0.890    17.817
$auto$alumacc.cc:485:replace_alu$183.C[16].cout[0] (adder_carry)                              0.020    17.837
$auto$alumacc.cc:485:replace_alu$183.C[17].cin[0] (adder_carry)                               0.890    18.727
$auto$alumacc.cc:485:replace_alu$183.C[17].sumout[0] (adder_carry)                            0.037    18.764
$auto$maccmap.cc:114:fulladd$391.B[0].b[16] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    19.655
data arrival time                                                                                      19.655

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -19.655
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -18.834


#Path 9
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$180.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$180.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$180.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$180.C[18].sumout[0] (adder_carry)                       0.037    18.566
mult0[0].a[17] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    19.456
data arrival time                                                                                 19.456

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -19.456
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -18.640


#Path 10
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                              0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                               0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                              0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                               0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry)                              0.020    16.016
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry)                               0.890    16.906
$auto$alumacc.cc:485:replace_alu$183.C[15].cout[0] (adder_carry)                              0.020    16.926
$auto$alumacc.cc:485:replace_alu$183.C[16].cin[0] (adder_carry)                               0.890    17.817
$auto$alumacc.cc:485:replace_alu$183.C[16].sumout[0] (adder_carry)                            0.037    17.854
$auto$maccmap.cc:114:fulladd$391.B[0].b[15] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    18.744
data arrival time                                                                                      18.744

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -18.744
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -17.923


#Path 11
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$180.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$180.C[17].sumout[0] (adder_carry)                       0.037    17.655
mult0[0].a[16] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    18.546
data arrival time                                                                                 18.546

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -18.546
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -17.730


#Path 12
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                              0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                               0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                              0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                               0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].cout[0] (adder_carry)                              0.020    14.907
$auto$alumacc.cc:485:replace_alu$177.C[15].cin[0] (adder_carry)                               0.890    15.798
$auto$alumacc.cc:485:replace_alu$177.C[15].cout[0] (adder_carry)                              0.020    15.818
$auto$alumacc.cc:485:replace_alu$177.C[16].cin[0] (adder_carry)                               0.890    16.708
$auto$alumacc.cc:485:replace_alu$177.C[16].cout[0] (adder_carry)                              0.020    16.728
$auto$alumacc.cc:485:replace_alu$177.C[17].cin[0] (adder_carry)                               0.890    17.619
$auto$alumacc.cc:485:replace_alu$177.C[17].sumout[0] (adder_carry)                            0.037    17.655
$auto$maccmap.cc:114:fulladd$720.B[0].b[16] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    18.546
data arrival time                                                                                      18.546

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -18.546
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -17.725


#Path 13
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                              0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                               0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                              0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                               0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry)                              0.020    16.016
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry)                               0.890    16.906
$auto$alumacc.cc:485:replace_alu$183.C[15].sumout[0] (adder_carry)                            0.037    16.943
$auto$maccmap.cc:114:fulladd$391.B[0].b[14] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    17.834
data arrival time                                                                                      17.834

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -17.834
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -17.013


#Path 14
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$180.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$180.C[16].sumout[0] (adder_carry)                       0.037    16.745
mult0[0].a[15] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    17.636
data arrival time                                                                                 17.636

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -17.636
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.819


#Path 15
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                              0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                               0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                              0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                               0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].cout[0] (adder_carry)                              0.020    14.907
$auto$alumacc.cc:485:replace_alu$177.C[15].cin[0] (adder_carry)                               0.890    15.798
$auto$alumacc.cc:485:replace_alu$177.C[15].cout[0] (adder_carry)                              0.020    15.818
$auto$alumacc.cc:485:replace_alu$177.C[16].cin[0] (adder_carry)                               0.890    16.708
$auto$alumacc.cc:485:replace_alu$177.C[16].sumout[0] (adder_carry)                            0.037    16.745
$auto$maccmap.cc:114:fulladd$720.B[0].b[15] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    17.636
data arrival time                                                                                      17.636

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -17.636
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.815


#Path 16
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                              0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                               0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry)                              0.020    15.105
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry)                               0.890    15.996
$auto$alumacc.cc:485:replace_alu$183.C[14].sumout[0] (adder_carry)                            0.037    16.033
$auto$maccmap.cc:114:fulladd$391.B[0].b[13] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    16.923
data arrival time                                                                                      16.923

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -16.923
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.102


#Path 17
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$180.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$180.C[15].sumout[0] (adder_carry)                       0.037    15.835
mult0[0].a[14] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    16.725
data arrival time                                                                                 16.725

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -16.725
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -15.909


#Path 18
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                              0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                               0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                              0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                               0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].cout[0] (adder_carry)                              0.020    14.907
$auto$alumacc.cc:485:replace_alu$177.C[15].cin[0] (adder_carry)                               0.890    15.798
$auto$alumacc.cc:485:replace_alu$177.C[15].sumout[0] (adder_carry)                            0.037    15.835
$auto$maccmap.cc:114:fulladd$720.B[0].b[14] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    16.725
data arrival time                                                                                      16.725

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -16.725
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -15.904


#Path 19
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry)                              0.020    14.195
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry)                               0.890    15.085
$auto$alumacc.cc:485:replace_alu$183.C[13].sumout[0] (adder_carry)                            0.037    15.122
$auto$maccmap.cc:114:fulladd$391.B[0].b[12] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    16.013
data arrival time                                                                                      16.013

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -16.013
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -15.192


#Path 20
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$180.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$180.C[14].sumout[0] (adder_carry)                       0.037    14.924
mult0[0].a[13] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    15.815
data arrival time                                                                                 15.815

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -15.815
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.998


#Path 21
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                              0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                               0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].cout[0] (adder_carry)                              0.020    13.997
$auto$alumacc.cc:485:replace_alu$177.C[14].cin[0] (adder_carry)                               0.890    14.887
$auto$alumacc.cc:485:replace_alu$177.C[14].sumout[0] (adder_carry)                            0.037    14.924
$auto$maccmap.cc:114:fulladd$720.B[0].b[13] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    15.815
data arrival time                                                                                      15.815

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -15.815
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.994


#Path 22
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry)                              0.020    13.285
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry)                               0.890    14.175
$auto$alumacc.cc:485:replace_alu$183.C[12].sumout[0] (adder_carry)                            0.037    14.212
$auto$maccmap.cc:114:fulladd$391.B[0].b[11] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    15.103
data arrival time                                                                                      15.103

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -15.103
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.282


#Path 23
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$180.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$180.C[13].sumout[0] (adder_carry)                       0.037    14.014
mult0[0].a[12] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    14.904
data arrival time                                                                                 14.904

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -14.904
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.088


#Path 24
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].cout[0] (adder_carry)                              0.020    13.086
$auto$alumacc.cc:485:replace_alu$177.C[13].cin[0] (adder_carry)                               0.890    13.977
$auto$alumacc.cc:485:replace_alu$177.C[13].sumout[0] (adder_carry)                            0.037    14.014
$auto$maccmap.cc:114:fulladd$720.B[0].b[12] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    14.904
data arrival time                                                                                      14.904

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -14.904
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.083


#Path 25
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry)                              0.020    12.374
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry)                               0.890    13.265
$auto$alumacc.cc:485:replace_alu$183.C[11].sumout[0] (adder_carry)                            0.037    13.302
$auto$maccmap.cc:114:fulladd$391.B[0].b[10] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    14.192
data arrival time                                                                                      14.192

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -14.192
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.371


#Path 26
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$180.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$180.C[12].sumout[0] (adder_carry)                       0.037    13.103
mult0[0].a[11] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    13.994
data arrival time                                                                                 13.994

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -13.994
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -13.178


#Path 27
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].cout[0] (adder_carry)                              0.020    12.176
$auto$alumacc.cc:485:replace_alu$177.C[12].cin[0] (adder_carry)                               0.890    13.066
$auto$alumacc.cc:485:replace_alu$177.C[12].sumout[0] (adder_carry)                            0.037    13.103
$auto$maccmap.cc:114:fulladd$720.B[0].b[11] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    13.994
data arrival time                                                                                      13.994

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -13.994
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.173


#Path 28
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry)                               0.020    11.464
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry)                               0.890    12.354
$auto$alumacc.cc:485:replace_alu$183.C[10].sumout[0] (adder_carry)                            0.037    12.391
$auto$maccmap.cc:114:fulladd$391.B[0].b[9] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    13.282
data arrival time                                                                                      13.282

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -13.282
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -12.461


#Path 29
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$180.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$180.C[11].sumout[0] (adder_carry)                       0.037    12.193
mult0[0].a[10] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    13.084
data arrival time                                                                                 13.084

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -13.084
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -12.267


#Path 30
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].cout[0] (adder_carry)                              0.020    11.266
$auto$alumacc.cc:485:replace_alu$177.C[11].cin[0] (adder_carry)                               0.890    12.156
$auto$alumacc.cc:485:replace_alu$177.C[11].sumout[0] (adder_carry)                            0.037    12.193
$auto$maccmap.cc:114:fulladd$720.B[0].b[10] (RS_DSP_MULT_REGIN_REGOUT)                        0.890    13.084
data arrival time                                                                                      13.084

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -13.084
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -12.263


#Path 31
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry)                               0.020    10.553
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry)                                0.890    11.444
$auto$alumacc.cc:485:replace_alu$183.C[9].sumout[0] (adder_carry)                             0.037    11.481
$auto$maccmap.cc:114:fulladd$391.B[0].b[8] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    12.371
data arrival time                                                                                      12.371

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -12.371
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -11.550


#Path 32
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
ar_d[0].C[0] (dffre)                                                                     0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                   0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$180.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$180.C[10].sumout[0] (adder_carry)                       0.037    11.283
mult0[0].a[9] (RS_DSP_MULT_REGIN_REGOUT)                                                 0.890    12.173
data arrival time                                                                                 12.173

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                               0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.074     0.816
data required time                                                                                 0.816
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.816
data arrival time                                                                                -12.173
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -11.357


#Path 33
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].cout[0] (adder_carry)                               0.020    10.355
$auto$alumacc.cc:485:replace_alu$177.C[10].cin[0] (adder_carry)                               0.890    11.246
$auto$alumacc.cc:485:replace_alu$177.C[10].sumout[0] (adder_carry)                            0.037    11.283
$auto$maccmap.cc:114:fulladd$720.B[0].b[9] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    12.173
data arrival time                                                                                      12.173

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -12.173
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -11.352


#Path 34
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry)                               0.020     9.643
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry)                                0.890    10.533
$auto$alumacc.cc:485:replace_alu$183.C[8].sumout[0] (adder_carry)                             0.037    10.570
$auto$maccmap.cc:114:fulladd$391.B[0].b[7] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    11.461
data arrival time                                                                                      11.461

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -11.461
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -10.640


#Path 35
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
ar_d[0].C[0] (dffre)                                                                    0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                  0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                         0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                          0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].cout[0] (adder_carry)                         0.020     9.445
$auto$alumacc.cc:485:replace_alu$180.C[9].cin[0] (adder_carry)                          0.890    10.335
$auto$alumacc.cc:485:replace_alu$180.C[9].sumout[0] (adder_carry)                       0.037    10.372
mult0[0].a[8] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    11.263
data arrival time                                                                                11.263

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                              0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.074     0.816
data required time                                                                                0.816
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.816
data arrival time                                                                               -11.263
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -10.446


#Path 36
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].cout[0] (adder_carry)                               0.020     9.445
$auto$alumacc.cc:485:replace_alu$177.C[9].cin[0] (adder_carry)                                0.890    10.335
$auto$alumacc.cc:485:replace_alu$177.C[9].sumout[0] (adder_carry)                             0.037    10.372
$auto$maccmap.cc:114:fulladd$720.B[0].b[8] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    11.263
data arrival time                                                                                      11.263

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -11.263
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -10.442


#Path 37
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry)                               0.020     8.733
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry)                                0.890     9.623
$auto$alumacc.cc:485:replace_alu$183.C[7].sumout[0] (adder_carry)                             0.037     9.660
$auto$maccmap.cc:114:fulladd$391.B[0].b[6] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    10.550
data arrival time                                                                                      10.550

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -10.550
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -9.729


#Path 38
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
ar_d[0].C[0] (dffre)                                                                    0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                  0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].cout[0] (adder_carry)                         0.020     8.534
$auto$alumacc.cc:485:replace_alu$180.C[8].cin[0] (adder_carry)                          0.890     9.425
$auto$alumacc.cc:485:replace_alu$180.C[8].sumout[0] (adder_carry)                       0.037     9.462
mult0[0].a[7] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890    10.352
data arrival time                                                                                10.352

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                              0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.074     0.816
data required time                                                                                0.816
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.816
data arrival time                                                                               -10.352
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -9.536


#Path 39
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].cout[0] (adder_carry)                               0.020     8.534
$auto$alumacc.cc:485:replace_alu$177.C[8].cin[0] (adder_carry)                                0.890     9.425
$auto$alumacc.cc:485:replace_alu$177.C[8].sumout[0] (adder_carry)                             0.037     9.462
$auto$maccmap.cc:114:fulladd$720.B[0].b[7] (RS_DSP_MULT_REGIN_REGOUT)                         0.890    10.352
data arrival time                                                                                      10.352

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                     -10.352
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -9.531


#Path 40
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry)                               0.020     7.822
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry)                                0.890     8.713
$auto$alumacc.cc:485:replace_alu$183.C[6].sumout[0] (adder_carry)                             0.037     8.750
$auto$maccmap.cc:114:fulladd$391.B[0].b[5] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     9.640
data arrival time                                                                                       9.640

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -9.640
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -8.819


#Path 41
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
ar_d[0].C[0] (dffre)                                                                    0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                  0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$180.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$180.C[7].sumout[0] (adder_carry)                       0.037     8.551
mult0[0].a[6] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890     9.442
data arrival time                                                                                 9.442

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                              0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.074     0.816
data required time                                                                                0.816
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.816
data arrival time                                                                                -9.442
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -8.626


#Path 42
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].cout[0] (adder_carry)                               0.020     7.624
$auto$alumacc.cc:485:replace_alu$177.C[7].cin[0] (adder_carry)                                0.890     8.514
$auto$alumacc.cc:485:replace_alu$177.C[7].sumout[0] (adder_carry)                             0.037     8.551
$auto$maccmap.cc:114:fulladd$720.B[0].b[6] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     9.442
data arrival time                                                                                       9.442

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -9.442
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -8.621


#Path 43
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry)                               0.020     6.912
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry)                                0.890     7.802
$auto$alumacc.cc:485:replace_alu$183.C[5].sumout[0] (adder_carry)                             0.037     7.839
$auto$maccmap.cc:114:fulladd$391.B[0].b[4] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     8.730
data arrival time                                                                                       8.730

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -8.730
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.909


#Path 44
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
ar_d[0].C[0] (dffre)                                                                    0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                  0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$180.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$180.C[6].sumout[0] (adder_carry)                       0.037     7.641
mult0[0].a[5] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890     8.531
data arrival time                                                                                 8.531

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                              0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.074     0.816
data required time                                                                                0.816
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.816
data arrival time                                                                                -8.531
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -7.715


#Path 45
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].cout[0] (adder_carry)                               0.020     6.714
$auto$alumacc.cc:485:replace_alu$177.C[6].cin[0] (adder_carry)                                0.890     7.604
$auto$alumacc.cc:485:replace_alu$177.C[6].sumout[0] (adder_carry)                             0.037     7.641
$auto$maccmap.cc:114:fulladd$720.B[0].b[5] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     8.531
data arrival time                                                                                       8.531

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -8.531
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.710


#Path 46
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$183.S[0].in[0] (.names)                                      0.890     3.044
$auto$alumacc.cc:485:replace_alu$183.S[0].out[0] (.names)                                     0.218     3.262
$auto$alumacc.cc:485:replace_alu$183.C[1].p[0] (adder_carry)                                  0.890     4.152
$auto$alumacc.cc:485:replace_alu$183.C[1].cout[0] (adder_carry)                               0.028     4.180
$auto$alumacc.cc:485:replace_alu$183.C[2].cin[0] (adder_carry)                                0.890     5.071
$auto$alumacc.cc:485:replace_alu$183.C[2].cout[0] (adder_carry)                               0.020     5.091
$auto$alumacc.cc:485:replace_alu$183.C[3].cin[0] (adder_carry)                                0.890     5.981
$auto$alumacc.cc:485:replace_alu$183.C[3].cout[0] (adder_carry)                               0.020     6.001
$auto$alumacc.cc:485:replace_alu$183.C[4].cin[0] (adder_carry)                                0.890     6.892
$auto$alumacc.cc:485:replace_alu$183.C[4].sumout[0] (adder_carry)                             0.037     6.929
$auto$maccmap.cc:114:fulladd$391.B[0].b[3] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     7.819
data arrival time                                                                                       7.819

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -7.819
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.998


#Path 47
Startpoint: ar_d[0].Q[0] (dffre clocked by clk)
Endpoint  : mult0[0].a[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
ar_d[0].C[0] (dffre)                                                                    0.890     0.890
ar_d[0].Q[0] (dffre) [clock-to-output]                                                  0.154     1.044
$auto$alumacc.cc:485:replace_alu$180.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$180.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$180.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$180.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$180.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$180.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$180.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$180.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$180.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$180.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$180.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$180.C[5].sumout[0] (adder_carry)                       0.037     6.731
mult0[0].a[4] (RS_DSP_MULT_REGIN_REGOUT)                                                0.890     7.621
data arrival time                                                                                 7.621

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                                              0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.074     0.816
data required time                                                                                0.816
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.816
data arrival time                                                                                -7.621
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.805


#Path 48
Startpoint: br_ddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.B[0].b[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
br_ddd[0].C[0] (dffre)                                                                        0.890     0.890
br_ddd[0].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$auto$alumacc.cc:485:replace_alu$177.S[0].in[0] (.names)                                      0.890     1.935
$auto$alumacc.cc:485:replace_alu$177.S[0].out[0] (.names)                                     0.218     2.153
$auto$alumacc.cc:485:replace_alu$177.C[1].p[0] (adder_carry)                                  0.890     3.044
$auto$alumacc.cc:485:replace_alu$177.C[1].cout[0] (adder_carry)                               0.028     3.072
$auto$alumacc.cc:485:replace_alu$177.C[2].cin[0] (adder_carry)                                0.890     3.962
$auto$alumacc.cc:485:replace_alu$177.C[2].cout[0] (adder_carry)                               0.020     3.982
$auto$alumacc.cc:485:replace_alu$177.C[3].cin[0] (adder_carry)                                0.890     4.873
$auto$alumacc.cc:485:replace_alu$177.C[3].cout[0] (adder_carry)                               0.020     4.893
$auto$alumacc.cc:485:replace_alu$177.C[4].cin[0] (adder_carry)                                0.890     5.783
$auto$alumacc.cc:485:replace_alu$177.C[4].cout[0] (adder_carry)                               0.020     5.803
$auto$alumacc.cc:485:replace_alu$177.C[5].cin[0] (adder_carry)                                0.890     6.694
$auto$alumacc.cc:485:replace_alu$177.C[5].sumout[0] (adder_carry)                             0.037     6.731
$auto$maccmap.cc:114:fulladd$720.B[0].b[4] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     7.621
data arrival time                                                                                       7.621

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -7.621
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.800


#Path 49
Startpoint: ar_dddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ar_dddd[0].C[0] (dffre)                                                   0.890     0.890
ar_dddd[0].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1601__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1601__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1603__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1603__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1604__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1604__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1704__.in[0] (.names)                                 0.890     5.261
$abc$44827$new_new_n1704__.out[0] (.names)                                0.218     5.479
$abc$22685$li035_li035.in[2] (.names)                                     0.890     6.369
$abc$22685$li035_li035.out[0] (.names)                                    0.148     6.517
$auto$maccmap.cc:114:fulladd$391.C[34].D[0] (dffre)                       0.890     7.408
data arrival time                                                                   7.408

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[34].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.408
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.549


#Path 50
Startpoint: ar_dddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ar_dddd[0].C[0] (dffre)                                                   0.890     0.890
ar_dddd[0].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1601__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1601__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1603__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1603__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1604__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1604__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1704__.in[0] (.names)                                 0.890     5.261
$abc$44827$new_new_n1704__.out[0] (.names)                                0.218     5.479
$abc$22685$li036_li036.in[2] (.names)                                     0.890     6.369
$abc$22685$li036_li036.out[0] (.names)                                    0.148     6.517
$auto$maccmap.cc:114:fulladd$391.C[35].D[0] (dffre)                       0.890     7.408
data arrival time                                                                   7.408

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[35].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.408
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.549


#Path 51
Startpoint: ar_dddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ar_dddd[0].C[0] (dffre)                                                   0.890     0.890
ar_dddd[0].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1601__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1601__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1603__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1603__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1604__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1604__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1704__.in[0] (.names)                                 0.890     5.261
$abc$44827$new_new_n1704__.out[0] (.names)                                0.218     5.479
$abc$22685$li037_li037.in[2] (.names)                                     0.890     6.369
$abc$22685$li037_li037.out[0] (.names)                                    0.148     6.517
$auto$maccmap.cc:114:fulladd$391.C[36].D[0] (dffre)                       0.890     7.408
data arrival time                                                                   7.408

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[36].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.408
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.549


#Path 52
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1238__.in[0] (.names)                        0.890     5.239
$abc$44827$new_new_n1238__.out[0] (.names)                       0.218     5.458
$abc$22685$li424_li424.in[2] (.names)                            0.890     6.348
$abc$22685$li424_li424.out[0] (.names)                           0.148     6.496
pi[14].D[0] (dffre)                                              0.890     7.386
data arrival time                                                          7.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[14].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.527


#Path 53
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1290__.in[1] (.names)                        0.890     5.239
$abc$44827$new_new_n1290__.out[0] (.names)                       0.197     5.436
$abc$22685$li426_li426.in[2] (.names)                            0.890     6.327
$abc$22685$li426_li426.out[0] (.names)                           0.148     6.475
pi[16].D[0] (dffre)                                              0.890     7.365
data arrival time                                                          7.365

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[16].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.365
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.506


#Path 54
Startpoint: ar_dddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ar_dddd[0].C[0] (dffre)                                                   0.890     0.890
ar_dddd[0].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1601__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1601__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1603__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1603__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1604__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1604__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1704__.in[0] (.names)                                 0.890     5.261
$abc$44827$new_new_n1704__.out[0] (.names)                                0.218     5.479
$abc$22685$li039_li039.in[2] (.names)                                     0.890     6.369
$abc$22685$li039_li039.out[0] (.names)                                    0.103     6.472
$auto$maccmap.cc:114:fulladd$391.C[38].D[0] (dffre)                       0.890     7.362
data arrival time                                                                   7.362

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[38].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.362
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.503


#Path 55
Startpoint: ar_dddd[0].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ar_dddd[0].C[0] (dffre)                                                   0.890     0.890
ar_dddd[0].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1601__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1601__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1603__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1603__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1604__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1604__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1704__.in[0] (.names)                                 0.890     5.261
$abc$44827$new_new_n1704__.out[0] (.names)                                0.218     5.479
$abc$22685$li038_li038.in[2] (.names)                                     0.890     6.369
$abc$22685$li038_li038.out[0] (.names)                                    0.103     6.472
$auto$maccmap.cc:114:fulladd$391.C[37].D[0] (dffre)                       0.890     7.362
data arrival time                                                                   7.362

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[37].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.362
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.503


#Path 56
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1656__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1656__.out[0] (.names)                                0.218     5.433
$abc$22685$li055_li055.in[2] (.names)                                     0.890     6.324
$abc$22685$li055_li055.out[0] (.names)                                    0.148     6.471
$auto$maccmap.cc:114:fulladd$720.C[33].D[0] (dffre)                       0.890     7.362
data arrival time                                                                   7.362

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[33].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.362
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.503


#Path 57
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1296__.in[1] (.names)                        0.890     5.239
$abc$44827$new_new_n1296__.out[0] (.names)                       0.197     5.436
$abc$22685$li428_li428.in[3] (.names)                            0.890     6.327
$abc$22685$li428_li428.out[0] (.names)                           0.136     6.462
pi[18].D[0] (dffre)                                              0.890     7.353
data arrival time                                                          7.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[18].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.494


#Path 58
Startpoint: bi_dd[4].Q[0] (dffre clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
bi_dd[4].C[0] (dffre)                                                         0.890     0.890
bi_dd[4].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$44827$new_new_n1660__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1660__.out[0] (.names)                                    0.218     2.153
$abc$44827$new_new_n1674__.in[0] (.names)                                     0.890     3.044
$abc$44827$new_new_n1674__.out[0] (.names)                                    0.218     3.262
$abc$44827$new_new_n1690__.in[1] (.names)                                     0.890     4.152
$abc$44827$new_new_n1690__.out[0] (.names)                                    0.152     4.304
$abc$44827$new_new_n1691__.in[0] (.names)                                     0.890     5.194
$abc$44827$new_new_n1691__.out[0] (.names)                                    0.218     5.412
$abc$22685$li016_li016.in[2] (.names)                                         0.890     6.303
$abc$22685$li016_li016.out[0] (.names)                                        0.148     6.451
$auto$alumacc.cc:485:replace_alu$186.A[36].D[0] (dffre)                       0.890     7.341
data arrival time                                                                       7.341

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[36].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.482


#Path 59
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre clocked by clk)
Endpoint  : pi[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[34].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1362__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1362__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1368__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1368__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1369__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1369__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1370__.in[2] (.names)                                 0.890     5.261
$abc$44827$new_new_n1370__.out[0] (.names)                                0.103     5.363
$abc$22685$li445_li445.in[1] (.names)                                     0.890     6.254
$abc$22685$li445_li445.out[0] (.names)                                    0.197     6.451
pi[35].D[0] (dffre)                                                       0.890     7.341
data arrival time                                                                   7.341

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[35].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.341
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.482


#Path 60
Startpoint: bi_dd[4].Q[0] (dffre clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
bi_dd[4].C[0] (dffre)                                                         0.890     0.890
bi_dd[4].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$44827$new_new_n1660__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1660__.out[0] (.names)                                    0.218     2.153
$abc$44827$new_new_n1674__.in[0] (.names)                                     0.890     3.044
$abc$44827$new_new_n1674__.out[0] (.names)                                    0.218     3.262
$abc$44827$new_new_n1690__.in[1] (.names)                                     0.890     4.152
$abc$44827$new_new_n1690__.out[0] (.names)                                    0.152     4.304
$abc$44827$new_new_n1691__.in[0] (.names)                                     0.890     5.194
$abc$44827$new_new_n1691__.out[0] (.names)                                    0.218     5.412
$abc$22685$li015_li015.in[2] (.names)                                         0.890     6.303
$abc$22685$li015_li015.out[0] (.names)                                        0.148     6.451
$auto$alumacc.cc:485:replace_alu$186.A[35].D[0] (dffre)                       0.890     7.341
data arrival time                                                                       7.341

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[35].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.482


#Path 61
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1488__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1488__.out[0] (.names)                                0.197     5.345
$abc$22685$li482_li482.in[1] (.names)                                     0.890     6.236
$abc$22685$li482_li482.out[0] (.names)                                    0.197     6.433
pr[33].D[0] (dffre)                                                       0.890     7.323
data arrival time                                                                   7.323

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[33].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.323
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.464


#Path 62
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1162__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1162__.out[0] (.names)                                0.172     5.388
$abc$22685$li056_li056.in[2] (.names)                                     0.890     6.278
$abc$22685$li056_li056.out[0] (.names)                                    0.148     6.426
$auto$maccmap.cc:114:fulladd$720.C[34].D[0] (dffre)                       0.890     7.316
data arrival time                                                                   7.316

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[34].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.316
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.457


#Path 63
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1162__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1162__.out[0] (.names)                                0.172     5.388
$abc$22685$li058_li058.in[2] (.names)                                     0.890     6.278
$abc$22685$li058_li058.out[0] (.names)                                    0.148     6.426
$auto$maccmap.cc:114:fulladd$720.C[36].D[0] (dffre)                       0.890     7.316
data arrival time                                                                   7.316

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[36].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.316
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.457


#Path 64
Startpoint: commonr2[17].Q[0] (dffre clocked by clk)
Endpoint  : pi[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[17].C[0] (dffre)                                        0.890     0.890
commonr2[17].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$44827$new_new_n1293__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1293__.out[0] (.names)                       0.173     2.107
$abc$44827$new_new_n1294__.in[0] (.names)                        0.890     2.998
$abc$44827$new_new_n1294__.out[0] (.names)                       0.218     3.216
$abc$44827$new_new_n1303__.in[1] (.names)                        0.890     4.107
$abc$44827$new_new_n1303__.out[0] (.names)                       0.197     4.303
$abc$44827$new_new_n1307__.in[1] (.names)                        0.890     5.194
$abc$44827$new_new_n1307__.out[0] (.names)                       0.197     5.391
$abc$22685$li431_li431.in[3] (.names)                            0.890     6.281
$abc$22685$li431_li431.out[0] (.names)                           0.136     6.417
pi[21].D[0] (dffre)                                              0.890     7.307
data arrival time                                                          7.307

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[21].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.448


#Path 65
Startpoint: bi_dd[4].Q[0] (dffre clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
bi_dd[4].C[0] (dffre)                                                         0.890     0.890
bi_dd[4].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$44827$new_new_n1660__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1660__.out[0] (.names)                                    0.218     2.153
$abc$44827$new_new_n1674__.in[0] (.names)                                     0.890     3.044
$abc$44827$new_new_n1674__.out[0] (.names)                                    0.218     3.262
$abc$44827$new_new_n1690__.in[1] (.names)                                     0.890     4.152
$abc$44827$new_new_n1690__.out[0] (.names)                                    0.152     4.304
$abc$44827$new_new_n1691__.in[0] (.names)                                     0.890     5.194
$abc$44827$new_new_n1691__.out[0] (.names)                                    0.218     5.412
$abc$22685$li017_li017.in[3] (.names)                                         0.890     6.303
$abc$22685$li017_li017.out[0] (.names)                                        0.090     6.393
$auto$alumacc.cc:485:replace_alu$186.A[37].D[0] (dffre)                       0.890     7.284
data arrival time                                                                       7.284

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[37].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.284
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.425


#Path 66
Startpoint: bi_dd[4].Q[0] (dffre clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
bi_dd[4].C[0] (dffre)                                                         0.890     0.890
bi_dd[4].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$44827$new_new_n1660__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1660__.out[0] (.names)                                    0.218     2.153
$abc$44827$new_new_n1674__.in[0] (.names)                                     0.890     3.044
$abc$44827$new_new_n1674__.out[0] (.names)                                    0.218     3.262
$abc$44827$new_new_n1690__.in[1] (.names)                                     0.890     4.152
$abc$44827$new_new_n1690__.out[0] (.names)                                    0.152     4.304
$abc$44827$new_new_n1691__.in[0] (.names)                                     0.890     5.194
$abc$44827$new_new_n1691__.out[0] (.names)                                    0.218     5.412
$abc$22685$li018_li018.in[3] (.names)                                         0.890     6.303
$abc$22685$li018_li018.out[0] (.names)                                        0.090     6.393
$auto$alumacc.cc:485:replace_alu$186.A[38].D[0] (dffre)                       0.890     7.284
data arrival time                                                                       7.284

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[38].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.284
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.425


#Path 67
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1470__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1470__.out[0] (.names)                                0.197     5.345
$abc$22685$li478_li478.in[2] (.names)                                     0.890     6.236
$abc$22685$li478_li478.out[0] (.names)                                    0.148     6.383
pr[29].D[0] (dffre)                                                       0.890     7.274
data arrival time                                                                   7.274

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[29].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.274
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.415


#Path 68
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1479__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1479__.out[0] (.names)                                0.197     5.345
$abc$22685$li480_li480.in[2] (.names)                                     0.890     6.236
$abc$22685$li480_li480.out[0] (.names)                                    0.148     6.383
pr[31].D[0] (dffre)                                                       0.890     7.274
data arrival time                                                                   7.274

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[31].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.274
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.415


#Path 69
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1162__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1162__.out[0] (.names)                                0.172     5.388
$abc$22685$li059_li059.in[2] (.names)                                     0.890     6.278
$abc$22685$li059_li059.out[0] (.names)                                    0.103     6.381
$auto$maccmap.cc:114:fulladd$720.C[37].D[0] (dffre)                       0.890     7.271
data arrival time                                                                   7.271

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[37].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.271
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.412


#Path 70
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1162__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1162__.out[0] (.names)                                0.172     5.388
$abc$22685$li060_li060.in[2] (.names)                                     0.890     6.278
$abc$22685$li060_li060.out[0] (.names)                                    0.103     6.381
$auto$maccmap.cc:114:fulladd$720.C[38].D[0] (dffre)                       0.890     7.271
data arrival time                                                                   7.271

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[38].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.271
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.412


#Path 71
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre clocked by clk)
Endpoint  : pi[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[26].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1327__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1327__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1331__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1331__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1337__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1337__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1341__.in[0] (.names)                                 0.890     5.124
$abc$44827$new_new_n1341__.out[0] (.names)                                0.218     5.342
$abc$22685$li439_li439.in[2] (.names)                                     0.890     6.232
$abc$22685$li439_li439.out[0] (.names)                                    0.148     6.380
pi[29].D[0] (dffre)                                                       0.890     7.271
data arrival time                                                                   7.271

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[29].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.271
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.412


#Path 72
Startpoint: ai_dddd[5].Q[0] (dffre clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
ai_dddd[5].C[0] (dffre)                                                   0.890     0.890
ai_dddd[5].Q[0] (dffre) [clock-to-output]                                 0.154     1.044
$abc$44827$new_new_n1159__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1159__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1160__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1160__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1161__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1161__.out[0] (.names)                                0.218     4.325
$abc$44827$new_new_n1162__.in[0] (.names)                                 0.890     5.215
$abc$44827$new_new_n1162__.out[0] (.names)                                0.172     5.388
$abc$22685$li057_li057.in[4] (.names)                                     0.890     6.278
$abc$22685$li057_li057.out[0] (.names)                                    0.099     6.377
$auto$maccmap.cc:114:fulladd$720.C[35].D[0] (dffre)                       0.890     7.268
data arrival time                                                                   7.268

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[35].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.268
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.409


#Path 73
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1238__.in[0] (.names)                        0.890     5.239
$abc$44827$new_new_n1238__.out[0] (.names)                       0.218     5.458
$abc$22685$li425_li425.in[5] (.names)                            0.890     6.348
$abc$22685$li425_li425.out[0] (.names)                           0.025     6.373
pi[15].D[0] (dffre)                                              0.890     7.264
data arrival time                                                          7.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[15].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.405


#Path 74
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre clocked by clk)
Endpoint  : pr[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[22].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1439__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1439__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1445__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1445__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1455__.in[1] (.names)                                 0.890     4.107
$abc$44827$new_new_n1455__.out[0] (.names)                                0.197     4.303
$abc$44827$new_new_n1461__.in[3] (.names)                                 0.890     5.194
$abc$44827$new_new_n1461__.out[0] (.names)                                0.136     5.329
$abc$22685$li476_li476.in[2] (.names)                                     0.890     6.220
$abc$22685$li476_li476.out[0] (.names)                                    0.148     6.368
pr[27].D[0] (dffre)                                                       0.890     7.258
data arrival time                                                                   7.258

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[27].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.258
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.399


#Path 75
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre clocked by clk)
Endpoint  : pr[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[22].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1439__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1439__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1443__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1443__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1444__.in[0] (.names)                                 0.890     4.107
$abc$44827$new_new_n1444__.out[0] (.names)                                0.172     4.279
$abc$44827$new_new_n1452__.in[2] (.names)                                 0.890     5.169
$abc$44827$new_new_n1452__.out[0] (.names)                                0.103     5.272
$abc$22685$li474_li474.in[1] (.names)                                     0.890     6.163
$abc$22685$li474_li474.out[0] (.names)                                    0.197     6.359
pr[25].D[0] (dffre)                                                       0.890     7.250
data arrival time                                                                   7.250

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[25].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.250
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.391


#Path 76
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre clocked by clk)
Endpoint  : pi[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[26].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1327__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1327__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1331__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1331__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1337__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1337__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1350__.in[1] (.names)                                 0.890     5.124
$abc$44827$new_new_n1350__.out[0] (.names)                                0.197     5.321
$abc$22685$li441_li441.in[2] (.names)                                     0.890     6.211
$abc$22685$li441_li441.out[0] (.names)                                    0.148     6.359
pi[31].D[0] (dffre)                                                       0.890     7.250
data arrival time                                                                   7.250

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[31].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.250
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.391


#Path 77
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1296__.in[1] (.names)                        0.890     5.239
$abc$44827$new_new_n1296__.out[0] (.names)                       0.197     5.436
$abc$22685$li429_li429.in[5] (.names)                            0.890     6.327
$abc$22685$li429_li429.out[0] (.names)                           0.025     6.352
pi[19].D[0] (dffre)                                              0.890     7.242
data arrival time                                                          7.242

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[19].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.384


#Path 78
Startpoint: commonr2[7].Q[0] (dffre clocked by clk)
Endpoint  : pi[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[7].C[0] (dffre)                                         0.890     0.890
commonr2[7].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$44827$new_new_n1229__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1229__.out[0] (.names)                       0.218     2.153
$abc$44827$new_new_n1230__.in[1] (.names)                        0.890     3.044
$abc$44827$new_new_n1230__.out[0] (.names)                       0.197     3.240
$abc$44827$new_new_n1237__.in[0] (.names)                        0.890     4.131
$abc$44827$new_new_n1237__.out[0] (.names)                       0.218     4.349
$abc$44827$new_new_n1290__.in[1] (.names)                        0.890     5.239
$abc$44827$new_new_n1290__.out[0] (.names)                       0.197     5.436
$abc$22685$li427_li427.in[5] (.names)                            0.890     6.327
$abc$22685$li427_li427.out[0] (.names)                           0.025     6.352
pi[17].D[0] (dffre)                                              0.890     7.242
data arrival time                                                          7.242

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[17].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.384


#Path 79
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1470__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1470__.out[0] (.names)                                0.197     5.345
$abc$22685$li479_li479.in[4] (.names)                                     0.890     6.236
$abc$22685$li479_li479.out[0] (.names)                                    0.099     6.335
pr[30].D[0] (dffre)                                                       0.890     7.225
data arrival time                                                                   7.225

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[30].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.225
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.366


#Path 80
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1479__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1479__.out[0] (.names)                                0.197     5.345
$abc$22685$li481_li481.in[4] (.names)                                     0.890     6.236
$abc$22685$li481_li481.out[0] (.names)                                    0.099     6.335
pr[32].D[0] (dffre)                                                       0.890     7.225
data arrival time                                                                   7.225

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[32].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.225
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.366


#Path 81
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1488__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1488__.out[0] (.names)                                0.197     5.345
$abc$22685$li483_li483.in[4] (.names)                                     0.890     6.236
$abc$22685$li483_li483.out[0] (.names)                                    0.099     6.335
pr[34].D[0] (dffre)                                                       0.890     7.225
data arrival time                                                                   7.225

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[34].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.225
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.366


#Path 82
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre clocked by clk)
Endpoint  : pi[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[26].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1327__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1327__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1331__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1331__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1337__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1337__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1341__.in[0] (.names)                                 0.890     5.124
$abc$44827$new_new_n1341__.out[0] (.names)                                0.218     5.342
$abc$22685$li440_li440.in[4] (.names)                                     0.890     6.232
$abc$22685$li440_li440.out[0] (.names)                                    0.099     6.332
pi[30].D[0] (dffre)                                                       0.890     7.222
data arrival time                                                                   7.222

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[30].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.222
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.363


#Path 83
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[22].Q[0] (dffre clocked by clk)
Endpoint  : pi[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[22].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1312__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1312__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1315__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1315__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1316__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1316__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1323__.in[4] (.names)                                 0.890     5.124
$abc$44827$new_new_n1323__.out[0] (.names)                                0.099     5.223
$abc$22685$li435_li435.in[0] (.names)                                     0.890     6.114
$abc$22685$li435_li435.out[0] (.names)                                    0.218     6.332
pi[25].D[0] (dffre)                                                       0.890     7.222
data arrival time                                                                   7.222

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[25].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.222
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.363


#Path 84
Startpoint: commonr2[17].Q[0] (dffre clocked by clk)
Endpoint  : pi[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
commonr2[17].C[0] (dffre)                                        0.890     0.890
commonr2[17].Q[0] (dffre) [clock-to-output]                      0.154     1.044
$abc$44827$new_new_n1293__.in[0] (.names)                        0.890     1.935
$abc$44827$new_new_n1293__.out[0] (.names)                       0.173     2.107
$abc$44827$new_new_n1294__.in[0] (.names)                        0.890     2.998
$abc$44827$new_new_n1294__.out[0] (.names)                       0.218     3.216
$abc$44827$new_new_n1303__.in[1] (.names)                        0.890     4.107
$abc$44827$new_new_n1303__.out[0] (.names)                       0.197     4.303
$abc$44827$new_new_n1311__.in[5] (.names)                        0.890     5.194
$abc$44827$new_new_n1311__.out[0] (.names)                       0.025     5.219
$abc$22685$li432_li432.in[0] (.names)                            0.890     6.109
$abc$22685$li432_li432.out[0] (.names)                           0.218     6.328
pi[22].D[0] (dffre)                                              0.890     7.218
data arrival time                                                          7.218

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[22].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -7.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.359


#Path 85
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$abc$44827$new_new_n1407__.in[0] (.names)                                                     0.890     1.932
$abc$44827$new_new_n1407__.out[0] (.names)                                                    0.173     2.105
$abc$44827$new_new_n1408__.in[0] (.names)                                                     0.890     2.995
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.218     3.213
$abc$44827$new_new_n1410__.in[1] (.names)                                                     0.890     4.104
$abc$44827$new_new_n1410__.out[0] (.names)                                                    0.152     4.255
$abc$44827$new_new_n1419__.in[3] (.names)                                                     0.890     5.146
$abc$44827$new_new_n1419__.out[0] (.names)                                                    0.136     5.281
$abc$22685$li465_li465.in[2] (.names)                                                         0.890     6.172
$abc$22685$li465_li465.out[0] (.names)                                                        0.148     6.320
pr[16].D[0] (dffre)                                                                           0.890     7.210
data arrival time                                                                                       7.210

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[16].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -7.210
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.351


#Path 86
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre clocked by clk)
Endpoint  : pr[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[22].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1439__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1439__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1445__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1445__.out[0] (.names)                                0.218     3.216
$abc$44827$new_new_n1455__.in[1] (.names)                                 0.890     4.107
$abc$44827$new_new_n1455__.out[0] (.names)                                0.197     4.303
$abc$44827$new_new_n1461__.in[3] (.names)                                 0.890     5.194
$abc$44827$new_new_n1461__.out[0] (.names)                                0.136     5.329
$abc$22685$li477_li477.in[4] (.names)                                     0.890     6.220
$abc$22685$li477_li477.out[0] (.names)                                    0.099     6.319
pr[28].D[0] (dffre)                                                       0.890     7.210
data arrival time                                                                   7.210

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[28].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.210
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.351


#Path 87
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
$abc$44827$new_new_n1411__.in[0] (.names)                                                     0.890     1.932
$abc$44827$new_new_n1411__.out[0] (.names)                                                    0.218     2.150
$abc$44827$new_new_n1422__.in[0] (.names)                                                     0.890     3.041
$abc$44827$new_new_n1422__.out[0] (.names)                                                    0.173     3.213
$abc$44827$new_new_n1425__.in[3] (.names)                                                     0.890     4.104
$abc$44827$new_new_n1425__.out[0] (.names)                                                    0.136     4.239
$abc$44827$new_new_n1435__.in[2] (.names)                                                     0.890     5.130
$abc$44827$new_new_n1435__.out[0] (.names)                                                    0.148     5.277
$abc$22685$li470_li470.in[2] (.names)                                                         0.890     6.168
$abc$22685$li470_li470.out[0] (.names)                                                        0.148     6.316
pr[21].D[0] (dffre)                                                                           0.890     7.206
data arrival time                                                                                       7.206

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[21].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -7.206
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.347


#Path 88
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre clocked by clk)
Endpoint  : pi[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[26].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1327__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1327__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1331__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1331__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1337__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1337__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1350__.in[1] (.names)                                 0.890     5.124
$abc$44827$new_new_n1350__.out[0] (.names)                                0.197     5.321
$abc$22685$li442_li442.in[4] (.names)                                     0.890     6.211
$abc$22685$li442_li442.out[0] (.names)                                    0.099     6.310
pi[32].D[0] (dffre)                                                       0.890     7.201
data arrival time                                                                   7.201

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[32].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.201
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.342


#Path 89
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre clocked by clk)
Endpoint  : pi[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[26].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[26].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1327__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1327__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1331__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1331__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1337__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1337__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1350__.in[1] (.names)                                 0.890     5.124
$abc$44827$new_new_n1350__.out[0] (.names)                                0.197     5.321
$abc$22685$li443_li443.in[4] (.names)                                     0.890     6.211
$abc$22685$li443_li443.out[0] (.names)                                    0.099     6.310
pi[33].D[0] (dffre)                                                       0.890     7.201
data arrival time                                                                   7.201

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[33].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.201
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.342


#Path 90
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre clocked by clk)
Endpoint  : pi[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[34].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1362__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1362__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1368__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1368__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1369__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1369__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1370__.in[2] (.names)                                 0.890     5.261
$abc$44827$new_new_n1370__.out[0] (.names)                                0.103     5.363
$abc$22685$li447_li447.in[4] (.names)                                     0.890     6.254
$abc$22685$li447_li447.out[0] (.names)                                    0.054     6.308
pi[37].D[0] (dffre)                                                       0.890     7.198
data arrival time                                                                   7.198

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[37].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.198
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.339


#Path 91
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[32].Q[0] (dffre clocked by clk)
Endpoint  : pr[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[32].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[32].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1489__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1489__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1490__.in[3] (.names)                                 0.890     3.044
$abc$44827$new_new_n1490__.out[0] (.names)                                0.136     3.179
$abc$44827$new_new_n1497__.in[2] (.names)                                 0.890     4.070
$abc$44827$new_new_n1497__.out[0] (.names)                                0.148     4.217
$abc$44827$new_new_n1498__.in[0] (.names)                                 0.890     5.108
$abc$44827$new_new_n1498__.out[0] (.names)                                0.172     5.280
$abc$22685$li485_li485.in[3] (.names)                                     0.890     6.171
$abc$22685$li485_li485.out[0] (.names)                                    0.136     6.306
pr[36].D[0] (dffre)                                                       0.890     7.197
data arrival time                                                                   7.197

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[36].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.197
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.338


#Path 92
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
$abc$44827$new_new_n1411__.in[0] (.names)                                                     0.890     1.932
$abc$44827$new_new_n1411__.out[0] (.names)                                                    0.218     2.150
$abc$44827$new_new_n1422__.in[0] (.names)                                                     0.890     3.041
$abc$44827$new_new_n1422__.out[0] (.names)                                                    0.173     3.213
$abc$44827$new_new_n1425__.in[3] (.names)                                                     0.890     4.104
$abc$44827$new_new_n1425__.out[0] (.names)                                                    0.136     4.239
$abc$44827$new_new_n1427__.in[3] (.names)                                                     0.890     5.130
$abc$44827$new_new_n1427__.out[0] (.names)                                                    0.136     5.265
$abc$22685$li468_li468.in[3] (.names)                                                         0.890     6.156
$abc$22685$li468_li468.out[0] (.names)                                                        0.136     6.291
pr[19].D[0] (dffre)                                                                           0.890     7.182
data arrival time                                                                                       7.182

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[19].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -7.182
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.323


#Path 93
Startpoint: $auto$alumacc.cc:485:replace_alu$186.A[28].Q[0] (dffre clocked by clk)
Endpoint  : common[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[28].C[0] (dffre)                       0.890     0.890
$auto$alumacc.cc:485:replace_alu$186.A[28].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1624__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1624__.out[0] (.names)                                    0.173     2.107
$abc$44827$new_new_n1625__.in[0] (.names)                                     0.890     2.998
$abc$44827$new_new_n1625__.out[0] (.names)                                    0.218     3.216
$abc$44827$new_new_n1639__.in[1] (.names)                                     0.890     4.107
$abc$44827$new_new_n1639__.out[0] (.names)                                    0.152     4.258
$abc$44827$new_new_n1649__.in[4] (.names)                                     0.890     5.149
$abc$44827$new_new_n1649__.out[0] (.names)                                    0.099     5.248
$abc$22685$li369_li369.in[2] (.names)                                         0.890     6.138
$abc$22685$li369_li369.out[0] (.names)                                        0.148     6.286
common[37].D[0] (dffre)                                                       0.890     7.177
data arrival time                                                                       7.177

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
common[37].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.177
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.318


#Path 94
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$abc$44827$new_new_n1407__.in[0] (.names)                                                     0.890     1.932
$abc$44827$new_new_n1407__.out[0] (.names)                                                    0.173     2.105
$abc$44827$new_new_n1408__.in[0] (.names)                                                     0.890     2.995
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.218     3.213
$abc$44827$new_new_n1410__.in[1] (.names)                                                     0.890     4.104
$abc$44827$new_new_n1410__.out[0] (.names)                                                    0.152     4.255
$abc$44827$new_new_n1414__.in[4] (.names)                                                     0.890     5.146
$abc$44827$new_new_n1414__.out[0] (.names)                                                    0.099     5.245
$abc$22685$li463_li463.in[2] (.names)                                                         0.890     6.136
$abc$22685$li463_li463.out[0] (.names)                                                        0.148     6.283
pr[14].D[0] (dffre)                                                                           0.890     7.174
data arrival time                                                                                       7.174

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[14].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -7.174
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.315


#Path 95
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre clocked by clk)
Endpoint  : pi[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[34].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1362__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1362__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1368__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1368__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1369__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1369__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1370__.in[2] (.names)                                 0.890     5.261
$abc$44827$new_new_n1370__.out[0] (.names)                                0.103     5.363
$abc$22685$li446_li446.in[5] (.names)                                     0.890     6.254
$abc$22685$li446_li446.out[0] (.names)                                    0.025     6.279
pi[36].D[0] (dffre)                                                       0.890     7.169
data arrival time                                                                   7.169

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[36].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.169
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.310


#Path 96
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre clocked by clk)
Endpoint  : pi[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[34].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[34].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1362__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1362__.out[0] (.names)                                0.218     2.153
$abc$44827$new_new_n1368__.in[0] (.names)                                 0.890     3.044
$abc$44827$new_new_n1368__.out[0] (.names)                                0.218     3.262
$abc$44827$new_new_n1369__.in[0] (.names)                                 0.890     4.152
$abc$44827$new_new_n1369__.out[0] (.names)                                0.218     4.370
$abc$44827$new_new_n1370__.in[2] (.names)                                 0.890     5.261
$abc$44827$new_new_n1370__.out[0] (.names)                                0.103     5.363
$abc$22685$li448_li448.in[5] (.names)                                     0.890     6.254
$abc$22685$li448_li448.out[0] (.names)                                    0.025     6.279
pi[38].D[0] (dffre)                                                       0.890     7.169
data arrival time                                                                   7.169

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[38].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.169
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.310


#Path 97
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
$abc$44827$new_new_n1411__.in[0] (.names)                                                     0.890     1.932
$abc$44827$new_new_n1411__.out[0] (.names)                                                    0.218     2.150
$abc$44827$new_new_n1422__.in[0] (.names)                                                     0.890     3.041
$abc$44827$new_new_n1422__.out[0] (.names)                                                    0.173     3.213
$abc$44827$new_new_n1425__.in[3] (.names)                                                     0.890     4.104
$abc$44827$new_new_n1425__.out[0] (.names)                                                    0.136     4.239
$abc$44827$new_new_n1435__.in[2] (.names)                                                     0.890     5.130
$abc$44827$new_new_n1435__.out[0] (.names)                                                    0.148     5.277
$abc$22685$li471_li471.in[4] (.names)                                                         0.890     6.168
$abc$22685$li471_li471.out[0] (.names)                                                        0.099     6.267
pr[22].D[0] (dffre)                                                                           0.890     7.158
data arrival time                                                                                       7.158

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[22].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -7.158
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -6.299


#Path 98
Startpoint: $auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre clocked by clk)
Endpoint  : pr[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$391.C[25].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$391.C[25].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1453__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1453__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1457__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1457__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1467__.in[1] (.names)                                 0.890     4.061
$abc$44827$new_new_n1467__.out[0] (.names)                                0.197     4.258
$abc$44827$new_new_n1488__.in[1] (.names)                                 0.890     5.148
$abc$44827$new_new_n1488__.out[0] (.names)                                0.197     5.345
$abc$22685$li484_li484.in[5] (.names)                                     0.890     6.236
$abc$22685$li484_li484.out[0] (.names)                                    0.025     6.261
pr[35].D[0] (dffre)                                                       0.890     7.151
data arrival time                                                                   7.151

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pr[35].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.151
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.292


#Path 99
Startpoint: $auto$maccmap.cc:114:fulladd$720.C[22].Q[0] (dffre clocked by clk)
Endpoint  : pi[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
$auto$maccmap.cc:114:fulladd$720.C[22].C[0] (dffre)                       0.890     0.890
$auto$maccmap.cc:114:fulladd$720.C[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1312__.in[0] (.names)                                 0.890     1.935
$abc$44827$new_new_n1312__.out[0] (.names)                                0.173     2.107
$abc$44827$new_new_n1315__.in[0] (.names)                                 0.890     2.998
$abc$44827$new_new_n1315__.out[0] (.names)                                0.173     3.170
$abc$44827$new_new_n1316__.in[0] (.names)                                 0.890     4.061
$abc$44827$new_new_n1316__.out[0] (.names)                                0.172     4.233
$abc$44827$new_new_n1323__.in[4] (.names)                                 0.890     5.124
$abc$44827$new_new_n1323__.out[0] (.names)                                0.099     5.223
$abc$22685$li437_li437.in[3] (.names)                                     0.890     6.114
$abc$22685$li437_li437.out[0] (.names)                                    0.136     6.249
pi[27].D[0] (dffre)                                                       0.890     7.140
data arrival time                                                                   7.140

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
pi[27].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                         0.000     0.890
cell setup time                                                          -0.032     0.859
data required time                                                                  0.859
-----------------------------------------------------------------------------------------
data required time                                                                  0.859
data arrival time                                                                  -7.140
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -6.281


#Path 100
Startpoint: $auto$alumacc.cc:485:replace_alu$186.A[28].Q[0] (dffre clocked by clk)
Endpoint  : common[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$auto$alumacc.cc:485:replace_alu$186.A[28].C[0] (dffre)                       0.890     0.890
$auto$alumacc.cc:485:replace_alu$186.A[28].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$44827$new_new_n1624__.in[0] (.names)                                     0.890     1.935
$abc$44827$new_new_n1624__.out[0] (.names)                                    0.173     2.107
$abc$44827$new_new_n1625__.in[0] (.names)                                     0.890     2.998
$abc$44827$new_new_n1625__.out[0] (.names)                                    0.218     3.216
$abc$44827$new_new_n1639__.in[1] (.names)                                     0.890     4.107
$abc$44827$new_new_n1639__.out[0] (.names)                                    0.152     4.258
$abc$44827$new_new_n1649__.in[4] (.names)                                     0.890     5.149
$abc$44827$new_new_n1649__.out[0] (.names)                                    0.099     5.248
$abc$22685$li370_li370.in[4] (.names)                                         0.890     6.138
$abc$22685$li370_li370.out[0] (.names)                                        0.099     6.238
common[38].D[0] (dffre)                                                       0.890     7.128
data arrival time                                                                       7.128

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
common[38].C[0] (dffre)                                                       0.890     0.890
clock uncertainty                                                             0.000     0.890
cell setup time                                                              -0.032     0.859
data required time                                                                      0.859
---------------------------------------------------------------------------------------------
data required time                                                                      0.859
data arrival time                                                                      -7.128
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -6.269


#End of timing report
