

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_52a474c6c6cd72843be7f8d9977439af.html">hw</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">init_at91.c</div>  </div>
</div>
<div class="contents">
<a href="init__at91_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="arm_8h.html">io/arm.h</a>&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#define USE_FIXED_PLL 1</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00044"></a>00044 <span class="preprocessor">#define XTAL_FREQ 18432000UL</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#if USE_FIXED_PLL</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">    #if CPU_FREQ != 48054857L</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>        <span class="comment">/* Avoid errors on nightly test */</span>
<a name="l00049"></a>00049 <span class="preprocessor">        #if !defined(ARCH_NIGHTTEST) || !(ARCH &amp; ARCH_NIGHTTEST)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">            #warning Clock registers set for 48.055MHz operation, revise following code if you want a different clock.</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">        #endif</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a>00054     <span class="comment">/*</span>
<a name="l00055"></a>00055 <span class="comment">     * With a 18.432MHz cristal, master clock is:</span>
<a name="l00056"></a>00056 <span class="comment">     * (((18.432 * (PLL_MUL_VAL + 1)) / PLL_DIV_VAL) / AT91MCK_PRES) = 48.055MHz</span>
<a name="l00057"></a>00057 <span class="comment">     */</span>
<a name="l00058"></a><a class="code" href="init__at91_8c.html#a442b88bf3396167b062b5443e409b10c">00058</a> <span class="preprocessor">    #define PLL_MUL_VAL  72  </span>
<a name="l00059"></a>00059 <span class="preprocessor">    #define PLL_DIV_VAL  14</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">    #define AT91MCK_PRES PMC_PRES_CLK_2</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 <span class="preprocessor">#else </span><span class="comment">/* !USE_FIXED_PLL*/</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="preprocessor">    #define PLL_IN_MIN  1000000UL</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">    #define PLL_IN_MAX  32000000UL</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">    #define PLL_OUT_MIN 80000000UL</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">    #define PLL_OUT_MAX 160000000UL</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <span class="preprocessor">    #define DIV_HARD_MIN 1</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">    #define DIV_HARD_MAX 255</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="preprocessor">    #define DIV_MIN  (DIV_ROUND(XTAL_FREQ, PLL_IN_MAX) \</span>
<a name="l00073"></a>00073 <span class="preprocessor">        &lt; DIV_HARD_MIN ? DIV_HARD_MIN : DIV_ROUND(XTAL_FREQ, PLL_IN_MAX))</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">    #define DIV_MAX  (DIV_ROUND(XTAL_FREQ, PLL_IN_MIN) \</span>
<a name="l00076"></a>00076 <span class="preprocessor">        &gt; DIV_HARD_MAX ? DIV_HARD_MAX : DIV_ROUND(XTAL_FREQ, PLL_IN_MIN))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="preprocessor">    #define MUL_MIN  0</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define MUL_MAX  2047</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a>00081     <span class="keyword">typedef</span> <span class="keyword">struct </span>PllRegs
<a name="l00082"></a>00082     {
<a name="l00083"></a>00083         uint32_t mul;
<a name="l00084"></a>00084         uint32_t div;
<a name="l00085"></a>00085         uint32_t pres;
<a name="l00086"></a>00086     } PllRegs;
<a name="l00087"></a>00087 
<a name="l00093"></a>00093     <span class="keyword">static</span> <span class="keyword">const</span> PllRegs pllCostants(<span class="keywordtype">void</span>)
<a name="l00094"></a>00094     {
<a name="l00095"></a>00095         uint32_t best_err = CPU_FREQ;
<a name="l00096"></a>00096         PllRegs res;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098         <span class="keywordflow">for</span> (uint32_t div = DIV_MIN; div &lt;= DIV_MAX; div++)
<a name="l00099"></a>00099         {
<a name="l00100"></a>00100             <span class="keywordflow">for</span> (uint32_t pres = 0; pres &lt; 8; pres++)
<a name="l00101"></a>00101             {
<a name="l00102"></a>00102                 uint32_t mul = <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>((CPU_FREQ * div) &lt;&lt; pres, XTAL_FREQ) - 1;
<a name="l00103"></a>00103                 <span class="keywordflow">if</span> (mul &lt;= MUL_MAX)
<a name="l00104"></a>00104                 {
<a name="l00105"></a>00105                     uint32_t pll = (XTAL_FREQ * (mul + 1)) / div;
<a name="l00106"></a>00106                     <span class="keywordflow">if</span> (pll &gt;= PLL_OUT_MIN &amp;&amp; pll &lt;= PLL_OUT_MAX)
<a name="l00107"></a>00107                     {
<a name="l00108"></a>00108                         uint32_t err = ABS((int32_t)((pll &gt;&gt; pres) - CPU_FREQ));
<a name="l00109"></a>00109                         <span class="keywordflow">if</span> (err == 0)
<a name="l00110"></a>00110                         {
<a name="l00111"></a>00111                             res.div = div;
<a name="l00112"></a>00112                             res.mul = mul;
<a name="l00113"></a>00113                             res.pres = pres;
<a name="l00114"></a>00114                             <span class="keywordflow">return</span> res;
<a name="l00115"></a>00115                         }
<a name="l00116"></a>00116                         <span class="keywordflow">if</span> (err &lt; best_err)
<a name="l00117"></a>00117                         {
<a name="l00118"></a>00118                             best_err = err;
<a name="l00119"></a>00119                             res.div = div;
<a name="l00120"></a>00120                             res.mul = mul;
<a name="l00121"></a>00121                             res.pres = pres;
<a name="l00122"></a>00122                         }
<a name="l00123"></a>00123                     }
<a name="l00124"></a>00124                 }
<a name="l00125"></a>00125             }
<a name="l00126"></a>00126         }
<a name="l00127"></a>00127         <span class="keywordflow">return</span> res;
<a name="l00128"></a>00128     }
<a name="l00129"></a>00129 <span class="preprocessor">#endif  </span><span class="comment">/* !USE_FIXED_PLL*/</span>
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="comment">/*</span>
<a name="l00132"></a>00132 <span class="comment"> * Override dummy hardware init functions supplied by the ASM startup</span>
<a name="l00133"></a>00133 <span class="comment"> * routine.</span>
<a name="l00134"></a>00134 <span class="comment"> */</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#af0e58ddb990aaaa60fd9932a616c1a3b" title="Early hardware initialization routine1.">__init1</a>(<span class="keywordtype">void</span>);
<a name="l00137"></a>00137 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#aaf6a68b5d07fa24c4238a4a9f85b5280" title="Early hardware initialization routine2.">__init2</a>(<span class="keywordtype">void</span>);
<a name="l00138"></a>00138 
<a name="l00151"></a><a class="code" href="init__at91_8c.html#af0e58ddb990aaaa60fd9932a616c1a3b">00151</a> <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#af0e58ddb990aaaa60fd9932a616c1a3b" title="Early hardware initialization routine1.">__init1</a>(<span class="keywordtype">void</span>)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="comment">/*</span>
<a name="l00154"></a>00154 <span class="comment">     * Compute number of master clock cycles in 1.5us.</span>
<a name="l00155"></a>00155 <span class="comment">     * Needed by flash writing functions.</span>
<a name="l00156"></a>00156 <span class="comment">     * The maximum FMCN value is 0xFF and 0 can be used only if</span>
<a name="l00157"></a>00157 <span class="comment">     * master clock is less than 33kHz.</span>
<a name="l00158"></a>00158 <span class="comment">     */</span>
<a name="l00159"></a>00159 <span class="preprocessor">    #define MCN  DIV_ROUNDUP(CPU_FREQ, 666667UL)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">    #define FMCN (CPU_FREQ &lt;= 33333UL ? 0 : (MCN &lt; 0xFF ? MCN : 0xFF))</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">    #if CPU_FREQ &lt; 30000000UL</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>        <span class="comment">/* Use 1 cycles for flash access. */</span>
<a name="l00164"></a>00164         <a class="code" href="at91__mc_8h.html#a56e71c1eef6133561636a2dad91b5121" title="MC flash mode register address.">MC_FMR</a> = FMCN &lt;&lt; <a class="code" href="at91__mc_8h.html#af66f66f40b6c43958876beafe7d72a60" title="Flash microsecond cycle number shift.">MC_FMCN_SHIFT</a> | <a class="code" href="at91__mc_8h.html#a52fa570922daa32ab1d9332b6c9a3fa7" title="1 cycle for read, 2 for write operations.">MC_FWS_1R2W</a>;
<a name="l00165"></a>00165 <span class="preprocessor">    #else</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>        <span class="comment">/* Use 2 cycles for flash access. */</span>
<a name="l00167"></a>00167         <a class="code" href="at91__mc_8h.html#a56e71c1eef6133561636a2dad91b5121" title="MC flash mode register address.">MC_FMR</a> = FMCN &lt;&lt; <a class="code" href="at91__mc_8h.html#af66f66f40b6c43958876beafe7d72a60" title="Flash microsecond cycle number shift.">MC_FMCN_SHIFT</a> | <a class="code" href="at91__mc_8h.html#af6a17a803946b9574feeb7d36deb5f88" title="2 cycles for read, 3 for write operations.">MC_FWS_2R3W</a>;
<a name="l00168"></a>00168 <span class="preprocessor">    #endif</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170         <span class="comment">/* Disable all interrupts. Useful for debugging w/o target reset. */</span>
<a name="l00171"></a>00171     <a class="code" href="at91__aic_8h.html#aa2e41fc2a881cdeab65a204875cad3e7" title="End of interrupt command register address.">AIC_EOICR</a> = 0xFFFFFFFF;
<a name="l00172"></a>00172     <a class="code" href="at91__aic_8h.html#a164b0cc4ded4b92ebe5c285948a832f8" title="Interrupt disable command register address.">AIC_IDCR</a> =  0xFFFFFFFF;
<a name="l00173"></a>00173 
<a name="l00174"></a>00174         <span class="comment">/* The watchdog is enabled after processor reset. Disable it. */</span>
<a name="l00175"></a>00175     <a class="code" href="at91__wdt_8h.html#a4196af0affc2c76a61fba12675659505" title="Mode register address.">WDT_MR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__wdt_8h.html#a32a66d10573847d3d142a182eb8d8fb4" title="Watchdog disable.">WDT_WDDIS</a>);
<a name="l00176"></a>00176 
<a name="l00177"></a>00177         <span class="comment">/*</span>
<a name="l00178"></a>00178 <span class="comment">         * Enable the main oscillator. Set startup time of 6 * 8 slow</span>
<a name="l00179"></a>00179 <span class="comment">         * clock cycles and wait until oscillator is stabilized.</span>
<a name="l00180"></a>00180 <span class="comment">         */</span>
<a name="l00181"></a>00181     <a class="code" href="at91__pmc_8h.html#a108629f56688058183fff4032ed2a7dd" title="Main oscillator register address.">CKGR_MOR</a> = (6 &lt;&lt; 8) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#ad12a037416ff39c363bfd31910f101c8" title="Main oscillator enable.">CKGR_MOSCEN</a>);
<a name="l00182"></a>00182     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#a31b32a734f2343d70cc38a757465dd86" title="Main oscillator.">PMC_MOSCS</a>))) ;
<a name="l00183"></a>00183 
<a name="l00184"></a>00184         <span class="comment">/* Switch to Slow oscillator clock. */</span>
<a name="l00185"></a>00185     <a class="code" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446" title="Master clock register address.">PMC_MCKR</a> &amp;= ~<a class="code" href="at91__pmc_8h.html#a65270d194d35d450adcede09540ee9a5" title="Clock selection mask.">PMC_CSS_MASK</a>;
<a name="l00186"></a>00186     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c" title="Master clock ready.">PMC_MCKRDY</a>))) ;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188         <span class="comment">/* Switch to prescaler div 1 factor. */</span>
<a name="l00189"></a>00189     <a class="code" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446" title="Master clock register address.">PMC_MCKR</a> &amp;= ~<a class="code" href="at91__pmc_8h.html#a8cf7af136ae0805a70815580b89e82ef" title="Clock prescaler mask.">PMC_PRES_MASK</a>;
<a name="l00190"></a>00190     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c" title="Master clock ready.">PMC_MCKRDY</a>))) ;
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     uint32_t div, pres, mul;
<a name="l00193"></a>00193 <span class="preprocessor">    #if USE_FIXED_PLL</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>        div = PLL_DIV_VAL;
<a name="l00195"></a>00195         mul = <a class="code" href="init__at91_8c.html#a442b88bf3396167b062b5443e409b10c" title="Real multiplier value is PLL_MUL_VAL + 1!">PLL_MUL_VAL</a>;
<a name="l00196"></a>00196         pres = AT91MCK_PRES;
<a name="l00197"></a>00197 <span class="preprocessor">    #else</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>        PllRegs pll = pllCostants();
<a name="l00199"></a>00199         div = pll.div;
<a name="l00200"></a>00200         mul = pll.mul;
<a name="l00201"></a>00201         pres = pll.pres &lt;&lt; <a class="code" href="at91__pmc_8h.html#ad60d87f78f065e4e83afa2c7225d94e9" title="Clock prescaler LSB.">PMC_PRES_SHIFT</a>;
<a name="l00202"></a>00202 <span class="preprocessor">    #endif</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204         <span class="comment">/*</span>
<a name="l00205"></a>00205 <span class="comment">         * Set PLL:</span>
<a name="l00206"></a>00206 <span class="comment">         * PLLfreq = crystal / divider * (multiplier + 1)</span>
<a name="l00207"></a>00207 <span class="comment">         * Wait 28 clock cycles until PLL is locked.</span>
<a name="l00208"></a>00208 <span class="comment">         */</span>
<a name="l00209"></a>00209     <a class="code" href="at91__pmc_8h.html#ac3306a289bc7223f867537a5dde62dbd" title="Clock generator PLL register address.">CKGR_PLLR</a> = ((mul &lt;&lt; <a class="code" href="at91__pmc_8h.html#a48024c8fd3189fc9c517d525556fe0fc" title="Least significant bit of the PLL multiplier.">CKGR_MUL_SHIFT</a>)
<a name="l00210"></a>00210         | (28 &lt;&lt; <a class="code" href="at91__pmc_8h.html#acea22f5f97b598da8709803dee0a9c33" title="PLL counter LSB.">CKGR_PLLCOUNT_SHIFT</a>) | div);
<a name="l00211"></a>00211     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#a3a858de0a8069c7dcbb734b4f6509878" title="PLL lock.">PMC_LOCK</a>))) ;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="comment">/* Set master clock prescaler.  */</span>
<a name="l00214"></a>00214     <a class="code" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446" title="Master clock register address.">PMC_MCKR</a> = pres;
<a name="l00215"></a>00215     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c" title="Master clock ready.">PMC_MCKRDY</a>))) ;
<a name="l00216"></a>00216 
<a name="l00217"></a>00217         <span class="comment">/*</span>
<a name="l00218"></a>00218 <span class="comment">         * Switch to PLL clock. Trying to set this together with the</span>
<a name="l00219"></a>00219 <span class="comment">         * prescaler fails (see datasheets).</span>
<a name="l00220"></a>00220 <span class="comment">         */</span>
<a name="l00221"></a>00221     <a class="code" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446" title="Master clock register address.">PMC_MCKR</a> |= <a class="code" href="at91__pmc_8h.html#a683456f2f6594cb145d0af36d988bbc0" title="PLL clock selected.">PMC_CSS_PLL_CLK</a>;
<a name="l00222"></a>00222     <span class="keywordflow">while</span> (!(<a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887" title="Status register address.">PMC_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c" title="Master clock ready.">PMC_MCKRDY</a>))) ;
<a name="l00223"></a>00223 }
<a name="l00224"></a>00224 
<a name="l00230"></a><a class="code" href="init__at91_8c.html#aaf6a68b5d07fa24c4238a4a9f85b5280">00230</a> <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#aaf6a68b5d07fa24c4238a4a9f85b5280" title="Early hardware initialization routine2.">__init2</a>(<span class="keywordtype">void</span>)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="comment">/* Enable external reset key. */</span>
<a name="l00233"></a>00233     <a class="code" href="at91__rstc_8h.html#a37c0d2db1846ee95afb0ae7d0505b071" title="Reset Controller Mode Register.">RSTC_MR</a> = (<a class="code" href="at91__rstc_8h.html#a686d615fa0a9f49fd876add5605bcbea" title="Password.">RSTC_KEY</a> | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__rstc_8h.html#ac72887b310f1923496a957ac709a6489" title="User reset enable.">RSTC_URSTEN</a>));
<a name="l00234"></a>00234 
<a name="l00235"></a>00235     <span class="comment">/* Enable clock for PIO(s) */</span>
<a name="l00236"></a>00236     <a class="code" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(PIOA_ID);
<a name="l00237"></a>00237 <span class="preprocessor">    #if CPU_ARM_SAM7X</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>        <a class="code" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(PIOB_ID);
<a name="l00239"></a>00239 <span class="preprocessor">    #endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>}
</pre></div></div>
</div>


