// Seed: 3152046268
module module_0 ();
  logic [-1 : -1 'h0] id_1 = -1;
  wire id_2;
  always @(posedge -1 or id_1 == id_1) begin : LABEL_0
    id_1 = id_2;
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd2
) (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    output wire id_4,
    output wand id_5,
    input supply1 id_6,
    inout tri1 _id_7
);
  wire id_9 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_10;
  logic [id_7 : 1  +  1] id_11;
endmodule
