Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 16:36:25 2022
| Host         : ensc-pit-w20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.698      -12.373                     32                  367        0.253        0.000                      0                  367        2.867        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 3.367}        6.734           148.500         
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       -1.698      -12.373                     32                  367        0.253        0.000                      0                  367        2.867        0.000                       0                   205  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -1.698ns,  Total Violation      -12.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/animation_density_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 4.064ns (48.755%)  route 4.272ns (51.245%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.860    -0.752    design_1_i/video_controller_0/inst/clk
    SLICE_X109Y23        FDCE                                         r  design_1_i/video_controller_0/inst/animation_density_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  design_1_i/video_controller_0/inst/animation_density_reg[1]_replica/Q
                         net (fo=8, routed)           0.519     0.223    design_1_i/video_controller_0/inst/animation_density_reg[1]_repN
    SLICE_X106Y25        LUT2 (Prop_lut2_I1_O)        0.124     0.347 r  design_1_i/video_controller_0/inst/vga_r3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.347    design_1_i/video_controller_0/inst/vga_r3_carry_i_4_n_0
    SLICE_X106Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.879 r  design_1_i/video_controller_0/inst/vga_r3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.879    design_1_i/video_controller_0/inst/vga_r3_carry_n_0
    SLICE_X106Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.101 r  design_1_i/video_controller_0/inst/vga_r3_carry__0/O[0]
                         net (fo=6, routed)           0.666     1.768    design_1_i/video_controller_0/inst/p_1_in[5]
    SLICE_X110Y24        LUT2 (Prop_lut2_I1_O)        0.299     2.067 r  design_1_i/video_controller_0/inst/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     2.067    design_1_i/video_controller_0/inst/i__carry__0_i_3__7_n_0
    SLICE_X110Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.617 r  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.626    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__0_n_0
    SLICE_X110Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.740 r  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.740    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__1_n_0
    SLICE_X110Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.854 r  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.854    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__2_n_0
    SLICE_X110Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.968 r  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.968    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__3_n_0
    SLICE_X110Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.082 r  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.082    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__4_n_0
    SLICE_X110Y29        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.304 f  design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__5/O[0]
                         net (fo=3, routed)           0.753     4.057    design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__5_n_7
    SLICE_X109Y27        LUT2 (Prop_lut2_I0_O)        0.299     4.356 r  design_1_i/video_controller_0/inst/i__carry__2_i_4__12/O
                         net (fo=1, routed)           0.000     4.356    design_1_i/video_controller_0/inst/i__carry__2_i_4__12_n_0
    SLICE_X109Y27        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.888 r  design_1_i/video_controller_0/inst/vga_r1_inferred__4/i__carry__2/CO[3]
                         net (fo=4, routed)           1.080     5.968    design_1_i/video_controller_0/inst/vga_r1_inferred__4/i__carry__2_n_0
    SLICE_X112Y27        LUT5 (Prop_lut5_I4_O)        0.124     6.092 r  design_1_i/video_controller_0/inst/vga_g[3]_i_15_comp/O
                         net (fo=1, routed)           0.422     6.514    design_1_i/video_controller_0/inst/vga_g[3]_i_15_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I4_O)        0.124     6.638 r  design_1_i/video_controller_0/inst/vga_g[3]_i_5_comp/O
                         net (fo=3, routed)           0.822     7.460    design_1_i/video_controller_0/inst/vga_g[3]_i_5_n_0
    SLICE_X112Y26        LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  design_1_i/video_controller_0/inst/vga_g[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     7.584    design_1_i/video_controller_0/inst/vga_g[3]_i_1_n_0
    SLICE_X112Y26        FDPE                                         r  design_1_i/video_controller_0/inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.684     5.345    design_1_i/video_controller_0/inst/clk
    SLICE_X112Y26        FDPE                                         r  design_1_i/video_controller_0/inst/vga_g_reg[3]/C
                         clock pessimism              0.577     5.921    
                         clock uncertainty           -0.114     5.807    
    SLICE_X112Y26        FDPE (Setup_fdpe_C_D)        0.079     5.886    design_1_i/video_controller_0/inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/animation_density_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/vga_b_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.557ns (30.467%)  route 5.836ns (69.533%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 5.351 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.783    -0.829    design_1_i/video_controller_0/inst/clk
    SLICE_X105Y22        FDCE                                         r  design_1_i/video_controller_0/inst/animation_density_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDCE (Prop_fdce_C_Q)         0.456    -0.373 r  design_1_i/video_controller_0/inst/animation_density_reg[1]/Q
                         net (fo=13, routed)          0.948     0.576    design_1_i/video_controller_0/inst/animation_density_reg[1]
    SLICE_X102Y20        LUT2 (Prop_lut2_I0_O)        0.124     0.700 r  design_1_i/video_controller_0/inst/i___0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/video_controller_0/inst/i___0_carry_i_3_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.343 f  design_1_i/video_controller_0/inst/vga_r3_inferred__0/i___0_carry/O[3]
                         net (fo=5, routed)           1.026     2.369    design_1_i/video_controller_0/inst/vga_r3_inferred__0/i___0_carry_n_4
    SLICE_X101Y20        LUT5 (Prop_lut5_I2_O)        0.307     2.676 r  design_1_i/video_controller_0/inst/vga_r[3]_i_29/O
                         net (fo=2, routed)           0.557     3.233    design_1_i/video_controller_0/inst/vga_r[3]_i_29_n_0
    SLICE_X101Y24        LUT6 (Prop_lut6_I1_O)        0.124     3.357 r  design_1_i/video_controller_0/inst/vga_b[3]_i_23/O
                         net (fo=1, routed)           1.394     4.751    design_1_i/video_controller_0/inst/vga_b[3]_i_23_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.124     4.875 r  design_1_i/video_controller_0/inst/vga_b[3]_i_10/O
                         net (fo=1, routed)           0.000     4.875    design_1_i/video_controller_0/inst/vga_b[3]_i_10_n_0
    SLICE_X108Y33        MUXF7 (Prop_muxf7_I0_O)      0.209     5.084 r  design_1_i/video_controller_0/inst/vga_b_reg[3]_i_6/O
                         net (fo=2, routed)           0.951     6.035    design_1_i/video_controller_0/inst/vga_b_reg[3]_i_6_n_0
    SLICE_X106Y34        LUT6 (Prop_lut6_I2_O)        0.297     6.332 r  design_1_i/video_controller_0/inst/vga_b[3]_i_5/O
                         net (fo=1, routed)           0.464     6.796    design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0
    SLICE_X106Y33        LUT6 (Prop_lut6_I5_O)        0.124     6.920 r  design_1_i/video_controller_0/inst/vga_b[3]_i_2/O
                         net (fo=1, routed)           0.495     7.415    design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0
    SLICE_X107Y33        LUT5 (Prop_lut5_I2_O)        0.149     7.564 r  design_1_i/video_controller_0/inst/vga_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.564    design_1_i/video_controller_0/inst/vga_b[3]_i_1_n_0
    SLICE_X107Y33        FDPE                                         r  design_1_i/video_controller_0/inst/vga_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.690     5.351    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y33        FDPE                                         r  design_1_i/video_controller_0/inst/vga_b_reg[3]/C
                         clock pessimism              0.577     5.927    
                         clock uncertainty           -0.114     5.813    
    SLICE_X107Y33        FDPE (Setup_fdpe_C_D)        0.075     5.888    design_1_i/video_controller_0/inst/vga_b_reg[3]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 3.182ns (39.357%)  route 4.903ns (60.643%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 5.343 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.865    -0.747    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y29        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  design_1_i/video_controller_0/inst/new_color_counter_reg[10]/Q
                         net (fo=10, routed)          1.085     0.795    design_1_i/video_controller_0/inst/new_color_counter__0[10]
    SLICE_X103Y26        LUT3 (Prop_lut3_I2_O)        0.153     0.948 r  design_1_i/video_controller_0/inst/i__carry__1_i_1__8/O
                         net (fo=2, routed)           0.690     1.637    design_1_i/video_controller_0/inst/i__carry__1_i_1__8_n_0
    SLICE_X103Y26        LUT4 (Prop_lut4_I3_O)        0.327     1.964 r  design_1_i/video_controller_0/inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/video_controller_0/inst/i__carry__1_i_5_n_0
    SLICE_X103Y26        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.365 r  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.365    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__1_n_0
    SLICE_X103Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.479 r  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.479    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__2_n_0
    SLICE_X103Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.593    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__3_n_0
    SLICE_X103Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__4_n_0
    SLICE_X103Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.821    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.155 f  design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__6/O[1]
                         net (fo=2, routed)           0.881     4.037    design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__6_n_6
    SLICE_X102Y27        LUT2 (Prop_lut2_I1_O)        0.303     4.340 r  design_1_i/video_controller_0/inst/i__carry__2_i_6__1/O
                         net (fo=1, routed)           0.000     4.340    design_1_i/video_controller_0/inst/i__carry__2_i_6__1_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.720 r  design_1_i/video_controller_0/inst/vga_r1_inferred__5/i__carry__2/CO[3]
                         net (fo=10, routed)          1.502     6.222    design_1_i/video_controller_0/inst/vga_r1_inferred__5/i__carry__2_n_0
    SLICE_X112Y26        LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  design_1_i/video_controller_0/inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.343     6.689    design_1_i/video_controller_0/inst/vga_r[3]_i_9_n_0
    SLICE_X113Y26        LUT6 (Prop_lut6_I5_O)        0.124     6.813 r  design_1_i/video_controller_0/inst/vga_r[3]_i_3/O
                         net (fo=1, routed)           0.401     7.214    design_1_i/video_controller_0/inst/vga_r[3]_i_3_n_0
    SLICE_X113Y25        LUT6 (Prop_lut6_I3_O)        0.124     7.338 r  design_1_i/video_controller_0/inst/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.338    design_1_i/video_controller_0/inst/vga_r[3]_i_1_n_0
    SLICE_X113Y25        FDPE                                         r  design_1_i/video_controller_0/inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.682     5.343    design_1_i/video_controller_0/inst/clk
    SLICE_X113Y25        FDPE                                         r  design_1_i/video_controller_0/inst/vga_r_reg[3]/C
                         clock pessimism              0.577     5.919    
                         clock uncertainty           -0.114     5.805    
    SLICE_X113Y25        FDPE (Setup_fdpe_C_D)        0.029     5.834    design_1_i/video_controller_0/inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 -1.504    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 3.227ns (45.659%)  route 3.841ns (54.341%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 5.271 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          1.072     5.094    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X104Y20        LUT5 (Prop_lut5_I4_O)        0.367     5.461 r  design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_replica/O
                         net (fo=1, routed)           0.853     6.314    design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_n_0_repN
    SLICE_X102Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.610     5.271    design_1_i/video_controller_0/inst/clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica/C
                         clock pessimism              0.577     5.847    
                         clock uncertainty           -0.114     5.733    
    SLICE_X102Y21        FDCE (Setup_fdce_C_D)       -0.071     5.662    design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.602ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.227ns (45.935%)  route 3.798ns (54.065%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 5.271 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          1.142     5.165    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X105Y20        LUT5 (Prop_lut5_I4_O)        0.367     5.532 r  design_1_i/video_controller_0/inst/new_color_counter[2]_i_1_replica_2/O
                         net (fo=1, routed)           0.739     6.272    design_1_i/video_controller_0/inst/new_color_counter[2]_i_1_n_0_repN_2
    SLICE_X102Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.610     5.271    design_1_i/video_controller_0/inst/clk
    SLICE_X102Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_2/C
                         clock pessimism              0.577     5.847    
                         clock uncertainty           -0.114     5.733    
    SLICE_X102Y21        FDCE (Setup_fdce_C_D)       -0.063     5.670    design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 3.252ns (47.671%)  route 3.570ns (52.329%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 5.266 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          1.027     5.049    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X105Y28        LUT5 (Prop_lut5_I4_O)        0.392     5.441 r  design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_replica_3/O
                         net (fo=1, routed)           0.627     6.068    design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_n_0_repN_3
    SLICE_X102Y25        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.605     5.266    design_1_i/video_controller_0/inst/clk
    SLICE_X102Y25        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_3/C
                         clock pessimism              0.577     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X102Y25        FDCE (Setup_fdce_C_D)       -0.239     5.489    design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.474ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 3.227ns (46.273%)  route 3.747ns (53.727%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 5.346 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          1.196     5.219    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X107Y20        LUT5 (Prop_lut5_I4_O)        0.367     5.586 r  design_1_i/video_controller_0/inst/new_color_counter[1]_i_1_replica/O
                         net (fo=1, routed)           0.634     6.220    design_1_i/video_controller_0/inst/new_color_counter[1]_i_1_n_0_repN
    SLICE_X107Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.685     5.346    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica/C
                         clock pessimism              0.618     5.963    
                         clock uncertainty           -0.114     5.849    
    SLICE_X107Y21        FDCE (Setup_fdce_C_D)       -0.103     5.746    design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 -0.474    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 3.227ns (46.195%)  route 3.759ns (53.805%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 5.344 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          1.101     5.124    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X106Y24        LUT5 (Prop_lut5_I4_O)        0.367     5.491 r  design_1_i/video_controller_0/inst/new_color_counter[1]_i_1/O
                         net (fo=1, routed)           0.741     6.232    design_1_i/video_controller_0/inst/new_color_counter[1]_i_1_n_0
    SLICE_X107Y22        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.683     5.344    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[1]/C
                         clock pessimism              0.618     5.961    
                         clock uncertainty           -0.114     5.847    
    SLICE_X107Y22        FDCE (Setup_fdce_C_D)       -0.071     5.776    design_1_i/video_controller_0/inst/new_color_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.776    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 3.227ns (46.976%)  route 3.642ns (53.024%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 5.274 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          0.829     4.852    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X96Y27         LUT5 (Prop_lut5_I4_O)        0.367     5.219 r  design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_replica_2/O
                         net (fo=1, routed)           0.897     6.116    design_1_i/video_controller_0/inst/new_color_counter[5]_i_1_n_0_repN_2
    SLICE_X105Y31        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.613     5.274    design_1_i/video_controller_0/inst/clk
    SLICE_X105Y31        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_2/C
                         clock pessimism              0.577     5.850    
                         clock uncertainty           -0.114     5.736    
    SLICE_X105Y31        FDCE (Setup_fdce_C_D)       -0.058     5.678    design_1_i/video_controller_0/inst/new_color_counter_reg[5]_replica_2
  -------------------------------------------------------------------
                         required time                          5.678    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 3.227ns (46.699%)  route 3.683ns (53.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 5.341 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.858    -0.754    design_1_i/video_controller_0/inst/clk
    SLICE_X107Y24        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDCE (Prop_fdce_C_Q)         0.456    -0.298 r  design_1_i/video_controller_0/inst/new_color_counter_reg[6]/Q
                         net (fo=13, routed)          1.098     0.800    design_1_i/video_controller_0/inst/new_color_counter__0[6]
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.457 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/video_controller_0/inst/new_color_counter2_carry__0_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.574 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.574    design_1_i/video_controller_0/inst/new_color_counter2_carry__1_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.691 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_1_i/video_controller_0/inst/new_color_counter2_carry__2_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.808 r  design_1_i/video_controller_0/inst/new_color_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.808    design_1_i/video_controller_0/inst/new_color_counter2_carry__3_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.131 f  design_1_i/video_controller_0/inst/new_color_counter2_carry__4/O[1]
                         net (fo=3, routed)           0.819     2.950    design_1_i/video_controller_0/inst/new_color_counter2[22]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.306     3.256 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.256    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_i_8_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.769 r  design_1_i/video_controller_0/inst/new_color_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.769    design_1_i/video_controller_0/inst/new_color_counter1_carry__1_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.023 f  design_1_i/video_controller_0/inst/new_color_counter1_carry__2/CO[0]
                         net (fo=50, routed)          0.919     4.942    design_1_i/video_controller_0/inst/new_color_counter1
    SLICE_X104Y30        LUT5 (Prop_lut5_I4_O)        0.367     5.309 r  design_1_i/video_controller_0/inst/new_color_counter[2]_i_1_replica_1/O
                         net (fo=1, routed)           0.848     6.157    design_1_i/video_controller_0/inst/new_color_counter[2]_i_1_n_0_repN_1
    SLICE_X109Y25        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.680     5.341    design_1_i/video_controller_0/inst/clk
    SLICE_X109Y25        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_1/C
                         clock pessimism              0.577     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X109Y25        FDCE (Setup_fdce_C_D)       -0.075     5.728    design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                          5.728    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 -0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/new_color_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.794%)  route 0.180ns (46.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.607    -0.572    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y33         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[31]/Q
                         net (fo=3, routed)           0.180    -0.228    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[31]
    SLICE_X100Y35        LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  design_1_i/video_controller_0/inst/new_color_counter[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/video_controller_0/inst/new_color_counter[31]_i_2_n_0
    SLICE_X100Y35        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.876    -0.809    design_1_i/video_controller_0/inst/clk
    SLICE_X100Y35        FDCE                                         r  design_1_i/video_controller_0/inst/new_color_counter_reg[31]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X100Y35        FDCE (Hold_fdce_C_D)         0.120    -0.436    design_1_i/video_controller_0/inst/new_color_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/increment_once_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/increment_once_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.627    -0.552    design_1_i/video_controller_0/inst/clk
    SLICE_X112Y24        FDPE                                         r  design_1_i/video_controller_0/inst/increment_once_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y24        FDPE (Prop_fdpe_C_Q)         0.164    -0.388 r  design_1_i/video_controller_0/inst/increment_once_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.213    design_1_i/video_controller_0/inst/increment_once[0]
    SLICE_X112Y24        LUT3 (Prop_lut3_I2_O)        0.045    -0.168 r  design_1_i/video_controller_0/inst/increment_once[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/video_controller_0/inst/increment_once[0]_i_1_n_0
    SLICE_X112Y24        FDPE                                         r  design_1_i/video_controller_0/inst/increment_once_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.895    -0.790    design_1_i/video_controller_0/inst/clk
    SLICE_X112Y24        FDPE                                         r  design_1_i/video_controller_0/inst/increment_once_reg[0]/C
                         clock pessimism              0.238    -0.552    
    SLICE_X112Y24        FDPE (Hold_fdpe_C_D)         0.120    -0.432    design_1_i/video_controller_0/inst/increment_once_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/vga_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.627    -0.552    design_1_i/video_controller_0/inst/clk
    SLICE_X113Y25        FDPE                                         r  design_1_i/video_controller_0/inst/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y25        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 r  design_1_i/video_controller_0/inst/vga_r_reg[3]/Q
                         net (fo=5, routed)           0.170    -0.240    design_1_i/video_controller_0/inst/vga_r[0]
    SLICE_X113Y25        LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  design_1_i/video_controller_0/inst/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/video_controller_0/inst/vga_r[3]_i_1_n_0
    SLICE_X113Y25        FDPE                                         r  design_1_i/video_controller_0/inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.895    -0.790    design_1_i/video_controller_0/inst/clk
    SLICE_X113Y25        FDPE                                         r  design_1_i/video_controller_0/inst/vga_r_reg[3]/C
                         clock pessimism              0.238    -0.552    
    SLICE_X113Y25        FDPE (Hold_fdpe_C_D)         0.091    -0.461    design_1_i/video_controller_0/inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/h_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/h_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.599    -0.580    design_1_i/video_controller_0/inst/clk
    SLICE_X100Y24        FDPE                                         r  design_1_i/video_controller_0/inst/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y24        FDPE (Prop_fdpe_C_Q)         0.164    -0.416 r  design_1_i/video_controller_0/inst/h_sync_reg/Q
                         net (fo=2, routed)           0.177    -0.239    design_1_i/video_controller_0/inst/h_sync
    SLICE_X100Y24        LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  design_1_i/video_controller_0/inst/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/video_controller_0/inst/h_sync_i_1_n_0
    SLICE_X100Y24        FDPE                                         r  design_1_i/video_controller_0/inst/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.865    -0.820    design_1_i/video_controller_0/inst/clk
    SLICE_X100Y24        FDPE                                         r  design_1_i/video_controller_0/inst/h_sync_reg/C
                         clock pessimism              0.240    -0.580    
    SLICE_X100Y24        FDPE (Hold_fdpe_C_D)         0.120    -0.460    design_1_i/video_controller_0/inst/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/counter_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/counter_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.603    -0.576    design_1_i/video_controller_0/inst/clk
    SLICE_X94Y19         FDCE                                         r  design_1_i/video_controller_0/inst/counter_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/video_controller_0/inst/counter_x_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.213    design_1_i/video_controller_0/inst/counter_x[0]
    SLICE_X94Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.168 r  design_1_i/video_controller_0/inst/counter_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/video_controller_0/inst/counter_x[0]_i_1_n_0
    SLICE_X94Y19         FDCE                                         r  design_1_i/video_controller_0/inst/counter_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.871    -0.814    design_1_i/video_controller_0/inst/clk
    SLICE_X94Y19         FDCE                                         r  design_1_i/video_controller_0/inst/counter_x_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X94Y19         FDCE (Hold_fdce_C_D)         0.120    -0.456    design_1_i/video_controller_0/inst/counter_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.602    -0.577    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y28         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/Q
                         net (fo=3, routed)           0.149    -0.263    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]
    SLICE_X98Y28         LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  design_1_i/video_controller_0/inst/start_of_screen_offset[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/video_controller_0/inst/start_of_screen_offset[9]_i_2_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.154 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[9]_i_1_n_4
    SLICE_X98Y28         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.869    -0.816    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y28         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X98Y28         FDCE (Hold_fdce_C_D)         0.134    -0.443    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.600    -0.579    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y26         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/Q
                         net (fo=8, routed)           0.149    -0.265    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]
    SLICE_X98Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  design_1_i/video_controller_0/inst/start_of_screen_offset[1]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/video_controller_0/inst/start_of_screen_offset[1]_i_3_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.156 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[1]_i_1_n_4
    SLICE_X98Y26         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.866    -0.819    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y26         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]/C
                         clock pessimism              0.240    -0.579    
    SLICE_X98Y26         FDCE (Hold_fdce_C_D)         0.134    -0.445    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.606    -0.573    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y32         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/Q
                         net (fo=3, routed)           0.161    -0.247    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]
    SLICE_X98Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.202 r  design_1_i/video_controller_0/inst/start_of_screen_offset[25]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    design_1_i/video_controller_0/inst/start_of_screen_offset[25]_i_2_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.138 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[25]_i_1_n_4
    SLICE_X98Y32         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.873    -0.812    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y32         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X98Y32         FDCE (Hold_fdce_C_D)         0.134    -0.439    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[28]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.603    -0.576    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y29         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/Q
                         net (fo=3, routed)           0.161    -0.250    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]
    SLICE_X98Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  design_1_i/video_controller_0/inst/start_of_screen_offset[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/video_controller_0/inst/start_of_screen_offset[13]_i_2_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.141 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[13]_i_1_n_4
    SLICE_X98Y29         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.870    -0.815    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y29         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X98Y29         FDCE (Hold_fdce_C_D)         0.134    -0.442    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[16]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.604    -0.575    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y30         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/Q
                         net (fo=3, routed)           0.161    -0.249    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]
    SLICE_X98Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  design_1_i/video_controller_0/inst/start_of_screen_offset[17]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/video_controller_0/inst/start_of_screen_offset[17]_i_2_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.140 r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.140    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[17]_i_1_n_4
    SLICE_X98Y30         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.871    -0.814    design_1_i/video_controller_0/inst/clk
    SLICE_X98Y30         FDCE                                         r  design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X98Y30         FDCE (Hold_fdce_C_D)         0.134    -0.441    design_1_i/video_controller_0/inst/start_of_screen_offset_reg[20]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X95Y26     design_1_i/video_controller_0/inst/counter_x_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X96Y20     design_1_i/video_controller_0/inst/counter_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X96Y20     design_1_i/video_controller_0/inst/counter_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X93Y21     design_1_i/video_controller_0/inst/counter_x_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y21    design_1_i/video_controller_0/inst/counter_y_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y21    design_1_i/video_controller_0/inst/counter_y_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X102Y22    design_1_i/video_controller_0/inst/counter_y_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y22    design_1_i/video_controller_0/inst/counter_y_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y26     design_1_i/video_controller_0/inst/counter_x_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X96Y20     design_1_i/video_controller_0/inst/counter_x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y27     design_1_i/video_controller_0/inst/counter_x_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X96Y20     design_1_i/video_controller_0/inst/counter_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y23     design_1_i/video_controller_0/inst/counter_x_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y21    design_1_i/video_controller_0/inst/counter_y_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y21    design_1_i/video_controller_0/inst/counter_y_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y23    design_1_i/video_controller_0/inst/counter_y_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X95Y23     design_1_i/video_controller_0/inst/counter_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



