<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 442</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page442-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a442.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">D-20&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">GUIDELINES&#160;FOR WRITING X87 FPU EXCEPTION HANDLERS</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">D.4.2 &#160;</p>
<p style="position:absolute;top:98px;left:148px;white-space:nowrap" class="ft02">Changes with Intel486, Pentium and Pentium&#160;Pro Processors with CR0.NE[bit 5] = 1</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft04">With these three generations of the IA-32 architecture,&#160;more enhancements&#160;and speedup features&#160;have&#160;been&#160;<br/>added to&#160;the corresponding x87&#160;FPUs. Also, the&#160;x87&#160;FPU is&#160;now built into&#160;the&#160;same&#160;chip as&#160;the processor,&#160;which&#160;<br/>allows further increases in the&#160;speed&#160;at&#160;which the x87 FPU can operate&#160;as&#160;part&#160;of the integrated system. This also&#160;<br/>means that&#160;the native&#160;mode of&#160;x87 FPU&#160;exception handling,&#160;selected by setting bit NE&#160;of&#160;register CR0&#160;to 1,&#160;is now&#160;<br/>entirely internal.<br/>If an&#160;unmasked exception occurs&#160;during an x87 FPU instruction, the x87&#160;FPU records the exception internally, and&#160;<br/>triggers&#160;the exception&#160;handler&#160;through&#160;interrupt 16 immediately before execution of the&#160;next&#160;WAIT&#160;or x87&#160;FPU&#160;<br/>instruction&#160;(except for&#160;no-wait&#160;instructions, which will be executed&#160;as described<a href="o_7281d5ea06a5b67a-441.html">&#160;in&#160;Section&#160;D.4.1, “Origin with the&#160;<br/>Intel 286 and&#160;Intel&#160;287, and Intel386&#160;and&#160;Intel 387 Processors”).<br/></a>An unmasked&#160;numerical exception&#160;causes the&#160;FERR#&#160;output&#160;to be activated even with NE&#160;=&#160;1,&#160;and at&#160;exactly the&#160;<br/>same&#160;point&#160;in&#160;the program flow as&#160;it would have&#160;been asserted if NE were zero. However,&#160;the system&#160;would&#160;not&#160;<br/>connect FERR#&#160;to&#160;a PIC to generate INTR&#160;when operating in&#160;the native,&#160;internal&#160;mode. (If the&#160;hardware of a system&#160;<br/>has&#160;FERR# connected to trigger&#160;IRQ13 in&#160;order to&#160;support&#160;MS-DOS, but an&#160;operating system using the&#160;native mode&#160;<br/>is&#160;actually&#160;running the system, it&#160;is the&#160;operating&#160;system’s&#160;responsibility&#160;to make&#160;sure&#160;that IRQ13 is&#160;not enabled&#160;in&#160;<br/>the slave PIC.) With&#160;this configuration a&#160;system is&#160;immune to&#160;the problem discussed&#160;<a href="o_7281d5ea06a5b67a-427.html">in Section D.2.1.3, “No-Wait&#160;<br/>x87&#160;FPU&#160;Instructions&#160;Can Get x87&#160;FPU Interrupt in&#160;Window,”</a>&#160;where&#160;for Intel486&#160;and&#160;Pentium processors&#160;a&#160;no-wait&#160;<br/>x87 FPU&#160;instruction&#160;can&#160;get an x87 FPU&#160;exception.</p>
<p style="position:absolute;top:458px;left:68px;white-space:nowrap" class="ft02">D.4.3 &#160;</p>
<p style="position:absolute;top:458px;left:148px;white-space:nowrap" class="ft02">Considerations When x87 FPU Shared Between Tasks Using Native&#160;Mode</p>
<p style="position:absolute;top:489px;left:68px;white-space:nowrap" class="ft04">The protocols recommende<a href="o_7281d5ea06a5b67a-437.html">d in Section D.3.6, “Considerations When&#160;x87&#160;FPU Shared Between&#160;Tasks,” for MS-DOS&#160;<br/></a>compatibility&#160;x87&#160;FPU exception handlers that&#160;are shared&#160;between tasks may be used without&#160;change&#160;with the&#160;<br/>native&#160;mode.&#160;However,&#160;the&#160;protocols for&#160;a&#160;handler&#160;written&#160;specifically for native&#160;mode&#160;can be simplified,&#160;because&#160;<br/>the problem&#160;of a spurious floating-point exception&#160;interrupt occurring while the kernel&#160;is&#160;executing cannot happen&#160;<br/>in native&#160;mode.&#160;<br/>The problem as actually found in&#160;practical code in&#160;a&#160;MS-DOS compatibility system&#160;happens when the&#160;DNA handler&#160;<br/>uses FNSAVE to&#160;switch&#160;x87 FPU&#160;contexts.&#160;If an x87&#160;FPU&#160;exception is&#160;active,&#160;then FNSAVE&#160;triggers FERR# briefly,&#160;<br/>which usually will cause&#160;the x87 FPU&#160;exception&#160;handler&#160;to&#160;be invoked inside the&#160;DNA handler.&#160;In native&#160;mode,&#160;<br/>neither&#160;FNSAVE nor&#160;any other no-wait instructions can&#160;trigger&#160;interrupt 16.&#160;(As&#160;discussed above,&#160;FERR# gets&#160;<br/>asserted&#160;independent of the value of&#160;the&#160;NE bit, but when NE&#160;=&#160;1,&#160;the&#160;operating system should&#160;not enable its path&#160;<br/>through&#160;the&#160;PIC.) Another possible (very rare) way a&#160;floating-point&#160;exception interrupt could occur while&#160;the&#160;kernel&#160;<br/>is executing is by an x87 FPU immediate exception case having&#160;its interrupt delayed by the external hardware until&#160;<br/>execution has&#160;switched to&#160;the kernel.&#160;This also cannot happen in native&#160;mode because there is&#160;no delay&#160;through&#160;<br/>external hardware.<br/>Thus&#160;the native&#160;mode x87&#160;FPU&#160;exception&#160;handler can&#160;omit&#160;the test&#160;to see if&#160;the kernel is&#160;the x87&#160;FPU owner,&#160;and&#160;<br/>the&#160;DNA handler for a&#160;native&#160;mode system&#160;can omit the&#160;step of&#160;setting&#160;the kernel as&#160;the x87&#160;FPU owner at&#160;the&#160;<br/>handler’s beginning.&#160;Since however&#160;these simplifications&#160;are&#160;minor&#160;and save&#160;little code,&#160;it would be a&#160;reasonable&#160;<br/>and conservative habit (as&#160;long as&#160;the MS-DOS&#160;compatibility mode&#160;is&#160;widely used)&#160;to include&#160;these&#160;steps in&#160;all&#160;<br/>systems.<br/>Note that the special DP (Dual Processing) mode for Pentium processors, and also the more general Intel MultiPro-<br/>cessor Specification for&#160;systems&#160;with&#160;multiple Pentium,&#160;P6&#160;family, or&#160;Pentium&#160;4&#160;processors,&#160;support&#160;x87&#160;FPU&#160;<br/>exception handling only in&#160;the native&#160;mode. Intel does not recommend&#160;using the MS-DOS compatibility mode&#160;for&#160;<br/>systems using more than one processor.</p>
</div>
</body>
</html>
