# Single Instruction Execution Cycle Pipeline in Verilog for RISC-V RV32I
**This project implements a pipeline for the single instruction execution cycle of a processor using Verilog in Xilinx Vivado. It targets the RISC-V RV32I instruction set architecture (ISA).**
