<profile>

<section name = "Vivado HLS Report for 'dct_dct_1d'" level="0">
<item name = "Date">Mon Aug 10 12:02:45 2015
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 5.79, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">97, 97, 97, 97, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">96, 96, 12, -, -, 8, no</column>
<column name=" + DCT_Inner_Loop">9, 9, 3, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 65</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, -, -</column>
<column name="Memory">0, -, 15, 15</column>
<column name="Multiplexer">-, -, -, 42</column>
<column name="Register">-, -, 96, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_mac_muladd_16s_15s_32ns_32_1_U0">dct_mac_muladd_16s_15s_32ns_32_1, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_U">dct_dct_1d_dct_coeff_table, 0, 15, 15, 64, 15, 1, 960</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="dct_coeff_table_addr7_fu_201_p2">+, 0, 0, 8, 8, 8</column>
<column name="k_1_fu_167_p2">+, 0, 0, 4, 4, 1</column>
<column name="n_1_fu_191_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_addr1_fu_211_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_addr3_fu_252_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_2_fu_231_p2">+, 0, 0, 29, 13, 29</column>
<column name="exitcond1_fu_161_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_fu_185_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="k_reg_102">4, 2, 4, 8</column>
<column name="n_reg_114">4, 2, 4, 8</column>
<column name="tmp1_reg_125">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_reg_294_pp0_it1">1, 0, 1, 0</column>
<column name="dct_coeff_table_addr6_cast_reg_289">4, 0, 8, 4</column>
<column name="dct_coeff_table_load_reg_313">15, 0, 15, 0</column>
<column name="exitcond_reg_294">1, 0, 1, 0</column>
<column name="k_1_reg_284">4, 0, 4, 0</column>
<column name="k_reg_102">4, 0, 4, 0</column>
<column name="n_reg_114">4, 0, 4, 0</column>
<column name="p_addr2_cast_reg_275">4, 0, 8, 4</column>
<column name="p_addr_cast_reg_270">4, 0, 8, 4</column>
<column name="src_load_reg_318">16, 0, 16, 0</column>
<column name="tmp1_reg_125">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="src_address0">out, 6, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="tmp_1">in, 4, ap_none, tmp_1, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="tmp_11">in, 4, ap_none, tmp_11, scalar</column>
</table>
</item>
</section>
</profile>
