
swenproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001278  08001278  00011278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012bc  080012bc  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  080012bc  080012bc  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012bc  080012bc  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012bc  080012bc  000112bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012c0  080012c0  000112c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  080012c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000050  08001314  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08001314  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001700  00000000  00000000  000200c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000006d3  00000000  00000000  000217c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000168  00000000  00000000  00021e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000ec  00000000  00000000  00022000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000017c9  00000000  00000000  000220ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002cca  00000000  00000000  000238b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3a2e  00000000  00000000  0002657f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000870  00000000  00000000  00119fb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  0011a820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001260 	.word	0x08001260

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001260 	.word	0x08001260

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <delay_loop>:
#include "stm32l4xx.h"


// This function is to create a delay by consuming CPU cycle on counter
static void delay_loop( int value )
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	// spin loop consuming CPU to spend time.
	for (int i = 0; i < value; i++)
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	e002      	b.n	8000284 <delay_loop+0x14>
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	3301      	adds	r3, #1
 8000282:	60fb      	str	r3, [r7, #12]
 8000284:	68fa      	ldr	r2, [r7, #12]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	429a      	cmp	r2, r3
 800028a:	dbf8      	blt.n	800027e <delay_loop+0xe>
		;
}
 800028c:	bf00      	nop
 800028e:	bf00      	nop
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
	...

0800029c <demo_of_UART_print>:

// This function is to print counter on UART port and toggle LED
static void demo_of_UART_print(int counter){
 800029c:	b580      	push	{r7, lr}
 800029e:	b08c      	sub	sp, #48	; 0x30
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
	int n ;
	uint8_t buffer[BUFFER_SIZE];

	n = sprintf((char *)buffer, "counter = %d\r\n", counter);
 80002a4:	f107 030c 	add.w	r3, r7, #12
 80002a8:	687a      	ldr	r2, [r7, #4]
 80002aa:	490a      	ldr	r1, [pc, #40]	; (80002d4 <demo_of_UART_print+0x38>)
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 fb3b 	bl	8000928 <siprintf>
 80002b2:	62f8      	str	r0, [r7, #44]	; 0x2c
	USART_Write(USART2, buffer, n);
 80002b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80002b6:	f107 030c 	add.w	r3, r7, #12
 80002ba:	4619      	mov	r1, r3
 80002bc:	4806      	ldr	r0, [pc, #24]	; (80002d8 <demo_of_UART_print+0x3c>)
 80002be:	f000 f95d 	bl	800057c <USART_Write>

	delay_loop( 8000000 ) ;	// comment this out when you are ready to test delay_systick
 80002c2:	4806      	ldr	r0, [pc, #24]	; (80002dc <demo_of_UART_print+0x40>)
 80002c4:	f7ff ffd4 	bl	8000270 <delay_loop>
	// delay_systick() ;	// enable this when you are ready to test

	// Toggle LED
	LED_Toggle();
 80002c8:	f000 f856 	bl	8000378 <LED_Toggle>
}
 80002cc:	bf00      	nop
 80002ce:	3730      	adds	r7, #48	; 0x30
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	08001278 	.word	0x08001278
 80002d8:	40004400 	.word	0x40004400
 80002dc:	007a1200 	.word	0x007a1200

080002e0 <run_demo>:

void run_demo(){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
	
	int counter = 0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	607b      	str	r3, [r7, #4]
	
	// Run a loop to print counter value on UART port
	while (1)
	{
		//demo_of_printf_scanf();
		demo_of_UART_print(counter);
 80002ea:	6878      	ldr	r0, [r7, #4]
 80002ec:	f7ff ffd6 	bl	800029c <demo_of_UART_print>
		counter++;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	3301      	adds	r3, #1
 80002f4:	607b      	str	r3, [r7, #4]
		demo_of_UART_print(counter);
 80002f6:	e7f8      	b.n	80002ea <run_demo+0xa>

080002f8 <LED_Init>:
//******************************************************************************************
// User LED = LD2 Green LED = PA.5
//******************************************************************************************
#define LED_PIN 5

void LED_Init(void){
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port	
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;	
 80002fc:	4b1d      	ldr	r3, [pc, #116]	; (8000374 <LED_Init+0x7c>)
 80002fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000300:	4a1c      	ldr	r2, [pc, #112]	; (8000374 <LED_Init+0x7c>)
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	64d3      	str	r3, [r2, #76]	; 0x4c

	// GPIO Mode: Input(00), Output(01), AlterFunc(10), Analog(11, reset)
	GPIOA->MODER &= ~(3U<<(2*LED_PIN));  
 8000308:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000312:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000316:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1U<<(2*LED_PIN);      //  Output(01)
 8000318:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000326:	6013      	str	r3, [r2, #0]
	
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR &= ~(3U<<(2*LED_PIN));
 8000328:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000332:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000336:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=   3U<<(2*LED_PIN);  // High speed
 8000338:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000342:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000346:	6093      	str	r3, [r2, #8]
	
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER &= ~(1U<<LED_PIN);       // Push-pull
 8000348:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800034c:	685b      	ldr	r3, [r3, #4]
 800034e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000352:	f023 0320 	bic.w	r3, r3, #32
 8000356:	6053      	str	r3, [r2, #4]
	
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3U<<(2*LED_PIN));  // No pull-up, no pull-down
 8000358:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800035c:	68db      	ldr	r3, [r3, #12]
 800035e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000362:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000366:	60d3      	str	r3, [r2, #12]
	
}
 8000368:	bf00      	nop
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	40021000 	.word	0x40021000

08000378 <LED_Toggle>:
}

//******************************************************************************************
// Toggle LED 
//******************************************************************************************
void LED_Toggle(void){
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= (1UL<<LED_PIN);
 800037c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000386:	f083 0320 	eor.w	r3, r3, #32
 800038a:	6153      	str	r3, [r2, #20]
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
	...

08000398 <UART2_Init>:
// PA.3 = USART2_RX (AF7)

#define TX_PIN 2
#define RX_PIN 3

void UART2_Init(void) {
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	// Enable the clock of USART 1 & 2
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;  // Enable USART 2 clock		
 800039c:	4b0e      	ldr	r3, [pc, #56]	; (80003d8 <UART2_Init+0x40>)
 800039e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003a0:	4a0d      	ldr	r2, [pc, #52]	; (80003d8 <UART2_Init+0x40>)
 80003a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003a6:	6593      	str	r3, [r2, #88]	; 0x58
	// Select the USART1 clock source
	// 00: PCLK selected as USART2 clock
	// 01: System clock (SYSCLK) selected as USART2 clock
	// 10: HSI16 clock selected as USART2 clock
	// 11: LSE clock selected as USART2 clock
	RCC->CCIPR &= ~RCC_CCIPR_USART2SEL;
 80003a8:	4b0b      	ldr	r3, [pc, #44]	; (80003d8 <UART2_Init+0x40>)
 80003aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003ae:	4a0a      	ldr	r2, [pc, #40]	; (80003d8 <UART2_Init+0x40>)
 80003b0:	f023 030c 	bic.w	r3, r3, #12
 80003b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->CCIPR |=  RCC_CCIPR_USART2SEL_0;
 80003b8:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <UART2_Init+0x40>)
 80003ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003be:	4a06      	ldr	r2, [pc, #24]	; (80003d8 <UART2_Init+0x40>)
 80003c0:	f043 0304 	orr.w	r3, r3, #4
 80003c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	
	UART2_GPIO_Init();
 80003c8:	f000 f80a 	bl	80003e0 <UART2_GPIO_Init>
	USART_Init(USART2);
 80003cc:	4803      	ldr	r0, [pc, #12]	; (80003dc <UART2_Init+0x44>)
 80003ce:	f000 f84f 	bl	8000470 <USART_Init>
	
	//NVIC_SetPriority(USART2_IRQn, 0);			// Set Priority to 1
	//NVIC_EnableIRQ(USART2_IRQn);					// Enable interrupt of USART1 peripheral
}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	40021000 	.word	0x40021000
 80003dc:	40004400 	.word	0x40004400

080003e0 <UART2_GPIO_Init>:

void UART2_GPIO_Init(void) {
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port
	RCC->AHB2ENR |=   RCC_AHB2ENR_GPIOAEN;
 80003e4:	4b21      	ldr	r3, [pc, #132]	; (800046c <UART2_GPIO_Init+0x8c>)
 80003e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003e8:	4a20      	ldr	r2, [pc, #128]	; (800046c <UART2_GPIO_Init+0x8c>)
 80003ea:	f043 0301 	orr.w	r3, r3, #1
 80003ee:	64d3      	str	r3, [r2, #76]	; 0x4c
	// PA2 = USART2_TX (AF7)
	// PA3 = USART2_RX (AF7)
	// Alternate function, High Speed, Push pull, Pull up
	// **********************************************************
	// Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));	// Clear bits
 80003f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003fe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=   2<<(2*TX_PIN) | 2<<(2*RX_PIN); 
 8000400:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800040a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800040e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]  &= ~(0xF<<(4*TX_PIN) | 0xF<<(4*RX_PIN));	
 8000410:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000414:	6a1b      	ldr	r3, [r3, #32]
 8000416:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800041a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800041e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |=   7<<(4*TX_PIN) | 7<<(4*RX_PIN);       	
 8000420:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000424:	6a1b      	ldr	r3, [r3, #32]
 8000426:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800042a:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800042e:	6213      	str	r3, [r2, #32]
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR |=   3<<(2*TX_PIN) | 3<<(2*RX_PIN); 					 	
 8000430:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000434:	689b      	ldr	r3, [r3, #8]
 8000436:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800043a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800043e:	6093      	str	r3, [r2, #8]
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));
 8000440:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000444:	68db      	ldr	r3, [r3, #12]
 8000446:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800044a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800044e:	60d3      	str	r3, [r2, #12]
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER  &=  ~(1<<TX_PIN | 1<<RX_PIN);       	
 8000450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800045a:	f023 030c 	bic.w	r3, r3, #12
 800045e:	6053      	str	r3, [r2, #4]
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	40021000 	.word	0x40021000

08000470 <USART_Init>:


void USART_Init (USART_TypeDef * USARTx) {
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
	// Default setting: 
	//     No hardware flow control, 8 data bits, no parity, 1 start bit and 1 stop bit		
	USARTx->CR1 &= ~USART_CR1_UE;  // Disable USART
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f023 0201 	bic.w	r2, r3, #1
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	601a      	str	r2, [r3, #0]
	
	// Configure word length to 8 bit
	USARTx->CR1 &= ~USART_CR1_M;   // M: 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	f023 2210 	bic.w	r2, r3, #268439552	; 0x10001000
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	601a      	str	r2, [r3, #0]
	
	// Configure oversampling mode: Oversampling by 16 
	USARTx->CR1 &= ~USART_CR1_OVER8;  // 0 = oversampling by 16, 1 = oversampling by 8
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	601a      	str	r2, [r3, #0]
	
	// Configure stop bits to 1 stop bit
	//   00: 1 Stop bit;      01: 0.5 Stop bit
	//   10: 2 Stop bits;     11: 1.5 Stop bit
	USARTx->CR2 &= ~USART_CR2_STOP;   
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	685b      	ldr	r3, [r3, #4]
 80004a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	605a      	str	r2, [r3, #4]
	// CSet Baudrate to 9600 using APB frequency (80,000,000 Hz)
	// If oversampling by 16, Tx/Rx baud = f_CK / USARTDIV,  
	// If oversampling by 8,  Tx/Rx baud = 2*f_CK / USARTDIV
  // When OVER8 = 0, BRR = USARTDIV
	// USARTDIV = 80MHz/9600 = 8333 = 0x208D
	USARTx->BRR  = 0x208D; // Limited to 16 bits
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f242 028d 	movw	r2, #8333	; 0x208d
 80004ae:	60da      	str	r2, [r3, #12]

	USARTx->CR1  |= (USART_CR1_RE | USART_CR1_TE);  	// Transmitter and Receiver enable
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f043 020c 	orr.w	r2, r3, #12
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	601a      	str	r2, [r3, #0]
	
  if (USARTx == UART4){	
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4a2c      	ldr	r2, [pc, #176]	; (8000570 <USART_Init+0x100>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d129      	bne.n	8000518 <USART_Init+0xa8>
		USARTx->CR1 |= USART_CR1_RXNEIE;  			// Received Data Ready to be Read Interrupt  
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	f043 0220 	orr.w	r2, r3, #32
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TCIE;    			// Transmission Complete Interrupt 
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_IDLEIE;  			// Idle Line Detected Interrupt 
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f023 0210 	bic.w	r2, r3, #16
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TXEIE;   			// Transmit Data Register Empty Interrupt 
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_PEIE;    			// Parity Error Interrupt 
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR2_LBDIE;				// LIN Break Detection Interrupt Enable
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR3_EIE;					// Error Interrupt Enable (Frame error, noise error, overrun error) 
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f023 0201 	bic.w	r2, r3, #1
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	601a      	str	r2, [r3, #0]
		//USARTx->CR3 &= ~USART_CR3_CTSIE;				// CTS Interrupt
	}

	if (USARTx == USART2){
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4a16      	ldr	r2, [pc, #88]	; (8000574 <USART_Init+0x104>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d10b      	bne.n	8000538 <USART_Init+0xc8>
		USARTx->ICR |= USART_ICR_TCCF;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	6a1b      	ldr	r3, [r3, #32]
 8000524:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	621a      	str	r2, [r3, #32]
		USART1->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 800052c:	4b12      	ldr	r3, [pc, #72]	; (8000578 <USART_Init+0x108>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	4a11      	ldr	r2, [pc, #68]	; (8000578 <USART_Init+0x108>)
 8000532:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000536:	6093      	str	r3, [r2, #8]
	}
	
	USARTx->CR1  |= USART_CR1_UE; // USART enable                 
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f043 0201 	orr.w	r2, r3, #1
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	601a      	str	r2, [r3, #0]
	
	while ( (USARTx->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
 8000544:	bf00      	nop
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	69db      	ldr	r3, [r3, #28]
 800054a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800054e:	2b00      	cmp	r3, #0
 8000550:	d0f9      	beq.n	8000546 <USART_Init+0xd6>
	while ( (USARTx->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
 8000552:	bf00      	nop
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	69db      	ldr	r3, [r3, #28]
 8000558:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800055c:	2b00      	cmp	r3, #0
 800055e:	d0f9      	beq.n	8000554 <USART_Init+0xe4>
}
 8000560:	bf00      	nop
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	40004c00 	.word	0x40004c00
 8000574:	40004400 	.word	0x40004400
 8000578:	40013800 	.word	0x40013800

0800057c <USART_Write>:
	// USART resets the RXNE flag automatically after reading DR
	return ((uint8_t)(USARTx->RDR & 0xFF));
	// Reading USART_DR automatically clears the RXNE flag 
}

void USART_Write(USART_TypeDef * USARTx, uint8_t *buffer, uint32_t nBytes) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
	int i;
	// TXE is cleared by a write to the USART_DR register.
	// TXE is set by hardware when the content of the TDR 
	// register has been transferred into the shift register.
	for (i = 0; i < nBytes; i++) {
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
 800058c:	e014      	b.n	80005b8 <USART_Write+0x3c>
		while (!(USARTx->ISR & USART_ISR_TXE));   	// wait until TXE (TX empty) bit is set
 800058e:	bf00      	nop
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	69db      	ldr	r3, [r3, #28]
 8000594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0f9      	beq.n	8000590 <USART_Write+0x14>
		// Writing USART_DR automatically clears the TXE flag 	
		USARTx->TDR = buffer[i] & 0xFF;
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	68ba      	ldr	r2, [r7, #8]
 80005a0:	4413      	add	r3, r2
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	851a      	strh	r2, [r3, #40]	; 0x28
		USART_Delay(300);
 80005aa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005ae:	f000 f819 	bl	80005e4 <USART_Delay>
	for (i = 0; i < nBytes; i++) {
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	3301      	adds	r3, #1
 80005b6:	617b      	str	r3, [r7, #20]
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	429a      	cmp	r2, r3
 80005be:	d8e6      	bhi.n	800058e <USART_Write+0x12>
	}
	while (!(USARTx->ISR & USART_ISR_TC));   		  // wait until TC bit is set
 80005c0:	bf00      	nop
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	69db      	ldr	r3, [r3, #28]
 80005c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d0f9      	beq.n	80005c2 <USART_Write+0x46>
	USARTx->ISR &= ~USART_ISR_TC;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	61da      	str	r2, [r3, #28]
}   
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
	...

080005e4 <USART_Delay>:
 

void USART_Delay(uint32_t us) {
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	uint32_t time = 100*us/7;    
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2264      	movs	r2, #100	; 0x64
 80005f0:	fb03 f202 	mul.w	r2, r3, r2
 80005f4:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <USART_Delay+0x3c>)
 80005f6:	fba3 1302 	umull	r1, r3, r3, r2
 80005fa:	1ad2      	subs	r2, r2, r3
 80005fc:	0852      	lsrs	r2, r2, #1
 80005fe:	4413      	add	r3, r2
 8000600:	089b      	lsrs	r3, r3, #2
 8000602:	60fb      	str	r3, [r7, #12]
	while(--time);   
 8000604:	bf00      	nop
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	3b01      	subs	r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1f9      	bne.n	8000606 <USART_Delay+0x22>
}
 8000612:	bf00      	nop
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	24924925 	.word	0x24924925

08000624 <System_Clock_Init>:
#include "SysClock.h"

//******************************************************************************************
// Switch the PLL source from MSI to HSI, and select the PLL as SYSCLK source.
//******************************************************************************************
void System_Clock_Init(void){
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
	uint32_t HSITrim;

	// To correctly read data from FLASH memory, the number of wait states (LATENCY)
  // must be correctly programmed according to the frequency of the CPU clock
  // (HCLK) and the supply voltage of the device.		
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800062a:	4b6b      	ldr	r3, [pc, #428]	; (80007d8 <System_Clock_Init+0x1b4>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a6a      	ldr	r2, [pc, #424]	; (80007d8 <System_Clock_Init+0x1b4>)
 8000630:	f023 0307 	bic.w	r3, r3, #7
 8000634:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=  FLASH_ACR_LATENCY_2WS;
 8000636:	4b68      	ldr	r3, [pc, #416]	; (80007d8 <System_Clock_Init+0x1b4>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a67      	ldr	r2, [pc, #412]	; (80007d8 <System_Clock_Init+0x1b4>)
 800063c:	f043 0302 	orr.w	r3, r3, #2
 8000640:	6013      	str	r3, [r2, #0]
		
	// Enable the Internal High Speed oscillator (HSI
	RCC->CR |= RCC_CR_HSION;
 8000642:	4b66      	ldr	r3, [pc, #408]	; (80007dc <System_Clock_Init+0x1b8>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a65      	ldr	r2, [pc, #404]	; (80007dc <System_Clock_Init+0x1b8>)
 8000648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800064c:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSIRDY) == 0);
 800064e:	bf00      	nop
 8000650:	4b62      	ldr	r3, [pc, #392]	; (80007dc <System_Clock_Init+0x1b8>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000658:	2b00      	cmp	r3, #0
 800065a:	d0f9      	beq.n	8000650 <System_Clock_Init+0x2c>
	// Adjusts the Internal High Speed oscillator (HSI) calibration value
	// RC oscillator frequencies are factory calibrated by ST for 1 % accuracy at 25oC
	// After reset, the factory calibration value is loaded in HSICAL[7:0] of RCC_ICSCR	
	HSITrim = 16; // user-programmable trimming value that is added to HSICAL[7:0] in ICSCR.
 800065c:	2310      	movs	r3, #16
 800065e:	607b      	str	r3, [r7, #4]
	RCC->ICSCR &= ~RCC_ICSCR_HSITRIM;
 8000660:	4b5e      	ldr	r3, [pc, #376]	; (80007dc <System_Clock_Init+0x1b8>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	4a5d      	ldr	r2, [pc, #372]	; (80007dc <System_Clock_Init+0x1b8>)
 8000666:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800066a:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= HSITrim << 24;
 800066c:	4b5b      	ldr	r3, [pc, #364]	; (80007dc <System_Clock_Init+0x1b8>)
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	061b      	lsls	r3, r3, #24
 8000674:	4959      	ldr	r1, [pc, #356]	; (80007dc <System_Clock_Init+0x1b8>)
 8000676:	4313      	orrs	r3, r2
 8000678:	604b      	str	r3, [r1, #4]
	
	RCC->CR    &= ~RCC_CR_PLLON; 
 800067a:	4b58      	ldr	r3, [pc, #352]	; (80007dc <System_Clock_Init+0x1b8>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a57      	ldr	r2, [pc, #348]	; (80007dc <System_Clock_Init+0x1b8>)
 8000680:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000684:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);
 8000686:	bf00      	nop
 8000688:	4b54      	ldr	r3, [pc, #336]	; (80007dc <System_Clock_Init+0x1b8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000690:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000694:	d0f8      	beq.n	8000688 <System_Clock_Init+0x64>
	
	// Select clock source to PLL
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
 8000696:	4b51      	ldr	r3, [pc, #324]	; (80007dc <System_Clock_Init+0x1b8>)
 8000698:	68db      	ldr	r3, [r3, #12]
 800069a:	4a50      	ldr	r2, [pc, #320]	; (80007dc <System_Clock_Init+0x1b8>)
 800069c:	f023 0303 	bic.w	r3, r3, #3
 80006a0:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; // 00 = No clock, 01 = MSI, 10 = HSI, 11 = HSE
 80006a2:	4b4e      	ldr	r3, [pc, #312]	; (80007dc <System_Clock_Init+0x1b8>)
 80006a4:	68db      	ldr	r3, [r3, #12]
 80006a6:	4a4d      	ldr	r2, [pc, #308]	; (80007dc <System_Clock_Init+0x1b8>)
 80006a8:	f043 0302 	orr.w	r3, r3, #2
 80006ac:	60d3      	str	r3, [r2, #12]
	
	// Make PLL as 80 MHz
	// f(VCO clock) = f(PLL clock input) * (PLLN / PLLM) = 16MHz * 20/2 = 160 MHz
	// f(PLL_R) = f(VCO clock) / PLLR = 160MHz/2 = 80MHz
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLN) | 20U << 8;
 80006ae:	4b4b      	ldr	r3, [pc, #300]	; (80007dc <System_Clock_Init+0x1b8>)
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80006b6:	4a49      	ldr	r2, [pc, #292]	; (80007dc <System_Clock_Init+0x1b8>)
 80006b8:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80006bc:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLM) | 1U << 4; // 000: PLLM = 1, 001: PLLM = 2, 010: PLLM = 3, 011: PLLM = 4, 100: PLLM = 5, 101: PLLM = 6, 110: PLLM = 7, 111: PLLM = 8
 80006be:	4b47      	ldr	r3, [pc, #284]	; (80007dc <System_Clock_Init+0x1b8>)
 80006c0:	68db      	ldr	r3, [r3, #12]
 80006c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006c6:	4a45      	ldr	r2, [pc, #276]	; (80007dc <System_Clock_Init+0x1b8>)
 80006c8:	f043 0310 	orr.w	r3, r3, #16
 80006cc:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;  // 00: PLLR = 2, 01: PLLR = 4, 10: PLLR = 6, 11: PLLR = 8	
 80006ce:	4b43      	ldr	r3, [pc, #268]	; (80007dc <System_Clock_Init+0x1b8>)
 80006d0:	68db      	ldr	r3, [r3, #12]
 80006d2:	4a42      	ldr	r2, [pc, #264]	; (80007dc <System_Clock_Init+0x1b8>)
 80006d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80006d8:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // Enable Main PLL PLLCLK output 
 80006da:	4b40      	ldr	r3, [pc, #256]	; (80007dc <System_Clock_Init+0x1b8>)
 80006dc:	68db      	ldr	r3, [r3, #12]
 80006de:	4a3f      	ldr	r2, [pc, #252]	; (80007dc <System_Clock_Init+0x1b8>)
 80006e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006e4:	60d3      	str	r3, [r2, #12]

	RCC->CR   |= RCC_CR_PLLON; 
 80006e6:	4b3d      	ldr	r3, [pc, #244]	; (80007dc <System_Clock_Init+0x1b8>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a3c      	ldr	r2, [pc, #240]	; (80007dc <System_Clock_Init+0x1b8>)
 80006ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006f0:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80006f2:	bf00      	nop
 80006f4:	4b39      	ldr	r3, [pc, #228]	; (80007dc <System_Clock_Init+0x1b8>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d0f9      	beq.n	80006f4 <System_Clock_Init+0xd0>
	
	// Select PLL selected as system clock
	RCC->CFGR &= ~RCC_CFGR_SW;
 8000700:	4b36      	ldr	r3, [pc, #216]	; (80007dc <System_Clock_Init+0x1b8>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	4a35      	ldr	r2, [pc, #212]	; (80007dc <System_Clock_Init+0x1b8>)
 8000706:	f023 0303 	bic.w	r3, r3, #3
 800070a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // 00: MSI, 01:HSI, 10: HSE, 11: PLL
 800070c:	4b33      	ldr	r3, [pc, #204]	; (80007dc <System_Clock_Init+0x1b8>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	4a32      	ldr	r2, [pc, #200]	; (80007dc <System_Clock_Init+0x1b8>)
 8000712:	f043 0303 	orr.w	r3, r3, #3
 8000716:	6093      	str	r3, [r2, #8]
	
	// Wait until System Clock has been selected
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8000718:	bf00      	nop
 800071a:	4b30      	ldr	r3, [pc, #192]	; (80007dc <System_Clock_Init+0x1b8>)
 800071c:	689b      	ldr	r3, [r3, #8]
 800071e:	f003 030c 	and.w	r3, r3, #12
 8000722:	2b0c      	cmp	r3, #12
 8000724:	d1f9      	bne.n	800071a <System_Clock_Init+0xf6>
	
	// The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.
	RCC->CFGR &= ~RCC_CFGR_HPRE;  // AHB prescaler = 1; SYSCLK not divided
 8000726:	4b2d      	ldr	r3, [pc, #180]	; (80007dc <System_Clock_Init+0x1b8>)
 8000728:	689b      	ldr	r3, [r3, #8]
 800072a:	4a2c      	ldr	r2, [pc, #176]	; (80007dc <System_Clock_Init+0x1b8>)
 800072c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000730:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB high-speed prescaler (APB1) = 1, HCLK not divided
 8000732:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <System_Clock_Init+0x1b8>)
 8000734:	689b      	ldr	r3, [r3, #8]
 8000736:	4a29      	ldr	r2, [pc, #164]	; (80007dc <System_Clock_Init+0x1b8>)
 8000738:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800073c:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB high-speed prescaler (APB2) = 1, HCLK not divided
 800073e:	4b27      	ldr	r3, [pc, #156]	; (80007dc <System_Clock_Init+0x1b8>)
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	4a26      	ldr	r2, [pc, #152]	; (80007dc <System_Clock_Init+0x1b8>)
 8000744:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000748:	6093      	str	r3, [r2, #8]
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP; 
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;	
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN; // Enable Main PLL PLLSAI3CLK output enable
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN; // Enable Main PLL PLL48M1CLK output enable
	
	RCC->CR &= ~RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 800074a:	4b24      	ldr	r3, [pc, #144]	; (80007dc <System_Clock_Init+0x1b8>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a23      	ldr	r2, [pc, #140]	; (80007dc <System_Clock_Init+0x1b8>)
 8000750:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000754:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == RCC_CR_PLLSAI1ON );
 8000756:	bf00      	nop
 8000758:	4b20      	ldr	r3, [pc, #128]	; (80007dc <System_Clock_Init+0x1b8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000760:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000764:	d0f8      	beq.n	8000758 <System_Clock_Init+0x134>
	// 8 MHz * 24 / 17 = 11.294MHz
	// f(VCOSAI1 clock) = f(PLL clock input) *  (PLLSAI1N / PLLM)
	// PLLSAI1CLK: f(PLLSAI1_P) = f(VCOSAI1 clock) / PLLSAI1P
	// PLLUSB2CLK: f(PLLSAI1_Q) = f(VCOSAI1 clock) / PLLSAI1Q
	// PLLADC1CLK: f(PLLSAI1_R) = f(VCOSAI1 clock) / PLLSAI1R
	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <System_Clock_Init+0x1b8>)
 8000768:	691b      	ldr	r3, [r3, #16]
 800076a:	4a1c      	ldr	r2, [pc, #112]	; (80007dc <System_Clock_Init+0x1b8>)
 800076c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8000770:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= 24U<<8;
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <System_Clock_Init+0x1b8>)
 8000774:	691b      	ldr	r3, [r3, #16]
 8000776:	4a19      	ldr	r2, [pc, #100]	; (80007dc <System_Clock_Init+0x1b8>)
 8000778:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 800077c:	6113      	str	r3, [r2, #16]
	
	// SAI1PLL division factor for PLLSAI1CLK
	// 0: PLLSAI1P = 7, 1: PLLSAI1P = 17
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <System_Clock_Init+0x1b8>)
 8000780:	691b      	ldr	r3, [r3, #16]
 8000782:	4a16      	ldr	r2, [pc, #88]	; (80007dc <System_Clock_Init+0x1b8>)
 8000784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000788:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;
 800078a:	4b14      	ldr	r3, [pc, #80]	; (80007dc <System_Clock_Init+0x1b8>)
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	4a13      	ldr	r2, [pc, #76]	; (80007dc <System_Clock_Init+0x1b8>)
 8000790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000794:	6113      	str	r3, [r2, #16]
	// 00: PLLSAI1R = 2, 01: PLLSAI1R = 4, 10: PLLSAI1R = 6, 11: PLLSAI1R = 8
	// RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1R; 
	// RCC->PLLSAI1CFGR |= U<<25;
	// RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1REN;
	
	RCC->CR |= RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <System_Clock_Init+0x1b8>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a10      	ldr	r2, [pc, #64]	; (80007dc <System_Clock_Init+0x1b8>)
 800079c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80007a0:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == 0);
 80007a2:	bf00      	nop
 80007a4:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <System_Clock_Init+0x1b8>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d0f9      	beq.n	80007a4 <System_Clock_Init+0x180>
	// SAI1 clock source selection
	// 00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock
	// 01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock
	// 10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock
	// 11: External input SAI1_EXTCLK selected as SAI1 clock	
	RCC->CCIPR &= ~RCC_CCIPR_SAI1SEL;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <System_Clock_Init+0x1b8>)
 80007b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007b6:	4a09      	ldr	r2, [pc, #36]	; (80007dc <System_Clock_Init+0x1b8>)
 80007b8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80007bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <System_Clock_Init+0x1b8>)
 80007c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007c4:	4a05      	ldr	r2, [pc, #20]	; (80007dc <System_Clock_Init+0x1b8>)
 80007c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007ca:	6613      	str	r3, [r2, #96]	; 0x60
}
 80007cc:	bf00      	nop
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	40022000 	.word	0x40022000
 80007dc:	40021000 	.word	0x40021000

080007e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007e8:	4a14      	ldr	r2, [pc, #80]	; (800083c <_sbrk+0x5c>)
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <_sbrk+0x60>)
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007f4:	4b13      	ldr	r3, [pc, #76]	; (8000844 <_sbrk+0x64>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d102      	bne.n	8000802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <_sbrk+0x64>)
 80007fe:	4a12      	ldr	r2, [pc, #72]	; (8000848 <_sbrk+0x68>)
 8000800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000802:	4b10      	ldr	r3, [pc, #64]	; (8000844 <_sbrk+0x64>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	693a      	ldr	r2, [r7, #16]
 800080c:	429a      	cmp	r2, r3
 800080e:	d207      	bcs.n	8000820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000810:	f000 f8aa 	bl	8000968 <__errno>
 8000814:	4603      	mov	r3, r0
 8000816:	220c      	movs	r2, #12
 8000818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800081a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800081e:	e009      	b.n	8000834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <_sbrk+0x64>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000826:	4b07      	ldr	r3, [pc, #28]	; (8000844 <_sbrk+0x64>)
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4413      	add	r3, r2
 800082e:	4a05      	ldr	r2, [pc, #20]	; (8000844 <_sbrk+0x64>)
 8000830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000832:	68fb      	ldr	r3, [r7, #12]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3718      	adds	r7, #24
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20018000 	.word	0x20018000
 8000840:	00000400 	.word	0x00000400
 8000844:	2000006c 	.word	0x2000006c
 8000848:	200001b8 	.word	0x200001b8

0800084c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000850:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <SystemInit+0x64>)
 8000852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000856:	4a16      	ldr	r2, [pc, #88]	; (80008b0 <SystemInit+0x64>)
 8000858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800085c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000860:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <SystemInit+0x68>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a13      	ldr	r2, [pc, #76]	; (80008b4 <SystemInit+0x68>)
 8000866:	f043 0301 	orr.w	r3, r3, #1
 800086a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <SystemInit+0x68>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000872:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <SystemInit+0x68>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a0f      	ldr	r2, [pc, #60]	; (80008b4 <SystemInit+0x68>)
 8000878:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800087c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000880:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <SystemInit+0x68>)
 8000884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000888:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800088a:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <SystemInit+0x68>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a09      	ldr	r2, [pc, #36]	; (80008b4 <SystemInit+0x68>)
 8000890:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000894:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000896:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <SystemInit+0x68>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800089c:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <SystemInit+0x64>)
 800089e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008a2:	609a      	str	r2, [r3, #8]
#endif
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	e000ed00 	.word	0xe000ed00
 80008b4:	40021000 	.word	0x40021000

080008b8 <main>:
#include "LED.h"
#include "UART.h"
#include "demo.h"

	
int main(void){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

	// initialization code
	System_Clock_Init(); // set System Clock = 80 MHz
 80008bc:	f7ff feb2 	bl	8000624 <System_Clock_Init>
	LED_Init();
 80008c0:	f7ff fd1a 	bl	80002f8 <LED_Init>
	UART2_Init();
 80008c4:	f7ff fd68 	bl	8000398 <UART2_Init>
	
	// application run function
	run_demo() ;
 80008c8:	f7ff fd0a 	bl	80002e0 <run_demo>
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80008d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800090c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008d8:	f7ff ffb8 	bl	800084c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008dc:	480c      	ldr	r0, [pc, #48]	; (8000910 <LoopForever+0x6>)
  ldr r1, =_edata
 80008de:	490d      	ldr	r1, [pc, #52]	; (8000914 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e0:	4a0d      	ldr	r2, [pc, #52]	; (8000918 <LoopForever+0xe>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e4:	e002      	b.n	80008ec <LoopCopyDataInit>

080008e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ea:	3304      	adds	r3, #4

080008ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f0:	d3f9      	bcc.n	80008e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f2:	4a0a      	ldr	r2, [pc, #40]	; (800091c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f4:	4c0a      	ldr	r4, [pc, #40]	; (8000920 <LoopForever+0x16>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f8:	e001      	b.n	80008fe <LoopFillZerobss>

080008fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008fc:	3204      	adds	r2, #4

080008fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000900:	d3fb      	bcc.n	80008fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000902:	f000 f837 	bl	8000974 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000906:	f7ff ffd7 	bl	80008b8 <main>

0800090a <LoopForever>:

LoopForever:
    b LoopForever
 800090a:	e7fe      	b.n	800090a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800090c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000914:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8000918:	080012c4 	.word	0x080012c4
  ldr r2, =_sbss
 800091c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000920:	200001b8 	.word	0x200001b8

08000924 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000924:	e7fe      	b.n	8000924 <ADC1_2_IRQHandler>
	...

08000928 <siprintf>:
 8000928:	b40e      	push	{r1, r2, r3}
 800092a:	b500      	push	{lr}
 800092c:	b09c      	sub	sp, #112	; 0x70
 800092e:	ab1d      	add	r3, sp, #116	; 0x74
 8000930:	9002      	str	r0, [sp, #8]
 8000932:	9006      	str	r0, [sp, #24]
 8000934:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000938:	4809      	ldr	r0, [pc, #36]	; (8000960 <siprintf+0x38>)
 800093a:	9107      	str	r1, [sp, #28]
 800093c:	9104      	str	r1, [sp, #16]
 800093e:	4909      	ldr	r1, [pc, #36]	; (8000964 <siprintf+0x3c>)
 8000940:	f853 2b04 	ldr.w	r2, [r3], #4
 8000944:	9105      	str	r1, [sp, #20]
 8000946:	6800      	ldr	r0, [r0, #0]
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	a902      	add	r1, sp, #8
 800094c:	f000 f892 	bl	8000a74 <_svfiprintf_r>
 8000950:	9b02      	ldr	r3, [sp, #8]
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	b01c      	add	sp, #112	; 0x70
 8000958:	f85d eb04 	ldr.w	lr, [sp], #4
 800095c:	b003      	add	sp, #12
 800095e:	4770      	bx	lr
 8000960:	2000004c 	.word	0x2000004c
 8000964:	ffff0208 	.word	0xffff0208

08000968 <__errno>:
 8000968:	4b01      	ldr	r3, [pc, #4]	; (8000970 <__errno+0x8>)
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	2000004c 	.word	0x2000004c

08000974 <__libc_init_array>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	4d0d      	ldr	r5, [pc, #52]	; (80009ac <__libc_init_array+0x38>)
 8000978:	4c0d      	ldr	r4, [pc, #52]	; (80009b0 <__libc_init_array+0x3c>)
 800097a:	1b64      	subs	r4, r4, r5
 800097c:	10a4      	asrs	r4, r4, #2
 800097e:	2600      	movs	r6, #0
 8000980:	42a6      	cmp	r6, r4
 8000982:	d109      	bne.n	8000998 <__libc_init_array+0x24>
 8000984:	4d0b      	ldr	r5, [pc, #44]	; (80009b4 <__libc_init_array+0x40>)
 8000986:	4c0c      	ldr	r4, [pc, #48]	; (80009b8 <__libc_init_array+0x44>)
 8000988:	f000 fc6a 	bl	8001260 <_init>
 800098c:	1b64      	subs	r4, r4, r5
 800098e:	10a4      	asrs	r4, r4, #2
 8000990:	2600      	movs	r6, #0
 8000992:	42a6      	cmp	r6, r4
 8000994:	d105      	bne.n	80009a2 <__libc_init_array+0x2e>
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f855 3b04 	ldr.w	r3, [r5], #4
 800099c:	4798      	blx	r3
 800099e:	3601      	adds	r6, #1
 80009a0:	e7ee      	b.n	8000980 <__libc_init_array+0xc>
 80009a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80009a6:	4798      	blx	r3
 80009a8:	3601      	adds	r6, #1
 80009aa:	e7f2      	b.n	8000992 <__libc_init_array+0x1e>
 80009ac:	080012bc 	.word	0x080012bc
 80009b0:	080012bc 	.word	0x080012bc
 80009b4:	080012bc 	.word	0x080012bc
 80009b8:	080012c0 	.word	0x080012c0

080009bc <__retarget_lock_acquire_recursive>:
 80009bc:	4770      	bx	lr

080009be <__retarget_lock_release_recursive>:
 80009be:	4770      	bx	lr

080009c0 <__ssputs_r>:
 80009c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009c4:	688e      	ldr	r6, [r1, #8]
 80009c6:	461f      	mov	r7, r3
 80009c8:	42be      	cmp	r6, r7
 80009ca:	680b      	ldr	r3, [r1, #0]
 80009cc:	4682      	mov	sl, r0
 80009ce:	460c      	mov	r4, r1
 80009d0:	4690      	mov	r8, r2
 80009d2:	d82c      	bhi.n	8000a2e <__ssputs_r+0x6e>
 80009d4:	898a      	ldrh	r2, [r1, #12]
 80009d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80009da:	d026      	beq.n	8000a2a <__ssputs_r+0x6a>
 80009dc:	6965      	ldr	r5, [r4, #20]
 80009de:	6909      	ldr	r1, [r1, #16]
 80009e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80009e4:	eba3 0901 	sub.w	r9, r3, r1
 80009e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80009ec:	1c7b      	adds	r3, r7, #1
 80009ee:	444b      	add	r3, r9
 80009f0:	106d      	asrs	r5, r5, #1
 80009f2:	429d      	cmp	r5, r3
 80009f4:	bf38      	it	cc
 80009f6:	461d      	movcc	r5, r3
 80009f8:	0553      	lsls	r3, r2, #21
 80009fa:	d527      	bpl.n	8000a4c <__ssputs_r+0x8c>
 80009fc:	4629      	mov	r1, r5
 80009fe:	f000 f957 	bl	8000cb0 <_malloc_r>
 8000a02:	4606      	mov	r6, r0
 8000a04:	b360      	cbz	r0, 8000a60 <__ssputs_r+0xa0>
 8000a06:	6921      	ldr	r1, [r4, #16]
 8000a08:	464a      	mov	r2, r9
 8000a0a:	f000 fbc7 	bl	800119c <memcpy>
 8000a0e:	89a3      	ldrh	r3, [r4, #12]
 8000a10:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8000a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a18:	81a3      	strh	r3, [r4, #12]
 8000a1a:	6126      	str	r6, [r4, #16]
 8000a1c:	6165      	str	r5, [r4, #20]
 8000a1e:	444e      	add	r6, r9
 8000a20:	eba5 0509 	sub.w	r5, r5, r9
 8000a24:	6026      	str	r6, [r4, #0]
 8000a26:	60a5      	str	r5, [r4, #8]
 8000a28:	463e      	mov	r6, r7
 8000a2a:	42be      	cmp	r6, r7
 8000a2c:	d900      	bls.n	8000a30 <__ssputs_r+0x70>
 8000a2e:	463e      	mov	r6, r7
 8000a30:	6820      	ldr	r0, [r4, #0]
 8000a32:	4632      	mov	r2, r6
 8000a34:	4641      	mov	r1, r8
 8000a36:	f000 fb86 	bl	8001146 <memmove>
 8000a3a:	68a3      	ldr	r3, [r4, #8]
 8000a3c:	1b9b      	subs	r3, r3, r6
 8000a3e:	60a3      	str	r3, [r4, #8]
 8000a40:	6823      	ldr	r3, [r4, #0]
 8000a42:	4433      	add	r3, r6
 8000a44:	6023      	str	r3, [r4, #0]
 8000a46:	2000      	movs	r0, #0
 8000a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a4c:	462a      	mov	r2, r5
 8000a4e:	f000 fb4b 	bl	80010e8 <_realloc_r>
 8000a52:	4606      	mov	r6, r0
 8000a54:	2800      	cmp	r0, #0
 8000a56:	d1e0      	bne.n	8000a1a <__ssputs_r+0x5a>
 8000a58:	6921      	ldr	r1, [r4, #16]
 8000a5a:	4650      	mov	r0, sl
 8000a5c:	f000 fbac 	bl	80011b8 <_free_r>
 8000a60:	230c      	movs	r3, #12
 8000a62:	f8ca 3000 	str.w	r3, [sl]
 8000a66:	89a3      	ldrh	r3, [r4, #12]
 8000a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a6c:	81a3      	strh	r3, [r4, #12]
 8000a6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a72:	e7e9      	b.n	8000a48 <__ssputs_r+0x88>

08000a74 <_svfiprintf_r>:
 8000a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a78:	4698      	mov	r8, r3
 8000a7a:	898b      	ldrh	r3, [r1, #12]
 8000a7c:	061b      	lsls	r3, r3, #24
 8000a7e:	b09d      	sub	sp, #116	; 0x74
 8000a80:	4607      	mov	r7, r0
 8000a82:	460d      	mov	r5, r1
 8000a84:	4614      	mov	r4, r2
 8000a86:	d50e      	bpl.n	8000aa6 <_svfiprintf_r+0x32>
 8000a88:	690b      	ldr	r3, [r1, #16]
 8000a8a:	b963      	cbnz	r3, 8000aa6 <_svfiprintf_r+0x32>
 8000a8c:	2140      	movs	r1, #64	; 0x40
 8000a8e:	f000 f90f 	bl	8000cb0 <_malloc_r>
 8000a92:	6028      	str	r0, [r5, #0]
 8000a94:	6128      	str	r0, [r5, #16]
 8000a96:	b920      	cbnz	r0, 8000aa2 <_svfiprintf_r+0x2e>
 8000a98:	230c      	movs	r3, #12
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000aa0:	e0d0      	b.n	8000c44 <_svfiprintf_r+0x1d0>
 8000aa2:	2340      	movs	r3, #64	; 0x40
 8000aa4:	616b      	str	r3, [r5, #20]
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8000aaa:	2320      	movs	r3, #32
 8000aac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8000ab0:	f8cd 800c 	str.w	r8, [sp, #12]
 8000ab4:	2330      	movs	r3, #48	; 0x30
 8000ab6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8000c5c <_svfiprintf_r+0x1e8>
 8000aba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8000abe:	f04f 0901 	mov.w	r9, #1
 8000ac2:	4623      	mov	r3, r4
 8000ac4:	469a      	mov	sl, r3
 8000ac6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000aca:	b10a      	cbz	r2, 8000ad0 <_svfiprintf_r+0x5c>
 8000acc:	2a25      	cmp	r2, #37	; 0x25
 8000ace:	d1f9      	bne.n	8000ac4 <_svfiprintf_r+0x50>
 8000ad0:	ebba 0b04 	subs.w	fp, sl, r4
 8000ad4:	d00b      	beq.n	8000aee <_svfiprintf_r+0x7a>
 8000ad6:	465b      	mov	r3, fp
 8000ad8:	4622      	mov	r2, r4
 8000ada:	4629      	mov	r1, r5
 8000adc:	4638      	mov	r0, r7
 8000ade:	f7ff ff6f 	bl	80009c0 <__ssputs_r>
 8000ae2:	3001      	adds	r0, #1
 8000ae4:	f000 80a9 	beq.w	8000c3a <_svfiprintf_r+0x1c6>
 8000ae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000aea:	445a      	add	r2, fp
 8000aec:	9209      	str	r2, [sp, #36]	; 0x24
 8000aee:	f89a 3000 	ldrb.w	r3, [sl]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	f000 80a1 	beq.w	8000c3a <_svfiprintf_r+0x1c6>
 8000af8:	2300      	movs	r3, #0
 8000afa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000afe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000b02:	f10a 0a01 	add.w	sl, sl, #1
 8000b06:	9304      	str	r3, [sp, #16]
 8000b08:	9307      	str	r3, [sp, #28]
 8000b0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8000b0e:	931a      	str	r3, [sp, #104]	; 0x68
 8000b10:	4654      	mov	r4, sl
 8000b12:	2205      	movs	r2, #5
 8000b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000b18:	4850      	ldr	r0, [pc, #320]	; (8000c5c <_svfiprintf_r+0x1e8>)
 8000b1a:	f7ff fb59 	bl	80001d0 <memchr>
 8000b1e:	9a04      	ldr	r2, [sp, #16]
 8000b20:	b9d8      	cbnz	r0, 8000b5a <_svfiprintf_r+0xe6>
 8000b22:	06d0      	lsls	r0, r2, #27
 8000b24:	bf44      	itt	mi
 8000b26:	2320      	movmi	r3, #32
 8000b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b2c:	0711      	lsls	r1, r2, #28
 8000b2e:	bf44      	itt	mi
 8000b30:	232b      	movmi	r3, #43	; 0x2b
 8000b32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b36:	f89a 3000 	ldrb.w	r3, [sl]
 8000b3a:	2b2a      	cmp	r3, #42	; 0x2a
 8000b3c:	d015      	beq.n	8000b6a <_svfiprintf_r+0xf6>
 8000b3e:	9a07      	ldr	r2, [sp, #28]
 8000b40:	4654      	mov	r4, sl
 8000b42:	2000      	movs	r0, #0
 8000b44:	f04f 0c0a 	mov.w	ip, #10
 8000b48:	4621      	mov	r1, r4
 8000b4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000b4e:	3b30      	subs	r3, #48	; 0x30
 8000b50:	2b09      	cmp	r3, #9
 8000b52:	d94d      	bls.n	8000bf0 <_svfiprintf_r+0x17c>
 8000b54:	b1b0      	cbz	r0, 8000b84 <_svfiprintf_r+0x110>
 8000b56:	9207      	str	r2, [sp, #28]
 8000b58:	e014      	b.n	8000b84 <_svfiprintf_r+0x110>
 8000b5a:	eba0 0308 	sub.w	r3, r0, r8
 8000b5e:	fa09 f303 	lsl.w	r3, r9, r3
 8000b62:	4313      	orrs	r3, r2
 8000b64:	9304      	str	r3, [sp, #16]
 8000b66:	46a2      	mov	sl, r4
 8000b68:	e7d2      	b.n	8000b10 <_svfiprintf_r+0x9c>
 8000b6a:	9b03      	ldr	r3, [sp, #12]
 8000b6c:	1d19      	adds	r1, r3, #4
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	9103      	str	r1, [sp, #12]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	bfbb      	ittet	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	f042 0202 	orrlt.w	r2, r2, #2
 8000b7c:	9307      	strge	r3, [sp, #28]
 8000b7e:	9307      	strlt	r3, [sp, #28]
 8000b80:	bfb8      	it	lt
 8000b82:	9204      	strlt	r2, [sp, #16]
 8000b84:	7823      	ldrb	r3, [r4, #0]
 8000b86:	2b2e      	cmp	r3, #46	; 0x2e
 8000b88:	d10c      	bne.n	8000ba4 <_svfiprintf_r+0x130>
 8000b8a:	7863      	ldrb	r3, [r4, #1]
 8000b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8000b8e:	d134      	bne.n	8000bfa <_svfiprintf_r+0x186>
 8000b90:	9b03      	ldr	r3, [sp, #12]
 8000b92:	1d1a      	adds	r2, r3, #4
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	9203      	str	r2, [sp, #12]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	bfb8      	it	lt
 8000b9c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8000ba0:	3402      	adds	r4, #2
 8000ba2:	9305      	str	r3, [sp, #20]
 8000ba4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8000c6c <_svfiprintf_r+0x1f8>
 8000ba8:	7821      	ldrb	r1, [r4, #0]
 8000baa:	2203      	movs	r2, #3
 8000bac:	4650      	mov	r0, sl
 8000bae:	f7ff fb0f 	bl	80001d0 <memchr>
 8000bb2:	b138      	cbz	r0, 8000bc4 <_svfiprintf_r+0x150>
 8000bb4:	9b04      	ldr	r3, [sp, #16]
 8000bb6:	eba0 000a 	sub.w	r0, r0, sl
 8000bba:	2240      	movs	r2, #64	; 0x40
 8000bbc:	4082      	lsls	r2, r0
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	3401      	adds	r4, #1
 8000bc2:	9304      	str	r3, [sp, #16]
 8000bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000bc8:	4825      	ldr	r0, [pc, #148]	; (8000c60 <_svfiprintf_r+0x1ec>)
 8000bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000bce:	2206      	movs	r2, #6
 8000bd0:	f7ff fafe 	bl	80001d0 <memchr>
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d038      	beq.n	8000c4a <_svfiprintf_r+0x1d6>
 8000bd8:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <_svfiprintf_r+0x1f0>)
 8000bda:	bb1b      	cbnz	r3, 8000c24 <_svfiprintf_r+0x1b0>
 8000bdc:	9b03      	ldr	r3, [sp, #12]
 8000bde:	3307      	adds	r3, #7
 8000be0:	f023 0307 	bic.w	r3, r3, #7
 8000be4:	3308      	adds	r3, #8
 8000be6:	9303      	str	r3, [sp, #12]
 8000be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000bea:	4433      	add	r3, r6
 8000bec:	9309      	str	r3, [sp, #36]	; 0x24
 8000bee:	e768      	b.n	8000ac2 <_svfiprintf_r+0x4e>
 8000bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8000bf4:	460c      	mov	r4, r1
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	e7a6      	b.n	8000b48 <_svfiprintf_r+0xd4>
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	3401      	adds	r4, #1
 8000bfe:	9305      	str	r3, [sp, #20]
 8000c00:	4619      	mov	r1, r3
 8000c02:	f04f 0c0a 	mov.w	ip, #10
 8000c06:	4620      	mov	r0, r4
 8000c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000c0c:	3a30      	subs	r2, #48	; 0x30
 8000c0e:	2a09      	cmp	r2, #9
 8000c10:	d903      	bls.n	8000c1a <_svfiprintf_r+0x1a6>
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d0c6      	beq.n	8000ba4 <_svfiprintf_r+0x130>
 8000c16:	9105      	str	r1, [sp, #20]
 8000c18:	e7c4      	b.n	8000ba4 <_svfiprintf_r+0x130>
 8000c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8000c1e:	4604      	mov	r4, r0
 8000c20:	2301      	movs	r3, #1
 8000c22:	e7f0      	b.n	8000c06 <_svfiprintf_r+0x192>
 8000c24:	ab03      	add	r3, sp, #12
 8000c26:	9300      	str	r3, [sp, #0]
 8000c28:	462a      	mov	r2, r5
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <_svfiprintf_r+0x1f4>)
 8000c2c:	a904      	add	r1, sp, #16
 8000c2e:	4638      	mov	r0, r7
 8000c30:	f3af 8000 	nop.w
 8000c34:	1c42      	adds	r2, r0, #1
 8000c36:	4606      	mov	r6, r0
 8000c38:	d1d6      	bne.n	8000be8 <_svfiprintf_r+0x174>
 8000c3a:	89ab      	ldrh	r3, [r5, #12]
 8000c3c:	065b      	lsls	r3, r3, #25
 8000c3e:	f53f af2d 	bmi.w	8000a9c <_svfiprintf_r+0x28>
 8000c42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000c44:	b01d      	add	sp, #116	; 0x74
 8000c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c4a:	ab03      	add	r3, sp, #12
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	462a      	mov	r2, r5
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <_svfiprintf_r+0x1f4>)
 8000c52:	a904      	add	r1, sp, #16
 8000c54:	4638      	mov	r0, r7
 8000c56:	f000 f919 	bl	8000e8c <_printf_i>
 8000c5a:	e7eb      	b.n	8000c34 <_svfiprintf_r+0x1c0>
 8000c5c:	08001287 	.word	0x08001287
 8000c60:	08001291 	.word	0x08001291
 8000c64:	00000000 	.word	0x00000000
 8000c68:	080009c1 	.word	0x080009c1
 8000c6c:	0800128d 	.word	0x0800128d

08000c70 <sbrk_aligned>:
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	4e0e      	ldr	r6, [pc, #56]	; (8000cac <sbrk_aligned+0x3c>)
 8000c74:	460c      	mov	r4, r1
 8000c76:	6831      	ldr	r1, [r6, #0]
 8000c78:	4605      	mov	r5, r0
 8000c7a:	b911      	cbnz	r1, 8000c82 <sbrk_aligned+0x12>
 8000c7c:	f000 fa7e 	bl	800117c <_sbrk_r>
 8000c80:	6030      	str	r0, [r6, #0]
 8000c82:	4621      	mov	r1, r4
 8000c84:	4628      	mov	r0, r5
 8000c86:	f000 fa79 	bl	800117c <_sbrk_r>
 8000c8a:	1c43      	adds	r3, r0, #1
 8000c8c:	d00a      	beq.n	8000ca4 <sbrk_aligned+0x34>
 8000c8e:	1cc4      	adds	r4, r0, #3
 8000c90:	f024 0403 	bic.w	r4, r4, #3
 8000c94:	42a0      	cmp	r0, r4
 8000c96:	d007      	beq.n	8000ca8 <sbrk_aligned+0x38>
 8000c98:	1a21      	subs	r1, r4, r0
 8000c9a:	4628      	mov	r0, r5
 8000c9c:	f000 fa6e 	bl	800117c <_sbrk_r>
 8000ca0:	3001      	adds	r0, #1
 8000ca2:	d101      	bne.n	8000ca8 <sbrk_aligned+0x38>
 8000ca4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000ca8:	4620      	mov	r0, r4
 8000caa:	bd70      	pop	{r4, r5, r6, pc}
 8000cac:	200001b0 	.word	0x200001b0

08000cb0 <_malloc_r>:
 8000cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000cb4:	1ccd      	adds	r5, r1, #3
 8000cb6:	f025 0503 	bic.w	r5, r5, #3
 8000cba:	3508      	adds	r5, #8
 8000cbc:	2d0c      	cmp	r5, #12
 8000cbe:	bf38      	it	cc
 8000cc0:	250c      	movcc	r5, #12
 8000cc2:	2d00      	cmp	r5, #0
 8000cc4:	4607      	mov	r7, r0
 8000cc6:	db01      	blt.n	8000ccc <_malloc_r+0x1c>
 8000cc8:	42a9      	cmp	r1, r5
 8000cca:	d905      	bls.n	8000cd8 <_malloc_r+0x28>
 8000ccc:	230c      	movs	r3, #12
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000cd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8000dac <_malloc_r+0xfc>
 8000cdc:	f000 f9f8 	bl	80010d0 <__malloc_lock>
 8000ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8000ce4:	461c      	mov	r4, r3
 8000ce6:	bb5c      	cbnz	r4, 8000d40 <_malloc_r+0x90>
 8000ce8:	4629      	mov	r1, r5
 8000cea:	4638      	mov	r0, r7
 8000cec:	f7ff ffc0 	bl	8000c70 <sbrk_aligned>
 8000cf0:	1c43      	adds	r3, r0, #1
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	d155      	bne.n	8000da2 <_malloc_r+0xf2>
 8000cf6:	f8d8 4000 	ldr.w	r4, [r8]
 8000cfa:	4626      	mov	r6, r4
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d145      	bne.n	8000d8c <_malloc_r+0xdc>
 8000d00:	2c00      	cmp	r4, #0
 8000d02:	d048      	beq.n	8000d96 <_malloc_r+0xe6>
 8000d04:	6823      	ldr	r3, [r4, #0]
 8000d06:	4631      	mov	r1, r6
 8000d08:	4638      	mov	r0, r7
 8000d0a:	eb04 0903 	add.w	r9, r4, r3
 8000d0e:	f000 fa35 	bl	800117c <_sbrk_r>
 8000d12:	4581      	cmp	r9, r0
 8000d14:	d13f      	bne.n	8000d96 <_malloc_r+0xe6>
 8000d16:	6821      	ldr	r1, [r4, #0]
 8000d18:	1a6d      	subs	r5, r5, r1
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	4638      	mov	r0, r7
 8000d1e:	f7ff ffa7 	bl	8000c70 <sbrk_aligned>
 8000d22:	3001      	adds	r0, #1
 8000d24:	d037      	beq.n	8000d96 <_malloc_r+0xe6>
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	442b      	add	r3, r5
 8000d2a:	6023      	str	r3, [r4, #0]
 8000d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d038      	beq.n	8000da6 <_malloc_r+0xf6>
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	42a2      	cmp	r2, r4
 8000d38:	d12b      	bne.n	8000d92 <_malloc_r+0xe2>
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	e00f      	b.n	8000d60 <_malloc_r+0xb0>
 8000d40:	6822      	ldr	r2, [r4, #0]
 8000d42:	1b52      	subs	r2, r2, r5
 8000d44:	d41f      	bmi.n	8000d86 <_malloc_r+0xd6>
 8000d46:	2a0b      	cmp	r2, #11
 8000d48:	d917      	bls.n	8000d7a <_malloc_r+0xca>
 8000d4a:	1961      	adds	r1, r4, r5
 8000d4c:	42a3      	cmp	r3, r4
 8000d4e:	6025      	str	r5, [r4, #0]
 8000d50:	bf18      	it	ne
 8000d52:	6059      	strne	r1, [r3, #4]
 8000d54:	6863      	ldr	r3, [r4, #4]
 8000d56:	bf08      	it	eq
 8000d58:	f8c8 1000 	streq.w	r1, [r8]
 8000d5c:	5162      	str	r2, [r4, r5]
 8000d5e:	604b      	str	r3, [r1, #4]
 8000d60:	4638      	mov	r0, r7
 8000d62:	f104 060b 	add.w	r6, r4, #11
 8000d66:	f000 f9b9 	bl	80010dc <__malloc_unlock>
 8000d6a:	f026 0607 	bic.w	r6, r6, #7
 8000d6e:	1d23      	adds	r3, r4, #4
 8000d70:	1af2      	subs	r2, r6, r3
 8000d72:	d0ae      	beq.n	8000cd2 <_malloc_r+0x22>
 8000d74:	1b9b      	subs	r3, r3, r6
 8000d76:	50a3      	str	r3, [r4, r2]
 8000d78:	e7ab      	b.n	8000cd2 <_malloc_r+0x22>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	6862      	ldr	r2, [r4, #4]
 8000d7e:	d1dd      	bne.n	8000d3c <_malloc_r+0x8c>
 8000d80:	f8c8 2000 	str.w	r2, [r8]
 8000d84:	e7ec      	b.n	8000d60 <_malloc_r+0xb0>
 8000d86:	4623      	mov	r3, r4
 8000d88:	6864      	ldr	r4, [r4, #4]
 8000d8a:	e7ac      	b.n	8000ce6 <_malloc_r+0x36>
 8000d8c:	4634      	mov	r4, r6
 8000d8e:	6876      	ldr	r6, [r6, #4]
 8000d90:	e7b4      	b.n	8000cfc <_malloc_r+0x4c>
 8000d92:	4613      	mov	r3, r2
 8000d94:	e7cc      	b.n	8000d30 <_malloc_r+0x80>
 8000d96:	230c      	movs	r3, #12
 8000d98:	603b      	str	r3, [r7, #0]
 8000d9a:	4638      	mov	r0, r7
 8000d9c:	f000 f99e 	bl	80010dc <__malloc_unlock>
 8000da0:	e797      	b.n	8000cd2 <_malloc_r+0x22>
 8000da2:	6025      	str	r5, [r4, #0]
 8000da4:	e7dc      	b.n	8000d60 <_malloc_r+0xb0>
 8000da6:	605b      	str	r3, [r3, #4]
 8000da8:	deff      	udf	#255	; 0xff
 8000daa:	bf00      	nop
 8000dac:	200001ac 	.word	0x200001ac

08000db0 <_printf_common>:
 8000db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db4:	4616      	mov	r6, r2
 8000db6:	4699      	mov	r9, r3
 8000db8:	688a      	ldr	r2, [r1, #8]
 8000dba:	690b      	ldr	r3, [r1, #16]
 8000dbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	bfb8      	it	lt
 8000dc4:	4613      	movlt	r3, r2
 8000dc6:	6033      	str	r3, [r6, #0]
 8000dc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8000dcc:	4607      	mov	r7, r0
 8000dce:	460c      	mov	r4, r1
 8000dd0:	b10a      	cbz	r2, 8000dd6 <_printf_common+0x26>
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	6033      	str	r3, [r6, #0]
 8000dd6:	6823      	ldr	r3, [r4, #0]
 8000dd8:	0699      	lsls	r1, r3, #26
 8000dda:	bf42      	ittt	mi
 8000ddc:	6833      	ldrmi	r3, [r6, #0]
 8000dde:	3302      	addmi	r3, #2
 8000de0:	6033      	strmi	r3, [r6, #0]
 8000de2:	6825      	ldr	r5, [r4, #0]
 8000de4:	f015 0506 	ands.w	r5, r5, #6
 8000de8:	d106      	bne.n	8000df8 <_printf_common+0x48>
 8000dea:	f104 0a19 	add.w	sl, r4, #25
 8000dee:	68e3      	ldr	r3, [r4, #12]
 8000df0:	6832      	ldr	r2, [r6, #0]
 8000df2:	1a9b      	subs	r3, r3, r2
 8000df4:	42ab      	cmp	r3, r5
 8000df6:	dc26      	bgt.n	8000e46 <_printf_common+0x96>
 8000df8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8000dfc:	1e13      	subs	r3, r2, #0
 8000dfe:	6822      	ldr	r2, [r4, #0]
 8000e00:	bf18      	it	ne
 8000e02:	2301      	movne	r3, #1
 8000e04:	0692      	lsls	r2, r2, #26
 8000e06:	d42b      	bmi.n	8000e60 <_printf_common+0xb0>
 8000e08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000e0c:	4649      	mov	r1, r9
 8000e0e:	4638      	mov	r0, r7
 8000e10:	47c0      	blx	r8
 8000e12:	3001      	adds	r0, #1
 8000e14:	d01e      	beq.n	8000e54 <_printf_common+0xa4>
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	6922      	ldr	r2, [r4, #16]
 8000e1a:	f003 0306 	and.w	r3, r3, #6
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf02      	ittt	eq
 8000e22:	68e5      	ldreq	r5, [r4, #12]
 8000e24:	6833      	ldreq	r3, [r6, #0]
 8000e26:	1aed      	subeq	r5, r5, r3
 8000e28:	68a3      	ldr	r3, [r4, #8]
 8000e2a:	bf0c      	ite	eq
 8000e2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e30:	2500      	movne	r5, #0
 8000e32:	4293      	cmp	r3, r2
 8000e34:	bfc4      	itt	gt
 8000e36:	1a9b      	subgt	r3, r3, r2
 8000e38:	18ed      	addgt	r5, r5, r3
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	341a      	adds	r4, #26
 8000e3e:	42b5      	cmp	r5, r6
 8000e40:	d11a      	bne.n	8000e78 <_printf_common+0xc8>
 8000e42:	2000      	movs	r0, #0
 8000e44:	e008      	b.n	8000e58 <_printf_common+0xa8>
 8000e46:	2301      	movs	r3, #1
 8000e48:	4652      	mov	r2, sl
 8000e4a:	4649      	mov	r1, r9
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	47c0      	blx	r8
 8000e50:	3001      	adds	r0, #1
 8000e52:	d103      	bne.n	8000e5c <_printf_common+0xac>
 8000e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5c:	3501      	adds	r5, #1
 8000e5e:	e7c6      	b.n	8000dee <_printf_common+0x3e>
 8000e60:	18e1      	adds	r1, r4, r3
 8000e62:	1c5a      	adds	r2, r3, #1
 8000e64:	2030      	movs	r0, #48	; 0x30
 8000e66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8000e6a:	4422      	add	r2, r4
 8000e6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8000e70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8000e74:	3302      	adds	r3, #2
 8000e76:	e7c7      	b.n	8000e08 <_printf_common+0x58>
 8000e78:	2301      	movs	r3, #1
 8000e7a:	4622      	mov	r2, r4
 8000e7c:	4649      	mov	r1, r9
 8000e7e:	4638      	mov	r0, r7
 8000e80:	47c0      	blx	r8
 8000e82:	3001      	adds	r0, #1
 8000e84:	d0e6      	beq.n	8000e54 <_printf_common+0xa4>
 8000e86:	3601      	adds	r6, #1
 8000e88:	e7d9      	b.n	8000e3e <_printf_common+0x8e>
	...

08000e8c <_printf_i>:
 8000e8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e90:	7e0f      	ldrb	r7, [r1, #24]
 8000e92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000e94:	2f78      	cmp	r7, #120	; 0x78
 8000e96:	4691      	mov	r9, r2
 8000e98:	4680      	mov	r8, r0
 8000e9a:	460c      	mov	r4, r1
 8000e9c:	469a      	mov	sl, r3
 8000e9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8000ea2:	d807      	bhi.n	8000eb4 <_printf_i+0x28>
 8000ea4:	2f62      	cmp	r7, #98	; 0x62
 8000ea6:	d80a      	bhi.n	8000ebe <_printf_i+0x32>
 8000ea8:	2f00      	cmp	r7, #0
 8000eaa:	f000 80d4 	beq.w	8001056 <_printf_i+0x1ca>
 8000eae:	2f58      	cmp	r7, #88	; 0x58
 8000eb0:	f000 80c0 	beq.w	8001034 <_printf_i+0x1a8>
 8000eb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000eb8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8000ebc:	e03a      	b.n	8000f34 <_printf_i+0xa8>
 8000ebe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8000ec2:	2b15      	cmp	r3, #21
 8000ec4:	d8f6      	bhi.n	8000eb4 <_printf_i+0x28>
 8000ec6:	a101      	add	r1, pc, #4	; (adr r1, 8000ecc <_printf_i+0x40>)
 8000ec8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000ecc:	08000f25 	.word	0x08000f25
 8000ed0:	08000f39 	.word	0x08000f39
 8000ed4:	08000eb5 	.word	0x08000eb5
 8000ed8:	08000eb5 	.word	0x08000eb5
 8000edc:	08000eb5 	.word	0x08000eb5
 8000ee0:	08000eb5 	.word	0x08000eb5
 8000ee4:	08000f39 	.word	0x08000f39
 8000ee8:	08000eb5 	.word	0x08000eb5
 8000eec:	08000eb5 	.word	0x08000eb5
 8000ef0:	08000eb5 	.word	0x08000eb5
 8000ef4:	08000eb5 	.word	0x08000eb5
 8000ef8:	0800103d 	.word	0x0800103d
 8000efc:	08000f65 	.word	0x08000f65
 8000f00:	08000ff7 	.word	0x08000ff7
 8000f04:	08000eb5 	.word	0x08000eb5
 8000f08:	08000eb5 	.word	0x08000eb5
 8000f0c:	0800105f 	.word	0x0800105f
 8000f10:	08000eb5 	.word	0x08000eb5
 8000f14:	08000f65 	.word	0x08000f65
 8000f18:	08000eb5 	.word	0x08000eb5
 8000f1c:	08000eb5 	.word	0x08000eb5
 8000f20:	08000fff 	.word	0x08000fff
 8000f24:	682b      	ldr	r3, [r5, #0]
 8000f26:	1d1a      	adds	r2, r3, #4
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	602a      	str	r2, [r5, #0]
 8000f2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000f30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8000f34:	2301      	movs	r3, #1
 8000f36:	e09f      	b.n	8001078 <_printf_i+0x1ec>
 8000f38:	6820      	ldr	r0, [r4, #0]
 8000f3a:	682b      	ldr	r3, [r5, #0]
 8000f3c:	0607      	lsls	r7, r0, #24
 8000f3e:	f103 0104 	add.w	r1, r3, #4
 8000f42:	6029      	str	r1, [r5, #0]
 8000f44:	d501      	bpl.n	8000f4a <_printf_i+0xbe>
 8000f46:	681e      	ldr	r6, [r3, #0]
 8000f48:	e003      	b.n	8000f52 <_printf_i+0xc6>
 8000f4a:	0646      	lsls	r6, r0, #25
 8000f4c:	d5fb      	bpl.n	8000f46 <_printf_i+0xba>
 8000f4e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8000f52:	2e00      	cmp	r6, #0
 8000f54:	da03      	bge.n	8000f5e <_printf_i+0xd2>
 8000f56:	232d      	movs	r3, #45	; 0x2d
 8000f58:	4276      	negs	r6, r6
 8000f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000f5e:	485a      	ldr	r0, [pc, #360]	; (80010c8 <_printf_i+0x23c>)
 8000f60:	230a      	movs	r3, #10
 8000f62:	e012      	b.n	8000f8a <_printf_i+0xfe>
 8000f64:	682b      	ldr	r3, [r5, #0]
 8000f66:	6820      	ldr	r0, [r4, #0]
 8000f68:	1d19      	adds	r1, r3, #4
 8000f6a:	6029      	str	r1, [r5, #0]
 8000f6c:	0605      	lsls	r5, r0, #24
 8000f6e:	d501      	bpl.n	8000f74 <_printf_i+0xe8>
 8000f70:	681e      	ldr	r6, [r3, #0]
 8000f72:	e002      	b.n	8000f7a <_printf_i+0xee>
 8000f74:	0641      	lsls	r1, r0, #25
 8000f76:	d5fb      	bpl.n	8000f70 <_printf_i+0xe4>
 8000f78:	881e      	ldrh	r6, [r3, #0]
 8000f7a:	4853      	ldr	r0, [pc, #332]	; (80010c8 <_printf_i+0x23c>)
 8000f7c:	2f6f      	cmp	r7, #111	; 0x6f
 8000f7e:	bf0c      	ite	eq
 8000f80:	2308      	moveq	r3, #8
 8000f82:	230a      	movne	r3, #10
 8000f84:	2100      	movs	r1, #0
 8000f86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8000f8a:	6865      	ldr	r5, [r4, #4]
 8000f8c:	60a5      	str	r5, [r4, #8]
 8000f8e:	2d00      	cmp	r5, #0
 8000f90:	bfa2      	ittt	ge
 8000f92:	6821      	ldrge	r1, [r4, #0]
 8000f94:	f021 0104 	bicge.w	r1, r1, #4
 8000f98:	6021      	strge	r1, [r4, #0]
 8000f9a:	b90e      	cbnz	r6, 8000fa0 <_printf_i+0x114>
 8000f9c:	2d00      	cmp	r5, #0
 8000f9e:	d04b      	beq.n	8001038 <_printf_i+0x1ac>
 8000fa0:	4615      	mov	r5, r2
 8000fa2:	fbb6 f1f3 	udiv	r1, r6, r3
 8000fa6:	fb03 6711 	mls	r7, r3, r1, r6
 8000faa:	5dc7      	ldrb	r7, [r0, r7]
 8000fac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	42bb      	cmp	r3, r7
 8000fb4:	460e      	mov	r6, r1
 8000fb6:	d9f4      	bls.n	8000fa2 <_printf_i+0x116>
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d10b      	bne.n	8000fd4 <_printf_i+0x148>
 8000fbc:	6823      	ldr	r3, [r4, #0]
 8000fbe:	07de      	lsls	r6, r3, #31
 8000fc0:	d508      	bpl.n	8000fd4 <_printf_i+0x148>
 8000fc2:	6923      	ldr	r3, [r4, #16]
 8000fc4:	6861      	ldr	r1, [r4, #4]
 8000fc6:	4299      	cmp	r1, r3
 8000fc8:	bfde      	ittt	le
 8000fca:	2330      	movle	r3, #48	; 0x30
 8000fcc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8000fd0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8000fd4:	1b52      	subs	r2, r2, r5
 8000fd6:	6122      	str	r2, [r4, #16]
 8000fd8:	f8cd a000 	str.w	sl, [sp]
 8000fdc:	464b      	mov	r3, r9
 8000fde:	aa03      	add	r2, sp, #12
 8000fe0:	4621      	mov	r1, r4
 8000fe2:	4640      	mov	r0, r8
 8000fe4:	f7ff fee4 	bl	8000db0 <_printf_common>
 8000fe8:	3001      	adds	r0, #1
 8000fea:	d14a      	bne.n	8001082 <_printf_i+0x1f6>
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ff0:	b004      	add	sp, #16
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	f043 0320 	orr.w	r3, r3, #32
 8000ffc:	6023      	str	r3, [r4, #0]
 8000ffe:	4833      	ldr	r0, [pc, #204]	; (80010cc <_printf_i+0x240>)
 8001000:	2778      	movs	r7, #120	; 0x78
 8001002:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001006:	6823      	ldr	r3, [r4, #0]
 8001008:	6829      	ldr	r1, [r5, #0]
 800100a:	061f      	lsls	r7, r3, #24
 800100c:	f851 6b04 	ldr.w	r6, [r1], #4
 8001010:	d402      	bmi.n	8001018 <_printf_i+0x18c>
 8001012:	065f      	lsls	r7, r3, #25
 8001014:	bf48      	it	mi
 8001016:	b2b6      	uxthmi	r6, r6
 8001018:	07df      	lsls	r7, r3, #31
 800101a:	bf48      	it	mi
 800101c:	f043 0320 	orrmi.w	r3, r3, #32
 8001020:	6029      	str	r1, [r5, #0]
 8001022:	bf48      	it	mi
 8001024:	6023      	strmi	r3, [r4, #0]
 8001026:	b91e      	cbnz	r6, 8001030 <_printf_i+0x1a4>
 8001028:	6823      	ldr	r3, [r4, #0]
 800102a:	f023 0320 	bic.w	r3, r3, #32
 800102e:	6023      	str	r3, [r4, #0]
 8001030:	2310      	movs	r3, #16
 8001032:	e7a7      	b.n	8000f84 <_printf_i+0xf8>
 8001034:	4824      	ldr	r0, [pc, #144]	; (80010c8 <_printf_i+0x23c>)
 8001036:	e7e4      	b.n	8001002 <_printf_i+0x176>
 8001038:	4615      	mov	r5, r2
 800103a:	e7bd      	b.n	8000fb8 <_printf_i+0x12c>
 800103c:	682b      	ldr	r3, [r5, #0]
 800103e:	6826      	ldr	r6, [r4, #0]
 8001040:	6961      	ldr	r1, [r4, #20]
 8001042:	1d18      	adds	r0, r3, #4
 8001044:	6028      	str	r0, [r5, #0]
 8001046:	0635      	lsls	r5, r6, #24
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	d501      	bpl.n	8001050 <_printf_i+0x1c4>
 800104c:	6019      	str	r1, [r3, #0]
 800104e:	e002      	b.n	8001056 <_printf_i+0x1ca>
 8001050:	0670      	lsls	r0, r6, #25
 8001052:	d5fb      	bpl.n	800104c <_printf_i+0x1c0>
 8001054:	8019      	strh	r1, [r3, #0]
 8001056:	2300      	movs	r3, #0
 8001058:	6123      	str	r3, [r4, #16]
 800105a:	4615      	mov	r5, r2
 800105c:	e7bc      	b.n	8000fd8 <_printf_i+0x14c>
 800105e:	682b      	ldr	r3, [r5, #0]
 8001060:	1d1a      	adds	r2, r3, #4
 8001062:	602a      	str	r2, [r5, #0]
 8001064:	681d      	ldr	r5, [r3, #0]
 8001066:	6862      	ldr	r2, [r4, #4]
 8001068:	2100      	movs	r1, #0
 800106a:	4628      	mov	r0, r5
 800106c:	f7ff f8b0 	bl	80001d0 <memchr>
 8001070:	b108      	cbz	r0, 8001076 <_printf_i+0x1ea>
 8001072:	1b40      	subs	r0, r0, r5
 8001074:	6060      	str	r0, [r4, #4]
 8001076:	6863      	ldr	r3, [r4, #4]
 8001078:	6123      	str	r3, [r4, #16]
 800107a:	2300      	movs	r3, #0
 800107c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001080:	e7aa      	b.n	8000fd8 <_printf_i+0x14c>
 8001082:	6923      	ldr	r3, [r4, #16]
 8001084:	462a      	mov	r2, r5
 8001086:	4649      	mov	r1, r9
 8001088:	4640      	mov	r0, r8
 800108a:	47d0      	blx	sl
 800108c:	3001      	adds	r0, #1
 800108e:	d0ad      	beq.n	8000fec <_printf_i+0x160>
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	079b      	lsls	r3, r3, #30
 8001094:	d413      	bmi.n	80010be <_printf_i+0x232>
 8001096:	68e0      	ldr	r0, [r4, #12]
 8001098:	9b03      	ldr	r3, [sp, #12]
 800109a:	4298      	cmp	r0, r3
 800109c:	bfb8      	it	lt
 800109e:	4618      	movlt	r0, r3
 80010a0:	e7a6      	b.n	8000ff0 <_printf_i+0x164>
 80010a2:	2301      	movs	r3, #1
 80010a4:	4632      	mov	r2, r6
 80010a6:	4649      	mov	r1, r9
 80010a8:	4640      	mov	r0, r8
 80010aa:	47d0      	blx	sl
 80010ac:	3001      	adds	r0, #1
 80010ae:	d09d      	beq.n	8000fec <_printf_i+0x160>
 80010b0:	3501      	adds	r5, #1
 80010b2:	68e3      	ldr	r3, [r4, #12]
 80010b4:	9903      	ldr	r1, [sp, #12]
 80010b6:	1a5b      	subs	r3, r3, r1
 80010b8:	42ab      	cmp	r3, r5
 80010ba:	dcf2      	bgt.n	80010a2 <_printf_i+0x216>
 80010bc:	e7eb      	b.n	8001096 <_printf_i+0x20a>
 80010be:	2500      	movs	r5, #0
 80010c0:	f104 0619 	add.w	r6, r4, #25
 80010c4:	e7f5      	b.n	80010b2 <_printf_i+0x226>
 80010c6:	bf00      	nop
 80010c8:	08001298 	.word	0x08001298
 80010cc:	080012a9 	.word	0x080012a9

080010d0 <__malloc_lock>:
 80010d0:	4801      	ldr	r0, [pc, #4]	; (80010d8 <__malloc_lock+0x8>)
 80010d2:	f7ff bc73 	b.w	80009bc <__retarget_lock_acquire_recursive>
 80010d6:	bf00      	nop
 80010d8:	200001a8 	.word	0x200001a8

080010dc <__malloc_unlock>:
 80010dc:	4801      	ldr	r0, [pc, #4]	; (80010e4 <__malloc_unlock+0x8>)
 80010de:	f7ff bc6e 	b.w	80009be <__retarget_lock_release_recursive>
 80010e2:	bf00      	nop
 80010e4:	200001a8 	.word	0x200001a8

080010e8 <_realloc_r>:
 80010e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010ec:	4680      	mov	r8, r0
 80010ee:	4614      	mov	r4, r2
 80010f0:	460e      	mov	r6, r1
 80010f2:	b921      	cbnz	r1, 80010fe <_realloc_r+0x16>
 80010f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80010f8:	4611      	mov	r1, r2
 80010fa:	f7ff bdd9 	b.w	8000cb0 <_malloc_r>
 80010fe:	b92a      	cbnz	r2, 800110c <_realloc_r+0x24>
 8001100:	f000 f85a 	bl	80011b8 <_free_r>
 8001104:	4625      	mov	r5, r4
 8001106:	4628      	mov	r0, r5
 8001108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800110c:	f000 f8a0 	bl	8001250 <_malloc_usable_size_r>
 8001110:	4284      	cmp	r4, r0
 8001112:	4607      	mov	r7, r0
 8001114:	d802      	bhi.n	800111c <_realloc_r+0x34>
 8001116:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800111a:	d812      	bhi.n	8001142 <_realloc_r+0x5a>
 800111c:	4621      	mov	r1, r4
 800111e:	4640      	mov	r0, r8
 8001120:	f7ff fdc6 	bl	8000cb0 <_malloc_r>
 8001124:	4605      	mov	r5, r0
 8001126:	2800      	cmp	r0, #0
 8001128:	d0ed      	beq.n	8001106 <_realloc_r+0x1e>
 800112a:	42bc      	cmp	r4, r7
 800112c:	4622      	mov	r2, r4
 800112e:	4631      	mov	r1, r6
 8001130:	bf28      	it	cs
 8001132:	463a      	movcs	r2, r7
 8001134:	f000 f832 	bl	800119c <memcpy>
 8001138:	4631      	mov	r1, r6
 800113a:	4640      	mov	r0, r8
 800113c:	f000 f83c 	bl	80011b8 <_free_r>
 8001140:	e7e1      	b.n	8001106 <_realloc_r+0x1e>
 8001142:	4635      	mov	r5, r6
 8001144:	e7df      	b.n	8001106 <_realloc_r+0x1e>

08001146 <memmove>:
 8001146:	4288      	cmp	r0, r1
 8001148:	b510      	push	{r4, lr}
 800114a:	eb01 0402 	add.w	r4, r1, r2
 800114e:	d902      	bls.n	8001156 <memmove+0x10>
 8001150:	4284      	cmp	r4, r0
 8001152:	4623      	mov	r3, r4
 8001154:	d807      	bhi.n	8001166 <memmove+0x20>
 8001156:	1e43      	subs	r3, r0, #1
 8001158:	42a1      	cmp	r1, r4
 800115a:	d008      	beq.n	800116e <memmove+0x28>
 800115c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001160:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001164:	e7f8      	b.n	8001158 <memmove+0x12>
 8001166:	4402      	add	r2, r0
 8001168:	4601      	mov	r1, r0
 800116a:	428a      	cmp	r2, r1
 800116c:	d100      	bne.n	8001170 <memmove+0x2a>
 800116e:	bd10      	pop	{r4, pc}
 8001170:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001174:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001178:	e7f7      	b.n	800116a <memmove+0x24>
	...

0800117c <_sbrk_r>:
 800117c:	b538      	push	{r3, r4, r5, lr}
 800117e:	4d06      	ldr	r5, [pc, #24]	; (8001198 <_sbrk_r+0x1c>)
 8001180:	2300      	movs	r3, #0
 8001182:	4604      	mov	r4, r0
 8001184:	4608      	mov	r0, r1
 8001186:	602b      	str	r3, [r5, #0]
 8001188:	f7ff fb2a 	bl	80007e0 <_sbrk>
 800118c:	1c43      	adds	r3, r0, #1
 800118e:	d102      	bne.n	8001196 <_sbrk_r+0x1a>
 8001190:	682b      	ldr	r3, [r5, #0]
 8001192:	b103      	cbz	r3, 8001196 <_sbrk_r+0x1a>
 8001194:	6023      	str	r3, [r4, #0]
 8001196:	bd38      	pop	{r3, r4, r5, pc}
 8001198:	200001b4 	.word	0x200001b4

0800119c <memcpy>:
 800119c:	440a      	add	r2, r1
 800119e:	4291      	cmp	r1, r2
 80011a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80011a4:	d100      	bne.n	80011a8 <memcpy+0xc>
 80011a6:	4770      	bx	lr
 80011a8:	b510      	push	{r4, lr}
 80011aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80011ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80011b2:	4291      	cmp	r1, r2
 80011b4:	d1f9      	bne.n	80011aa <memcpy+0xe>
 80011b6:	bd10      	pop	{r4, pc}

080011b8 <_free_r>:
 80011b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80011ba:	2900      	cmp	r1, #0
 80011bc:	d044      	beq.n	8001248 <_free_r+0x90>
 80011be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80011c2:	9001      	str	r0, [sp, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f1a1 0404 	sub.w	r4, r1, #4
 80011ca:	bfb8      	it	lt
 80011cc:	18e4      	addlt	r4, r4, r3
 80011ce:	f7ff ff7f 	bl	80010d0 <__malloc_lock>
 80011d2:	4a1e      	ldr	r2, [pc, #120]	; (800124c <_free_r+0x94>)
 80011d4:	9801      	ldr	r0, [sp, #4]
 80011d6:	6813      	ldr	r3, [r2, #0]
 80011d8:	b933      	cbnz	r3, 80011e8 <_free_r+0x30>
 80011da:	6063      	str	r3, [r4, #4]
 80011dc:	6014      	str	r4, [r2, #0]
 80011de:	b003      	add	sp, #12
 80011e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80011e4:	f7ff bf7a 	b.w	80010dc <__malloc_unlock>
 80011e8:	42a3      	cmp	r3, r4
 80011ea:	d908      	bls.n	80011fe <_free_r+0x46>
 80011ec:	6825      	ldr	r5, [r4, #0]
 80011ee:	1961      	adds	r1, r4, r5
 80011f0:	428b      	cmp	r3, r1
 80011f2:	bf01      	itttt	eq
 80011f4:	6819      	ldreq	r1, [r3, #0]
 80011f6:	685b      	ldreq	r3, [r3, #4]
 80011f8:	1949      	addeq	r1, r1, r5
 80011fa:	6021      	streq	r1, [r4, #0]
 80011fc:	e7ed      	b.n	80011da <_free_r+0x22>
 80011fe:	461a      	mov	r2, r3
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	b10b      	cbz	r3, 8001208 <_free_r+0x50>
 8001204:	42a3      	cmp	r3, r4
 8001206:	d9fa      	bls.n	80011fe <_free_r+0x46>
 8001208:	6811      	ldr	r1, [r2, #0]
 800120a:	1855      	adds	r5, r2, r1
 800120c:	42a5      	cmp	r5, r4
 800120e:	d10b      	bne.n	8001228 <_free_r+0x70>
 8001210:	6824      	ldr	r4, [r4, #0]
 8001212:	4421      	add	r1, r4
 8001214:	1854      	adds	r4, r2, r1
 8001216:	42a3      	cmp	r3, r4
 8001218:	6011      	str	r1, [r2, #0]
 800121a:	d1e0      	bne.n	80011de <_free_r+0x26>
 800121c:	681c      	ldr	r4, [r3, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	6053      	str	r3, [r2, #4]
 8001222:	440c      	add	r4, r1
 8001224:	6014      	str	r4, [r2, #0]
 8001226:	e7da      	b.n	80011de <_free_r+0x26>
 8001228:	d902      	bls.n	8001230 <_free_r+0x78>
 800122a:	230c      	movs	r3, #12
 800122c:	6003      	str	r3, [r0, #0]
 800122e:	e7d6      	b.n	80011de <_free_r+0x26>
 8001230:	6825      	ldr	r5, [r4, #0]
 8001232:	1961      	adds	r1, r4, r5
 8001234:	428b      	cmp	r3, r1
 8001236:	bf04      	itt	eq
 8001238:	6819      	ldreq	r1, [r3, #0]
 800123a:	685b      	ldreq	r3, [r3, #4]
 800123c:	6063      	str	r3, [r4, #4]
 800123e:	bf04      	itt	eq
 8001240:	1949      	addeq	r1, r1, r5
 8001242:	6021      	streq	r1, [r4, #0]
 8001244:	6054      	str	r4, [r2, #4]
 8001246:	e7ca      	b.n	80011de <_free_r+0x26>
 8001248:	b003      	add	sp, #12
 800124a:	bd30      	pop	{r4, r5, pc}
 800124c:	200001ac 	.word	0x200001ac

08001250 <_malloc_usable_size_r>:
 8001250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001254:	1f18      	subs	r0, r3, #4
 8001256:	2b00      	cmp	r3, #0
 8001258:	bfbc      	itt	lt
 800125a:	580b      	ldrlt	r3, [r1, r0]
 800125c:	18c0      	addlt	r0, r0, r3
 800125e:	4770      	bx	lr

08001260 <_init>:
 8001260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001262:	bf00      	nop
 8001264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001266:	bc08      	pop	{r3}
 8001268:	469e      	mov	lr, r3
 800126a:	4770      	bx	lr

0800126c <_fini>:
 800126c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800126e:	bf00      	nop
 8001270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001272:	bc08      	pop	{r3}
 8001274:	469e      	mov	lr, r3
 8001276:	4770      	bx	lr
