// Seed: 461470482
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  assign id_1 = 1;
  logic id_3 = id_0;
endmodule
