Analysis & Synthesis report for Clock_project
Fri Aug 30 15:26:12 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Source assignments for MOD_24:u5|lpm_add_sub:Add0|addcore:adder
 11. Source assignments for MOD_24:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 12. Parameter Settings for Inferred Entity Instance: MOD_24:u5|lpm_add_sub:Add0
 13. Port Connectivity Checks: "MOD_60:u2"
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Aug 30 15:26:12 2024    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; Clock_project                            ;
; Top-level Entity Name       ; Clock_project                            ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 117                                      ;
; Total pins                  ; 44                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; Clock_project   ; Clock_project ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use smart compilation                                                      ; On              ; Off           ;
; Optimization Technique                                                     ; Area            ; Speed         ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; Num_display_decoder.v            ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Num_display_decoder.v                 ;
; Flash_controller.v               ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Flash_controller.v                    ;
; Decoder_2to4.v                   ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Decoder_2to4.v                        ;
; MOD_60.v                         ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/MOD_60.v                              ;
; MOD_24.v                         ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/MOD_24.v                              ;
; Carrier_60.v                     ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Carrier_60.v                          ;
; Striking_pulse_generator.v       ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Striking_pulse_generator.v            ;
; Alarm_compare.v                  ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Alarm_compare.v                       ;
; Storage_8bit.v                   ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Storage_8bit.v                        ;
; Devider_2.v                      ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Devider_2.v                           ;
; Off_alarm.v                      ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Off_alarm.v                           ;
; Music_output.v                   ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Music_output.v                        ;
; Clock_project.v                  ; yes             ; User Verilog HDL File  ; D:/Desktop/Clock_alarm/Clock_project.v                       ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction           ; d:/altera/91/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction           ; d:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction           ; d:/altera/91/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 117                  ;
; Total registers      ; 71                   ;
; I/O pins             ; 44                   ;
; Shareable expanders  ; 27                   ;
; Parallel expanders   ; 11                   ;
; Maximum fan-out node ; CLK                  ;
; Maximum fan-out      ; 89                   ;
; Total fan-out        ; 993                  ;
; Average fan-out      ; 5.28                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                    ;
+-----------------------------+------------+------+---------------------------------------+--------------+
; Compilation Hierarchy Node  ; Macrocells ; Pins ; Full Hierarchy Name                   ; Library Name ;
+-----------------------------+------------+------+---------------------------------------+--------------+
; |Clock_project              ; 117        ; 44   ; |Clock_project                        ; work         ;
;    |Carrier_60:u3|          ; 2          ; 0    ; |Clock_project|Carrier_60:u3          ; work         ;
;    |Devider_2:u15|          ; 1          ; 0    ; |Clock_project|Devider_2:u15          ; work         ;
;    |Devider_2:u16|          ; 1          ; 0    ; |Clock_project|Devider_2:u16          ; work         ;
;    |Devider_2:u17|          ; 1          ; 0    ; |Clock_project|Devider_2:u17          ; work         ;
;    |Devider_2:u18|          ; 1          ; 0    ; |Clock_project|Devider_2:u18          ; work         ;
;    |Devider_2:u19|          ; 1          ; 0    ; |Clock_project|Devider_2:u19          ; work         ;
;    |Devider_2:u20|          ; 1          ; 0    ; |Clock_project|Devider_2:u20          ; work         ;
;    |Flash_controller:u14|   ; 20         ; 0    ; |Clock_project|Flash_controller:u14   ; work         ;
;    |MOD_24:u5|              ; 21         ; 0    ; |Clock_project|MOD_24:u5              ; work         ;
;    |MOD_60:u2|              ; 17         ; 0    ; |Clock_project|MOD_60:u2              ; work         ;
;    |MOD_60:u4|              ; 18         ; 0    ; |Clock_project|MOD_60:u4              ; work         ;
;    |Music_output:u13|       ; 9          ; 0    ; |Clock_project|Music_output:u13       ; work         ;
;    |Num_display_decoder:u6| ; 7          ; 0    ; |Clock_project|Num_display_decoder:u6 ; work         ;
;    |Off_alarm:u11|          ; 1          ; 0    ; |Clock_project|Off_alarm:u11          ; work         ;
;    |Storage_8bit:u8|        ; 8          ; 0    ; |Clock_project|Storage_8bit:u8        ; work         ;
;    |Storage_8bit:u9|        ; 8          ; 0    ; |Clock_project|Storage_8bit:u9        ; work         ;
+-----------------------------+------------+------+---------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; Flash_controller:u14|shadow2[0]                    ; VCC                   ; yes                    ;
; Flash_controller:u14|shadow2[1]                    ; VCC                   ; yes                    ;
; Flash_controller:u14|shadow2[2]                    ; VCC                   ; yes                    ;
; Flash_controller:u14|shadow2[3]                    ; VCC                   ; yes                    ;
; Carrier_60:u3|hour_COUT                            ; Carrier_60:u3|always0 ; yes                    ;
; Carrier_60:u3|min_COUT                             ; Carrier_60:u3|always0 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+---------------------------------------+-----------------------------------+
; Register name                         ; Reason for Removal                ;
+---------------------------------------+-----------------------------------+
; Devider_2:u20|bin_Y                   ; Merged with Devider_2:u20|CLK_out ;
; Devider_2:u19|bin_Y                   ; Merged with Devider_2:u19|CLK_out ;
; Devider_2:u18|bin_Y                   ; Merged with Devider_2:u18|CLK_out ;
; Devider_2:u17|bin_Y                   ; Merged with Devider_2:u17|CLK_out ;
; Devider_2:u16|bin_Y                   ; Merged with Devider_2:u16|CLK_out ;
; Devider_2:u15|bin_Y                   ; Merged with Devider_2:u15|CLK_out ;
; Total Number of Removed Registers = 6 ;                                   ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------------------+
; Source assignments for MOD_24:u5|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------+
; Assignment                ; Value ; From ; To                   ;
+---------------------------+-------+------+----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                    ;
+---------------------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Source assignments for MOD_24:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_24:u5|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------+
; Parameter Name         ; Value       ; Type                                 ;
+------------------------+-------------+--------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                              ;
; LPM_PIPELINE           ; 0           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                              ;
; USE_WYS                ; OFF         ; Untyped                              ;
; STYLE                  ; FAST        ; Untyped                              ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                       ;
+------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------+
; Port Connectivity Checks: "MOD_60:u2"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; Carry ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Aug 30 15:26:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_project -c Clock_project
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Found 1 design units, including 1 entities, in source file num_display_decoder.v
    Info: Found entity 1: Num_display_decoder
Info: Found 1 design units, including 1 entities, in source file flash_controller.v
    Info: Found entity 1: Flash_controller
Info: Found 1 design units, including 1 entities, in source file decoder_2to4.v
    Info: Found entity 1: Decoder_2to4
Info: Found 1 design units, including 1 entities, in source file mod_60.v
    Info: Found entity 1: MOD_60
Info: Found 1 design units, including 1 entities, in source file mod_24.v
    Info: Found entity 1: MOD_24
Info: Found 1 design units, including 1 entities, in source file carrier_60.v
    Info: Found entity 1: Carrier_60
Info: Found 1 design units, including 1 entities, in source file striking_pulse_generator.v
    Info: Found entity 1: Striking_pulse_generator
Info: Found 1 design units, including 1 entities, in source file alarm_compare.v
    Info: Found entity 1: Alarm_compare
Info: Found 1 design units, including 1 entities, in source file storage_8bit.v
    Info: Found entity 1: Storage_8bit
Info: Found 1 design units, including 1 entities, in source file devider_2.v
    Info: Found entity 1: Devider_2
Info: Found 1 design units, including 1 entities, in source file off_alarm.v
    Info: Found entity 1: Off_alarm
Info: Found 1 design units, including 1 entities, in source file music_output.v
    Info: Found entity 1: Music_output
Info: Found 1 design units, including 1 entities, in source file clock_project.v
    Info: Found entity 1: Clock_project
Info: Elaborating entity "Clock_project" for the top level hierarchy
Info: Elaborating entity "Decoder_2to4" for hierarchy "Decoder_2to4:u1"
Info: Elaborating entity "MOD_60" for hierarchy "MOD_60:u2"
Warning (10230): Verilog HDL assignment warning at MOD_60.v(41): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at MOD_60.v(44): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Carrier_60" for hierarchy "Carrier_60:u3"
Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(14): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(14): variable "EN_set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(16): variable "sec_tens" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(18): variable "min_ones" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(18): variable "min_tens" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Carrier_60.v(13): inferring latch(es) for variable "min_COUT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Carrier_60.v(13): inferring latch(es) for variable "hour_COUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "hour_COUT" at Carrier_60.v(13)
Info (10041): Inferred latch for "min_COUT" at Carrier_60.v(13)
Info: Elaborating entity "MOD_24" for hierarchy "MOD_24:u5"
Warning (10230): Verilog HDL assignment warning at MOD_24.v(39): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at MOD_24.v(41): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Num_display_decoder" for hierarchy "Num_display_decoder:u6"
Info: Elaborating entity "Storage_8bit" for hierarchy "Storage_8bit:u8"
Info: Elaborating entity "Alarm_compare" for hierarchy "Alarm_compare:u10"
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(19): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(19): variable "EN_setalarm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Alarm_compare.v(18): inferring latch(es) for variable "isSet", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(25): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(25): variable "isSet" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable "set_minL" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable "now_minL" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable "set_minH" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable "now_minH" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable "set_hourL" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable "now_hourL" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable "set_hourH" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable "now_hourH" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "isSet" at Alarm_compare.v(18)
Info: Elaborating entity "Off_alarm" for hierarchy "Off_alarm:u11"
Info: Elaborating entity "Striking_pulse_generator" for hierarchy "Striking_pulse_generator:u12"
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(17): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable "sec_low" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable "sec_high" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable "min_low" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable "min_high" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(33): variable "isChime" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "Music_output" for hierarchy "Music_output:u13"
Warning (10235): Verilog HDL Always Construct warning at Music_output.v(14): variable "judge" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Music_output.v(14): variable "chime" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Music_output.v(15): variable "CLK_3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "Flash_controller" for hierarchy "Flash_controller:u14"
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(14): variable "page" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(15): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(15): variable "EN_setalarm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(16): variable "sec" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(17): variable "in6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(18): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(19): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(20): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(21): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(22): variable "min" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(23): variable "in6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(24): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(25): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(26): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(27): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(28): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(29): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(30): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(31): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(32): variable "in6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(33): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(36): variable "in6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(37): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(38): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(39): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(40): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(44): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(44): variable "EN_setalarm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(45): variable "min" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(46): variable "ahh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(47): variable "ahl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(48): variable "amh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(49): variable "aml" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(51): variable "amh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(52): variable "aml" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(53): variable "ahh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(54): variable "ahl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(57): variable "ahh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(58): variable "ahl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(59): variable "amh" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(60): variable "aml" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(63): variable "shadow6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(64): variable "shadow5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(65): variable "shadow4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(66): variable "shadow3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(67): variable "shadow2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable "shadow6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable "shadow5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable "shadow4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable "shadow3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable "shadow2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "shadow2[0]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow2[1]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow2[2]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow2[3]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow3[0]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow3[1]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow3[2]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow3[3]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow4[0]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow4[1]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow4[2]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow4[3]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow5[0]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow5[1]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow5[2]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow5[3]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow6[0]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow6[1]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow6[2]" at Flash_controller.v(13)
Info (10041): Inferred latch for "shadow6[3]" at Flash_controller.v(13)
Info: Elaborating entity "Devider_2" for hierarchy "Devider_2:u15"
Warning: LATCH primitive "Alarm_compare:u10|isSet" is permanently disabled
Warning: LATCH primitive "Flash_controller:u14|shadow6[0]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow6[1]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow6[2]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow6[3]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow5[0]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow5[1]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow5[2]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow5[3]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow4[0]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow4[1]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow4[2]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow4[3]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow3[0]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow3[1]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow3[2]" is permanently enabled
Warning: LATCH primitive "Flash_controller:u14|shadow3[3]" is permanently enabled
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_24:u5|Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Instantiated megafunction "MOD_24:u5|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:u5|lpm_add_sub:Add0"
Info: Ignored 3 buffer(s)
    Info: Ignored 3 SOFT buffer(s)
Info: Implemented 188 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 28 output pins
    Info: Implemented 117 macrocells
    Info: Implemented 27 shareable expanders
Info: Generated suppressed messages file D:/Desktop/Clock_alarm/Clock_project.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Fri Aug 30 15:26:12 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/Clock_alarm/Clock_project.map.smsg.


