read -sv run_verilog_mid/adder_32b_9_58_954031f84cc783eabe22d4184cc0a391.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_58_954031f84cc783eabe22d4184cc0a391_yosys.v
