

================================================================
== Synthesis Summary Report of 'data_gen_config'
================================================================
+ General Information: 
    * Date:           Fri Mar 29 00:12:17 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        data_gen_hls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |          |           |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF    |    LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |+ data_gen_config                            |     -|  2.31|      807|  4.035e+03|         -|      808|     -|        no|  54 (2%)|   -|  22 (~0%)|  208 (~0%)|    -|
    | + data_gen_config_Pipeline_data_gen_label0  |     -|  2.31|      800|  4.000e+03|         -|      800|     -|        no|  54 (2%)|   -|  13 (~0%)|  113 (~0%)|    -|
    |  o data_gen_label0                          |     -|  3.65|      798|  3.990e+03|         2|        1|   798|       yes|        -|   -|         -|          -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| Output_1  | both          | 64    | 1      | 1      |
| Output_2  | both          | 512   | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------+
| Argument | Direction | Datatype                 |
+----------+-----------+--------------------------+
| Output_1 | out       | stream<ap_uint<64>, 0>&  |
| Output_2 | out       | stream<ap_uint<512>, 0>& |
+----------+-----------+--------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| Output_1 | Output_1     | interface |
| Output_2 | Output_2     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+----------+-----+--------+---------+
| + data_gen_config                           | 0   |        |          |     |        |         |
|  + data_gen_config_Pipeline_data_gen_label0 | 0   |        |          |     |        |         |
|    add_ln40_fu_538_p2                       | -   |        | add_ln40 | add | fabric | 0       |
+---------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-------------------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-------------------+---------+------+---------+
| + data_gen_config                           | 54   | 0    |        |                   |         |      |         |
|  + data_gen_config_Pipeline_data_gen_label0 | 54   | 0    |        |                   |         |      |         |
|    triangle_3ds_x0_V_U                      | 6    | -    |        | triangle_3ds_x0_V | rom_np  | auto | 1       |
|    triangle_3ds_y0_V_U                      | 6    | -    |        | triangle_3ds_y0_V | rom_np  | auto | 1       |
|    triangle_3ds_z0_V_U                      | 6    | -    |        | triangle_3ds_z0_V | rom_np  | auto | 1       |
|    triangle_3ds_x1_V_U                      | 6    | -    |        | triangle_3ds_x1_V | rom_np  | auto | 1       |
|    triangle_3ds_y1_V_U                      | 6    | -    |        | triangle_3ds_y1_V | rom_np  | auto | 1       |
|    triangle_3ds_z1_V_U                      | 6    | -    |        | triangle_3ds_z1_V | rom_np  | auto | 1       |
|    triangle_3ds_x2_V_U                      | 6    | -    |        | triangle_3ds_x2_V | rom_np  | auto | 1       |
|    triangle_3ds_y2_V_U                      | 6    | -    |        | triangle_3ds_y2_V | rom_np  | auto | 1       |
|    triangle_3ds_z2_V_U                      | 6    | -    |        | triangle_3ds_z2_V | rom_np  | auto | 1       |
+---------------------------------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------+-----------------------------------------------------------------------------+
| Type      | Options                                        | Location                                                                    |
+-----------+------------------------------------------------+-----------------------------------------------------------------------------+
| interface | axis register_mode=both register port=Output_1 | data_gen_rendering_src/data_gen_is_done.cpp:15 in data_gen_config, Output_1 |
| interface | axis register_mode=both register port=Output_2 | data_gen_rendering_src/data_gen_is_done.cpp:16 in data_gen_config, Output_2 |
+-----------+------------------------------------------------+-----------------------------------------------------------------------------+


