TimeQuest Timing Analyzer report for top_level
Sun Jan 15 21:34:12 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASSERT_CONTROL'
 12. Slow Model Setup: 'not_reset'
 13. Slow Model Hold: 'not_reset'
 14. Slow Model Hold: 'ASSERT_CONTROL'
 15. Slow Model Recovery: 'not_reset'
 16. Slow Model Recovery: 'ASSERT_CONTROL'
 17. Slow Model Removal: 'not_reset'
 18. Slow Model Removal: 'ASSERT_CONTROL'
 19. Slow Model Minimum Pulse Width: 'not_reset'
 20. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'ASSERT_CONTROL'
 33. Fast Model Setup: 'not_reset'
 34. Fast Model Hold: 'not_reset'
 35. Fast Model Hold: 'ASSERT_CONTROL'
 36. Fast Model Recovery: 'ASSERT_CONTROL'
 37. Fast Model Recovery: 'not_reset'
 38. Fast Model Removal: 'not_reset'
 39. Fast Model Removal: 'ASSERT_CONTROL'
 40. Fast Model Minimum Pulse Width: 'not_reset'
 41. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
; not_reset      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { not_reset }      ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 18.82 MHz ; 18.82 MHz       ; ASSERT_CONTROL ;      ;
; 20.53 MHz ; 20.53 MHz       ; not_reset      ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -26.426 ; -44.751       ;
; not_reset      ; -24.217 ; -40.124       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -4.891 ; -8.320        ;
; ASSERT_CONTROL ; -4.537 ; -7.258        ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; not_reset      ; -35.009 ; -510.646      ;
; ASSERT_CONTROL ; -34.921 ; -486.346      ;
+----------------+---------+---------------+


+------------------------------------------+
; Slow Model Removal Summary               ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; not_reset      ; -13.330 ; -124.755      ;
; ASSERT_CONTROL ; -12.976 ; -119.445      ;
+----------------+---------+---------------+


+------------------------------------------+
; Slow Model Minimum Pulse Width Summary   ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; not_reset      ; -13.990 ; -1804.729     ;
; ASSERT_CONTROL ; -13.548 ; -1834.791     ;
+----------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -26.426 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -14.266    ; 10.824     ;
; -26.072 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.912    ; 10.824     ;
; -25.580 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.417    ; 10.827     ;
; -25.226 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.063    ; 10.827     ;
; -24.685 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.528    ; 10.821     ;
; -24.331 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.174    ; 10.821     ;
; -24.129 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.469    ; 10.824     ;
; -24.119 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.957    ; 10.826     ;
; -24.029 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.854    ; 10.839     ;
; -23.775 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.115    ; 10.824     ;
; -23.765 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.603    ; 10.826     ;
; -23.675 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.500    ; 10.839     ;
; -23.283 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -11.620    ; 10.827     ;
; -22.929 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.266    ; 10.827     ;
; -22.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -10.731    ; 10.821     ;
; -22.034 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.377    ; 10.821     ;
; -21.822 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -10.160    ; 10.826     ;
; -21.732 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -10.057    ; 10.839     ;
; -21.468 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.806     ; 10.826     ;
; -21.378 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.703     ; 10.839     ;
; -18.862 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -7.209     ; 10.817     ;
; -18.800 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -7.143     ; 10.821     ;
; -18.737 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -7.081     ; 10.820     ;
; -18.711 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -7.048     ; 10.827     ;
; -18.654 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -6.979     ; 10.839     ;
; -18.508 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.855     ; 10.817     ;
; -18.446 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.789     ; 10.821     ;
; -18.424 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -6.764     ; 10.824     ;
; -18.383 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.727     ; 10.820     ;
; -18.357 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.694     ; 10.827     ;
; -18.300 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.625     ; 10.839     ;
; -18.070 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.410     ; 10.824     ;
; -18.018 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -6.356     ; 10.826     ;
; -17.664 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.002     ; 10.826     ;
; -17.565 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.412     ; 10.817     ;
; -17.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.376     ; 10.820     ;
; -17.503 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.346     ; 10.821     ;
; -17.440 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.284     ; 10.820     ;
; -17.414 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.251     ; 10.827     ;
; -17.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.235     ; 10.817     ;
; -17.357 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.182     ; 10.839     ;
; -17.211 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.058     ; 10.817     ;
; -17.178 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.022     ; 10.820     ;
; -17.149 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.992     ; 10.821     ;
; -17.127 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.967     ; 10.824     ;
; -17.086 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.930     ; 10.820     ;
; -17.060 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.897     ; 10.827     ;
; -17.034 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.881     ; 10.817     ;
; -17.003 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.828     ; 10.839     ;
; -16.773 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.613     ; 10.824     ;
; -16.721 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.559     ; 10.826     ;
; -16.367 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.205     ; 10.826     ;
; -15.893 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.040     ; 12.017     ;
; -15.869 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.885     ; 12.148     ;
; -15.539 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.686     ; 12.017     ;
; -15.536 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.183     ; 12.017     ;
; -15.515 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.531     ; 12.148     ;
; -15.512 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.028     ; 12.148     ;
; -15.235 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.579     ; 10.820     ;
; -15.182 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.829     ; 12.017     ;
; -15.158 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.674     ; 12.148     ;
; -15.091 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.438     ; 10.817     ;
; -14.881 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.225     ; 10.820     ;
; -14.737 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.084     ; 10.817     ;
; -14.596 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.243     ; 12.017     ;
; -14.572 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.088     ; 12.148     ;
; -14.242 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.889     ; 12.017     ;
; -14.218 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.734     ; 12.148     ;
; -14.023 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.825     ; 12.362     ;
; -13.669 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.471     ; 12.362     ;
; -13.666 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.032      ; 12.362     ;
; -13.312 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.386      ; 12.362     ;
; -13.239 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.386     ; 12.017     ;
; -13.215 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.231     ; 12.148     ;
; -12.885 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.032     ; 12.017     ;
; -12.861 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.123      ; 12.148     ;
; -12.726 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.972      ; 12.362     ;
; -12.372 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.326      ; 12.362     ;
; -11.369 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 1.829      ; 12.362     ;
; -11.015 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.183      ; 12.362     ;
; -9.544  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -8.111     ; 1.324      ;
; -9.190  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.757     ; 1.324      ;
; -8.949  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -7.016     ; 1.324      ;
; -8.929  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.242      ; 10.835     ;
; -8.781  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -6.708     ; 1.686      ;
; -8.595  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.662     ; 1.324      ;
; -8.427  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.354     ; 1.686      ;
; -8.342  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 5.964      ; 12.970     ;
; -8.247  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -6.314     ; 1.324      ;
; -8.186  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.613     ; 1.686      ;
; -7.988  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.964      ; 12.616     ;
; -7.893  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.960     ; 1.324      ;
; -7.842  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.964      ; 12.970     ;
; -7.832  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.259     ; 1.686      ;
; -7.488  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.964      ; 12.616     ;
; -7.484  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.911     ; 1.686      ;
; -7.130  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.557     ; 1.686      ;
; -6.652  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.219     ; 1.324      ;
; -6.632  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.039      ; 10.835     ;
; -6.545  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 7.761      ; 12.970     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -24.217 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -12.557    ; 10.824     ;
; -23.863 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.203    ; 10.824     ;
; -23.860 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -11.700    ; 10.824     ;
; -23.506 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.346    ; 10.824     ;
; -23.371 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -11.708    ; 10.827     ;
; -23.017 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -11.354    ; 10.827     ;
; -23.014 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -10.851    ; 10.827     ;
; -22.660 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -10.497    ; 10.827     ;
; -22.476 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -10.819    ; 10.821     ;
; -22.122 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -10.465    ; 10.821     ;
; -22.119 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -9.962     ; 10.821     ;
; -21.910 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -10.248    ; 10.826     ;
; -21.820 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -10.145    ; 10.839     ;
; -21.765 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -9.608     ; 10.821     ;
; -21.556 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -9.894     ; 10.826     ;
; -21.553 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -9.391     ; 10.826     ;
; -21.466 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -9.791     ; 10.839     ;
; -21.463 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -9.288     ; 10.839     ;
; -21.199 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -9.037     ; 10.826     ;
; -21.109 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -8.934     ; 10.839     ;
; -17.653 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.500     ; 10.817     ;
; -17.591 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.434     ; 10.821     ;
; -17.528 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.372     ; 10.820     ;
; -17.502 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.339     ; 10.827     ;
; -17.445 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.270     ; 10.839     ;
; -17.299 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -5.146     ; 10.817     ;
; -17.237 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -5.080     ; 10.821     ;
; -17.215 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.055     ; 10.824     ;
; -17.174 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -5.018     ; 10.820     ;
; -17.148 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.985     ; 10.827     ;
; -17.091 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.916     ; 10.839     ;
; -16.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.701     ; 10.824     ;
; -16.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.647     ; 10.826     ;
; -16.455 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.293     ; 10.826     ;
; -16.296 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.643     ; 10.817     ;
; -16.234 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.577     ; 10.821     ;
; -16.171 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.515     ; 10.820     ;
; -16.145 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.482     ; 10.827     ;
; -16.088 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.413     ; 10.839     ;
; -15.942 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.289     ; 10.817     ;
; -15.880 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.223     ; 10.821     ;
; -15.858 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.198     ; 10.824     ;
; -15.817 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.161     ; 10.820     ;
; -15.791 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.128     ; 10.827     ;
; -15.734 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.059     ; 10.839     ;
; -15.504 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.844     ; 10.824     ;
; -15.452 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.790     ; 10.826     ;
; -15.323 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.667     ; 10.820     ;
; -15.179 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.526     ; 10.817     ;
; -15.098 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.436     ; 10.826     ;
; -14.969 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.313     ; 10.820     ;
; -14.966 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.810     ; 10.820     ;
; -14.825 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.172     ; 10.817     ;
; -14.822 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.669     ; 10.817     ;
; -14.684 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.331     ; 12.017     ;
; -14.660 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.176     ; 12.148     ;
; -14.612 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.456     ; 10.820     ;
; -14.468 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.315     ; 10.817     ;
; -14.330 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.977     ; 12.017     ;
; -14.306 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.822     ; 12.148     ;
; -13.327 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.474     ; 12.017     ;
; -13.327 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.474     ; 12.017     ;
; -13.303 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.319     ; 12.148     ;
; -13.303 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.319     ; 12.148     ;
; -12.973 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.120     ; 12.017     ;
; -12.973 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.120     ; 12.017     ;
; -12.970 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.383      ; 12.017     ;
; -12.949 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.035      ; 12.148     ;
; -12.949 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.035      ; 12.148     ;
; -12.946 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.538      ; 12.148     ;
; -12.814 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.884      ; 12.362     ;
; -12.616 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.737      ; 12.017     ;
; -12.592 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.892      ; 12.148     ;
; -12.460 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 1.238      ; 12.362     ;
; -11.457 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.741      ; 12.362     ;
; -11.457 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.741      ; 12.362     ;
; -11.103 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.095      ; 12.362     ;
; -11.103 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.095      ; 12.362     ;
; -11.100 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.598      ; 12.362     ;
; -10.746 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.952      ; 12.362     ;
; -8.335  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -6.402     ; 1.324      ;
; -7.981  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -6.048     ; 1.324      ;
; -7.572  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.999     ; 1.686      ;
; -7.218  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.645     ; 1.686      ;
; -6.978  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -5.545     ; 1.324      ;
; -6.740  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -5.307     ; 1.324      ;
; -6.720  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 4.951      ; 10.835     ;
; -6.633  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 7.673      ; 12.970     ;
; -6.624  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -5.191     ; 1.324      ;
; -6.386  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.953     ; 1.324      ;
; -6.383  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.450     ; 1.324      ;
; -6.363  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 5.808      ; 10.835     ;
; -6.279  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 7.673      ; 12.616     ;
; -6.215  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.142     ; 1.686      ;
; -6.133  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 7.673      ; 12.970     ;
; -6.029  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.096     ; 1.324      ;
; -5.977  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.904     ; 1.686      ;
; -5.861  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.788     ; 1.686      ;
; -5.779  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 7.673      ; 12.616     ;
; -5.776  ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 8.530      ; 12.970     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -4.891 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 9.004      ; 4.113      ;
; -4.391 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 9.004      ; 4.113      ;
; -4.273 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 9.004      ; 4.731      ;
; -4.034 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 8.147      ; 4.113      ;
; -3.773 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 9.004      ; 4.731      ;
; -3.534 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 8.147      ; 4.113      ;
; -3.416 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 8.147      ; 4.731      ;
; -2.916 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 8.147      ; 4.731      ;
; -2.270 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.456      ; 1.686      ;
; -1.913 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.599      ; 1.686      ;
; -1.913 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.599      ; 1.686      ;
; -1.159 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.983      ; 1.324      ;
; -1.061 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.747      ; 1.686      ;
; -1.027 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.351      ; 1.324      ;
; -0.802 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.126      ; 1.324      ;
; -0.607 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 6.282      ; 5.175      ;
; -0.556 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.742      ; 1.686      ;
; -0.351 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.040      ; 2.689      ;
; -0.250 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 5.425      ; 5.175      ;
; 0.296  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.890      ; 1.686      ;
; 0.296  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.890      ; 1.686      ;
; 0.330  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.494      ; 1.324      ;
; 0.359  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.965      ; 1.324      ;
; 0.653  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.033      ; 1.686      ;
; 0.750  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.255      ; 6.005      ;
; 1.006  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.183      ; 2.689      ;
; 1.453  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.371      ; 1.324      ;
; 1.716  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.108      ; 1.324      ;
; 1.801  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.359      ; 5.160      ;
; 1.810  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.486     ; 1.324      ;
; 1.858  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.331      ; 2.689      ;
; 1.889  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.271      ; 5.160      ;
; 1.946  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.243      ; 2.689      ;
; 2.078  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.089      ; 5.167      ;
; 2.090  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.577      ; 5.167      ;
; 2.107  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.398      ; 6.005      ;
; 2.166  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.001      ; 5.167      ;
; 2.178  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.489      ; 5.167      ;
; 2.186  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.975      ; 5.161      ;
; 2.215  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.474      ; 2.689      ;
; 2.215  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.474      ; 2.689      ;
; 2.225  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.436      ; 5.161      ;
; 2.226  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.940      ; 5.166      ;
; 2.267  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.393      ; 5.160      ;
; 2.274  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.887      ; 5.161      ;
; 2.303  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.386      ; 2.689      ;
; 2.313  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.348      ; 5.161      ;
; 2.314  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.852      ; 5.166      ;
; 2.343  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.336      ; 5.179      ;
; 2.355  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.305      ; 5.160      ;
; 2.377  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.787      ; 5.164      ;
; 2.400  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.264      ; 5.164      ;
; 2.431  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.248      ; 5.179      ;
; 2.447  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.720      ; 5.167      ;
; 2.465  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.699      ; 5.164      ;
; 2.483  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.183      ; 5.166      ;
; 2.488  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.176      ; 5.164      ;
; 2.535  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.632      ; 5.167      ;
; 2.571  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.095      ; 5.166      ;
; 2.582  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.579      ; 5.161      ;
; 2.624  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.536      ; 5.160      ;
; 2.659  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.195      ; 5.854      ;
; 2.670  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.491      ; 5.161      ;
; 2.700  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.479      ; 5.179      ;
; 2.711  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.468      ; 5.179      ;
; 2.712  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.448      ; 5.160      ;
; 2.757  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.407      ; 5.164      ;
; 2.788  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.391      ; 5.179      ;
; 2.799  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.380      ; 5.179      ;
; 2.828  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.329      ; 5.157      ;
; 2.840  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.326      ; 5.166      ;
; 2.845  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.319      ; 5.164      ;
; 2.884  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.773      ; 5.157      ;
; 2.916  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.241      ; 5.157      ;
; 2.928  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.238      ; 5.166      ;
; 2.959  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.546      ; 6.005      ;
; 2.972  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.685      ; 5.157      ;
; 3.047  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.458      ; 6.005      ;
; 3.158  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.502      ; 5.160      ;
; 3.241  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.916      ; 5.157      ;
; 3.246  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.414      ; 5.160      ;
; 3.316  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.689      ; 6.005      ;
; 3.316  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.689      ; 6.005      ;
; 3.329  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.828      ; 5.157      ;
; 3.404  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.601      ; 6.005      ;
; 3.435  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.232      ; 5.167      ;
; 3.523  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.144      ; 5.167      ;
; 3.543  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.118      ; 5.161      ;
; 3.572  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.383     ; 2.689      ;
; 3.583  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.083      ; 5.166      ;
; 3.631  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.030      ; 5.161      ;
; 3.671  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.995      ; 5.166      ;
; 3.734  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.930      ; 5.164      ;
; 3.822  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.842      ; 5.164      ;
; 4.016  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.338      ; 5.854      ;
; 4.068  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.611      ; 5.179      ;
; 4.156  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.523      ; 5.179      ;
; 4.185  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.472      ; 5.157      ;
; 4.273  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.384      ; 5.157      ;
; 4.673  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.832      ; 6.005      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.537 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 8.650      ; 4.113      ;
; -4.037 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 8.650      ; 4.113      ;
; -3.919 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.650      ; 4.731      ;
; -3.680 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.793      ; 4.113      ;
; -3.419 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.650      ; 4.731      ;
; -3.180 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.793      ; 4.113      ;
; -3.062 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.793      ; 4.731      ;
; -2.562 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.793      ; 4.731      ;
; -1.916 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.102      ; 1.686      ;
; -1.559 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.245      ; 1.686      ;
; -1.559 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.245      ; 1.686      ;
; -0.805 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.629      ; 1.324      ;
; -0.707 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.393      ; 1.686      ;
; -0.673 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.997      ; 1.324      ;
; -0.448 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.772      ; 1.324      ;
; -0.253 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 5.928      ; 5.175      ;
; -0.202 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.388      ; 1.686      ;
; 0.003  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.686      ; 2.689      ;
; 0.104  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.071      ; 5.175      ;
; 0.650  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.536      ; 1.686      ;
; 0.650  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.536      ; 1.686      ;
; 0.684  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.140      ; 1.324      ;
; 0.713  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.611      ; 1.324      ;
; 1.007  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.679      ; 1.686      ;
; 1.104  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.901      ; 6.005      ;
; 1.360  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.829      ; 2.689      ;
; 1.807  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.017      ; 1.324      ;
; 2.070  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.246     ; 1.324      ;
; 2.155  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.005      ; 5.160      ;
; 2.164  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.840     ; 1.324      ;
; 2.212  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.977      ; 2.689      ;
; 2.243  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.917      ; 5.160      ;
; 2.300  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.889      ; 2.689      ;
; 2.432  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.735      ; 5.167      ;
; 2.444  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.223      ; 5.167      ;
; 2.461  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.044      ; 6.005      ;
; 2.520  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.647      ; 5.167      ;
; 2.532  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.135      ; 5.167      ;
; 2.540  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.621      ; 5.161      ;
; 2.569  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.120      ; 2.689      ;
; 2.569  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.120      ; 2.689      ;
; 2.579  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.082      ; 5.161      ;
; 2.580  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.586      ; 5.166      ;
; 2.621  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.039      ; 5.160      ;
; 2.628  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.533      ; 5.161      ;
; 2.657  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.032      ; 2.689      ;
; 2.667  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.994      ; 5.161      ;
; 2.668  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.498      ; 5.166      ;
; 2.697  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.982      ; 5.179      ;
; 2.709  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.951      ; 5.160      ;
; 2.731  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.433      ; 5.164      ;
; 2.754  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.910      ; 5.164      ;
; 2.785  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.894      ; 5.179      ;
; 2.801  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.366      ; 5.167      ;
; 2.819  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.345      ; 5.164      ;
; 2.837  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.829      ; 5.166      ;
; 2.842  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.822      ; 5.164      ;
; 2.889  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.278      ; 5.167      ;
; 2.925  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.741      ; 5.166      ;
; 2.936  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.225      ; 5.161      ;
; 2.978  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.182      ; 5.160      ;
; 3.013  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.841      ; 5.854      ;
; 3.024  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.137      ; 5.161      ;
; 3.054  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.125      ; 5.179      ;
; 3.065  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.114      ; 5.179      ;
; 3.066  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.094      ; 5.160      ;
; 3.111  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.053      ; 5.164      ;
; 3.142  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.037      ; 5.179      ;
; 3.153  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.026      ; 5.179      ;
; 3.182  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.975      ; 5.157      ;
; 3.194  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.972      ; 5.166      ;
; 3.199  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.965      ; 5.164      ;
; 3.238  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.419      ; 5.157      ;
; 3.270  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.887      ; 5.157      ;
; 3.282  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.884      ; 5.166      ;
; 3.313  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.192      ; 6.005      ;
; 3.326  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.331      ; 5.157      ;
; 3.401  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.104      ; 6.005      ;
; 3.512  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.148      ; 5.160      ;
; 3.595  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.562      ; 5.157      ;
; 3.600  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.060      ; 5.160      ;
; 3.670  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.335      ; 6.005      ;
; 3.670  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.335      ; 6.005      ;
; 3.683  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.474      ; 5.157      ;
; 3.758  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.247      ; 6.005      ;
; 3.789  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.878      ; 5.167      ;
; 3.877  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.790      ; 5.167      ;
; 3.897  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.764      ; 5.161      ;
; 3.926  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.737     ; 2.689      ;
; 3.937  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.729      ; 5.166      ;
; 3.985  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.676      ; 5.161      ;
; 4.025  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.641      ; 5.166      ;
; 4.088  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.576      ; 5.164      ;
; 4.176  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.488      ; 5.164      ;
; 4.370  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.984      ; 5.854      ;
; 4.422  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.257      ; 5.179      ;
; 4.510  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.169      ; 5.179      ;
; 4.539  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.118      ; 5.157      ;
; 4.627  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.030      ; 5.157      ;
; 5.027  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.478      ; 6.005      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -35.009 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -14.315    ; 18.867     ;
; -34.997 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -14.803    ; 18.867     ;
; -34.655 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.961    ; 18.867     ;
; -34.643 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -14.449    ; 18.867     ;
; -34.223 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -14.201    ; 18.156     ;
; -34.184 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -14.662    ; 18.156     ;
; -34.170 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -14.166    ; 17.487     ;
; -34.163 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -13.466    ; 18.870     ;
; -34.151 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -13.954    ; 18.870     ;
; -34.128 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -13.578    ; 20.005     ;
; -33.913 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -14.409    ; 17.487     ;
; -33.869 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.847    ; 18.156     ;
; -33.830 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -14.308    ; 18.156     ;
; -33.816 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.812    ; 17.487     ;
; -33.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.112    ; 18.870     ;
; -33.797 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.600    ; 18.870     ;
; -33.774 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.224    ; 20.005     ;
; -33.559 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -14.055    ; 17.487     ;
; -33.377 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -13.352    ; 18.159     ;
; -33.338 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -13.813    ; 18.159     ;
; -33.324 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -13.317    ; 17.490     ;
; -33.282 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -12.729    ; 20.008     ;
; -33.268 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -12.577    ; 18.864     ;
; -33.257 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -13.207    ; 20.005     ;
; -33.256 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -13.065    ; 18.864     ;
; -33.161 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -13.505    ; 19.116     ;
; -33.067 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -13.560    ; 17.490     ;
; -33.023 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.998    ; 18.159     ;
; -32.984 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.459    ; 18.159     ;
; -32.970 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.963    ; 17.490     ;
; -32.928 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.375    ; 20.008     ;
; -32.914 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.223    ; 18.864     ;
; -32.903 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.853    ; 20.005     ;
; -32.902 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.711    ; 18.864     ;
; -32.873 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -14.013    ; 17.934     ;
; -32.850 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -14.490    ; 17.934     ;
; -32.807 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.151    ; 19.116     ;
; -32.713 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.206    ; 17.490     ;
; -32.702 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -12.006    ; 18.869     ;
; -32.690 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -12.494    ; 18.869     ;
; -32.620 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -13.876    ; 17.887     ;
; -32.612 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -11.903    ; 18.882     ;
; -32.600 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -12.391    ; 18.882     ;
; -32.549 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -13.393    ; 19.116     ;
; -32.519 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.659    ; 17.934     ;
; -32.496 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -14.136    ; 17.934     ;
; -32.482 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -12.463    ; 18.153     ;
; -32.443 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -12.924    ; 18.153     ;
; -32.429 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -12.428    ; 17.484     ;
; -32.411 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -12.358    ; 20.008     ;
; -32.387 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -11.840    ; 20.002     ;
; -32.348 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.652    ; 18.869     ;
; -32.336 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.140    ; 18.869     ;
; -32.315 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -12.656    ; 19.119     ;
; -32.266 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.522    ; 17.887     ;
; -32.258 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.549    ; 18.882     ;
; -32.251 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -13.731    ; 18.179     ;
; -32.246 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.037    ; 18.882     ;
; -32.195 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.039    ; 19.116     ;
; -32.172 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -12.671    ; 17.484     ;
; -32.128 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.109    ; 18.153     ;
; -32.118 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -14.562    ; 17.477     ;
; -32.089 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.570    ; 18.153     ;
; -32.075 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.074    ; 17.484     ;
; -32.057 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.004    ; 20.008     ;
; -32.033 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.486    ; 20.002     ;
; -32.027 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -13.164    ; 17.937     ;
; -32.004 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -13.641    ; 17.937     ;
; -31.961 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.302    ; 19.119     ;
; -31.916 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -11.892    ; 18.158     ;
; -31.897 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -13.377    ; 18.179     ;
; -31.877 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -12.353    ; 18.158     ;
; -31.863 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -11.857    ; 17.489     ;
; -31.826 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -11.789    ; 18.171     ;
; -31.821 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -11.269    ; 20.007     ;
; -31.818 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -12.317    ; 17.484     ;
; -31.787 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -12.250    ; 18.171     ;
; -31.774 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -13.027    ; 17.890     ;
; -31.773 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -11.754    ; 17.502     ;
; -31.770 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -13.526    ; 17.887     ;
; -31.764 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -14.208    ; 17.477     ;
; -31.750 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -13.694    ; 17.477     ;
; -31.731 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -11.166    ; 20.020     ;
; -31.703 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -12.544    ; 19.119     ;
; -31.673 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.810    ; 17.937     ;
; -31.650 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.287    ; 17.937     ;
; -31.649 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -13.629    ; 18.179     ;
; -31.606 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -12.100    ; 17.489     ;
; -31.562 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.538    ; 18.158     ;
; -31.523 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -11.999    ; 18.158     ;
; -31.516 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -11.997    ; 17.502     ;
; -31.516 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -11.469    ; 20.002     ;
; -31.509 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.503    ; 17.489     ;
; -31.472 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.435    ; 18.171     ;
; -31.467 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -10.915    ; 20.007     ;
; -31.433 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -11.896    ; 18.171     ;
; -31.420 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -12.673    ; 17.890     ;
; -31.420 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -11.767    ; 19.113     ;
; -31.419 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -11.400    ; 17.502     ;
; -31.416 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -13.172    ; 17.887     ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -34.921 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -14.227    ; 18.867     ;
; -34.909 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -14.715    ; 18.867     ;
; -34.567 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.873    ; 18.867     ;
; -34.555 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -14.361    ; 18.867     ;
; -34.135 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -14.113    ; 18.156     ;
; -34.096 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -14.574    ; 18.156     ;
; -34.082 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -14.078    ; 17.487     ;
; -34.075 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.378    ; 18.870     ;
; -34.063 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.866    ; 18.870     ;
; -34.040 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.490    ; 20.005     ;
; -33.825 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -14.321    ; 17.487     ;
; -33.781 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.759    ; 18.156     ;
; -33.742 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -14.220    ; 18.156     ;
; -33.728 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.724    ; 17.487     ;
; -33.721 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.024    ; 18.870     ;
; -33.709 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.512    ; 18.870     ;
; -33.686 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.136    ; 20.005     ;
; -33.471 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.967    ; 17.487     ;
; -33.289 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.264    ; 18.159     ;
; -33.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.725    ; 18.159     ;
; -33.236 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.229    ; 17.490     ;
; -33.194 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.641    ; 20.008     ;
; -33.180 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.489    ; 18.864     ;
; -33.169 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.119    ; 20.005     ;
; -33.168 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.977    ; 18.864     ;
; -33.073 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.417    ; 19.116     ;
; -32.979 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.472    ; 17.490     ;
; -32.935 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.910    ; 18.159     ;
; -32.896 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.371    ; 18.159     ;
; -32.882 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.875    ; 17.490     ;
; -32.840 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.287    ; 20.008     ;
; -32.826 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.135    ; 18.864     ;
; -32.815 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.765    ; 20.005     ;
; -32.814 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.623    ; 18.864     ;
; -32.785 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.925    ; 17.934     ;
; -32.762 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -14.402    ; 17.934     ;
; -32.719 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.063    ; 19.116     ;
; -32.625 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.118    ; 17.490     ;
; -32.614 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.918    ; 18.869     ;
; -32.602 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.406    ; 18.869     ;
; -32.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.788    ; 17.887     ;
; -32.524 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.815    ; 18.882     ;
; -32.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.303    ; 18.882     ;
; -32.461 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.305    ; 19.116     ;
; -32.431 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.571    ; 17.934     ;
; -32.408 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -14.048    ; 17.934     ;
; -32.394 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.375    ; 18.153     ;
; -32.355 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.836    ; 18.153     ;
; -32.341 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.340    ; 17.484     ;
; -32.323 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.270    ; 20.008     ;
; -32.299 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.752    ; 20.002     ;
; -32.260 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.564    ; 18.869     ;
; -32.248 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.052    ; 18.869     ;
; -32.227 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.568    ; 19.119     ;
; -32.178 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.434    ; 17.887     ;
; -32.170 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.461    ; 18.882     ;
; -32.163 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.643    ; 18.179     ;
; -32.158 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.949    ; 18.882     ;
; -32.107 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.951    ; 19.116     ;
; -32.084 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.583    ; 17.484     ;
; -32.040 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.021    ; 18.153     ;
; -32.030 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -14.474    ; 17.477     ;
; -32.001 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.482    ; 18.153     ;
; -31.987 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.986    ; 17.484     ;
; -31.969 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.916    ; 20.008     ;
; -31.945 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.398    ; 20.002     ;
; -31.939 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.076    ; 17.937     ;
; -31.916 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.553    ; 17.937     ;
; -31.873 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.214    ; 19.119     ;
; -31.828 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.804    ; 18.158     ;
; -31.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -13.289    ; 18.179     ;
; -31.789 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.265    ; 18.158     ;
; -31.775 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.769    ; 17.489     ;
; -31.738 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.701    ; 18.171     ;
; -31.733 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.181    ; 20.007     ;
; -31.730 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.229    ; 17.484     ;
; -31.699 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.162    ; 18.171     ;
; -31.686 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -12.939    ; 17.890     ;
; -31.685 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.666    ; 17.502     ;
; -31.682 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.438    ; 17.887     ;
; -31.676 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -14.120    ; 17.477     ;
; -31.662 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -13.606    ; 17.477     ;
; -31.643 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.078    ; 20.020     ;
; -31.615 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.456    ; 19.119     ;
; -31.585 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.722    ; 17.937     ;
; -31.562 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.199    ; 17.937     ;
; -31.561 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -13.541    ; 18.179     ;
; -31.518 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -12.012    ; 17.489     ;
; -31.474 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.450    ; 18.158     ;
; -31.435 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.911    ; 18.158     ;
; -31.428 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -11.909    ; 17.502     ;
; -31.428 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -11.381    ; 20.002     ;
; -31.421 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.415    ; 17.489     ;
; -31.384 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.347    ; 18.171     ;
; -31.379 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.827    ; 20.007     ;
; -31.345 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.808    ; 18.171     ;
; -31.332 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -12.585    ; 17.890     ;
; -31.332 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -11.679    ; 19.113     ;
; -31.331 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.312    ; 17.502     ;
; -31.328 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -13.084    ; 17.887     ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -13.330 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 17.139     ; 3.809      ;
; -12.961 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 19.861     ; 6.900      ;
; -12.873 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 19.861     ; 6.988      ;
; -12.461 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 19.861     ; 6.900      ;
; -12.373 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 19.861     ; 6.988      ;
; -12.277 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 17.329     ; 5.052      ;
; -12.264 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 17.031     ; 4.767      ;
; -11.908 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 20.051     ; 8.143      ;
; -11.895 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 19.753     ; 7.858      ;
; -11.820 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 20.051     ; 8.231      ;
; -11.807 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 19.753     ; 7.946      ;
; -11.645 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 16.190     ; 4.545      ;
; -11.408 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 20.051     ; 8.143      ;
; -11.395 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 19.753     ; 7.858      ;
; -11.320 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 20.051     ; 8.231      ;
; -11.307 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 19.753     ; 7.946      ;
; -11.276 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 18.912     ; 7.636      ;
; -11.188 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 18.912     ; 7.724      ;
; -10.776 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 18.912     ; 7.636      ;
; -10.725 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 13.260     ; 2.535      ;
; -10.688 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 18.912     ; 7.724      ;
; -10.637 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 13.172     ; 2.535      ;
; -10.327 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.362     ; 2.535      ;
; -10.239 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.274     ; 2.535      ;
; -9.543  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 16.112     ; 6.069      ;
; -9.453  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 20.230     ; 10.777     ;
; -9.452  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 12.916     ; 3.464      ;
; -9.365  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 20.230     ; 10.865     ;
; -9.364  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 12.828     ; 3.464      ;
; -9.245  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 13.028     ; 3.783      ;
; -9.203  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.434     ; 5.231      ;
; -9.157  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 12.940     ; 3.783      ;
; -9.136  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 19.381     ; 10.245     ;
; -9.116  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.399     ; 3.783      ;
; -9.115  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.346     ; 5.231      ;
; -9.068  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.293     ; 5.225      ;
; -9.064  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 13.028     ; 3.464      ;
; -9.048  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 19.381     ; 10.333     ;
; -9.028  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.311     ; 3.783      ;
; -9.026  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.250     ; 5.224      ;
; -8.980  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.205     ; 5.225      ;
; -8.976  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 12.940     ; 3.464      ;
; -8.953  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 20.230     ; 10.777     ;
; -8.950  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.193     ; 5.243      ;
; -8.938  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.162     ; 5.224      ;
; -8.893  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.121     ; 5.228      ;
; -8.888  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 17.508     ; 8.620      ;
; -8.865  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 20.230     ; 10.865     ;
; -8.862  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.105     ; 5.243      ;
; -8.810  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.040     ; 5.230      ;
; -8.805  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.033     ; 5.228      ;
; -8.722  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 13.952     ; 5.230      ;
; -8.636  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 19.381     ; 10.245     ;
; -8.556  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 16.481     ; 7.425      ;
; -8.548  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 19.381     ; 10.333     ;
; -8.492  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 14.216     ; 5.224      ;
; -8.490  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 16.302     ; 7.312      ;
; -8.477  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 16.004     ; 7.027      ;
; -8.409  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 13.630     ; 5.221      ;
; -8.404  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 14.128     ; 5.224      ;
; -8.334  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.403     ; 6.069      ;
; -8.321  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 13.542     ; 5.221      ;
; -8.246  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.315     ; 6.069      ;
; -8.241  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 16.659     ; 8.418      ;
; -8.239  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 12.517     ; 4.278      ;
; -8.215  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.946     ; 5.231      ;
; -8.150  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.624     ; 6.474      ;
; -8.137  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 14.326     ; 6.189      ;
; -8.127  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.858     ; 5.231      ;
; -8.121  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.897     ; 5.276      ;
; -8.107  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.832     ; 5.225      ;
; -8.067  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.797     ; 5.230      ;
; -8.062  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.536     ; 6.474      ;
; -8.049  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.238     ; 6.189      ;
; -8.019  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.744     ; 5.225      ;
; -8.015  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.483     ; 6.468      ;
; -8.002  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 14.185     ; 6.183      ;
; -7.979  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.709     ; 5.230      ;
; -7.973  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.440     ; 6.467      ;
; -7.960  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 14.142     ; 6.182      ;
; -7.927  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.395     ; 6.468      ;
; -7.916  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 13.644     ; 5.228      ;
; -7.914  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.097     ; 6.183      ;
; -7.909  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 15.632     ; 7.223      ;
; -7.897  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.383     ; 6.486      ;
; -7.885  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.352     ; 6.467      ;
; -7.884  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 14.085     ; 6.201      ;
; -7.872  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.054     ; 6.182      ;
; -7.866  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 11.860     ; 3.994      ;
; -7.858  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 15.163     ; 6.805      ;
; -7.840  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.311     ; 6.471      ;
; -7.828  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 13.556     ; 5.228      ;
; -7.827  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 14.013     ; 6.186      ;
; -7.809  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.295     ; 6.486      ;
; -7.796  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 13.997     ; 6.201      ;
; -7.757  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 14.230     ; 6.473      ;
; -7.752  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 14.223     ; 6.471      ;
; -7.744  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 13.932     ; 6.188      ;
; -7.739  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 13.925     ; 6.186      ;
; -7.739  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 12.517     ; 4.278      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -12.976 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 16.785     ; 3.809      ;
; -12.607 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 19.507     ; 6.900      ;
; -12.519 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 19.507     ; 6.988      ;
; -12.107 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 19.507     ; 6.900      ;
; -12.019 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 19.507     ; 6.988      ;
; -11.923 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 16.975     ; 5.052      ;
; -11.910 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 16.677     ; 4.767      ;
; -11.554 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 19.697     ; 8.143      ;
; -11.541 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 19.399     ; 7.858      ;
; -11.466 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 19.697     ; 8.231      ;
; -11.453 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 19.399     ; 7.946      ;
; -11.291 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 15.836     ; 4.545      ;
; -11.054 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 19.697     ; 8.143      ;
; -11.041 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 19.399     ; 7.858      ;
; -10.966 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 19.697     ; 8.231      ;
; -10.953 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 19.399     ; 7.946      ;
; -10.922 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 18.558     ; 7.636      ;
; -10.834 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 18.558     ; 7.724      ;
; -10.422 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 18.558     ; 7.636      ;
; -10.371 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 12.906     ; 2.535      ;
; -10.334 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 18.558     ; 7.724      ;
; -10.283 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 12.818     ; 2.535      ;
; -9.973  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.008     ; 2.535      ;
; -9.885  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 12.920     ; 2.535      ;
; -9.189  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 15.758     ; 6.069      ;
; -9.099  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 19.876     ; 10.777     ;
; -9.098  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 12.562     ; 3.464      ;
; -9.011  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 19.876     ; 10.865     ;
; -9.010  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 12.474     ; 3.464      ;
; -8.891  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 12.674     ; 3.783      ;
; -8.849  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.080     ; 5.231      ;
; -8.803  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 12.586     ; 3.783      ;
; -8.782  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 19.027     ; 10.245     ;
; -8.762  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.045     ; 3.783      ;
; -8.761  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.992     ; 5.231      ;
; -8.714  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.939     ; 5.225      ;
; -8.710  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 12.674     ; 3.464      ;
; -8.694  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 19.027     ; 10.333     ;
; -8.674  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 12.957     ; 3.783      ;
; -8.672  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.896     ; 5.224      ;
; -8.626  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.851     ; 5.225      ;
; -8.622  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 12.586     ; 3.464      ;
; -8.599  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 19.876     ; 10.777     ;
; -8.596  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.839     ; 5.243      ;
; -8.584  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.808     ; 5.224      ;
; -8.539  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.767     ; 5.228      ;
; -8.534  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 17.154     ; 8.620      ;
; -8.511  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 19.876     ; 10.865     ;
; -8.508  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.751     ; 5.243      ;
; -8.456  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.686     ; 5.230      ;
; -8.451  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.679     ; 5.228      ;
; -8.368  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.598     ; 5.230      ;
; -8.282  ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 19.027     ; 10.245     ;
; -8.202  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 16.127     ; 7.425      ;
; -8.194  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 19.027     ; 10.333     ;
; -8.138  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.862     ; 5.224      ;
; -8.136  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 15.948     ; 7.312      ;
; -8.123  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 15.650     ; 7.027      ;
; -8.055  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.276     ; 5.221      ;
; -8.050  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.774     ; 5.224      ;
; -7.980  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.049     ; 6.069      ;
; -7.967  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.188     ; 5.221      ;
; -7.892  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.961     ; 6.069      ;
; -7.887  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 16.305     ; 8.418      ;
; -7.885  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 12.163     ; 4.278      ;
; -7.861  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.592     ; 5.231      ;
; -7.796  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.270     ; 6.474      ;
; -7.783  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.972     ; 6.189      ;
; -7.773  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.504     ; 5.231      ;
; -7.767  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.543     ; 5.276      ;
; -7.753  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.478     ; 5.225      ;
; -7.713  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.443     ; 5.230      ;
; -7.708  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 14.182     ; 6.474      ;
; -7.695  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.884     ; 6.189      ;
; -7.665  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.390     ; 5.225      ;
; -7.661  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.129     ; 6.468      ;
; -7.648  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.831     ; 6.183      ;
; -7.625  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.355     ; 5.230      ;
; -7.619  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.086     ; 6.467      ;
; -7.606  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.788     ; 6.182      ;
; -7.573  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 14.041     ; 6.468      ;
; -7.562  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 13.290     ; 5.228      ;
; -7.560  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.743     ; 6.183      ;
; -7.555  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 15.278     ; 7.223      ;
; -7.543  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 14.029     ; 6.486      ;
; -7.531  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.998     ; 6.467      ;
; -7.530  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.731     ; 6.201      ;
; -7.518  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.700     ; 6.182      ;
; -7.512  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.506     ; 3.994      ;
; -7.504  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 14.809     ; 6.805      ;
; -7.486  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.957     ; 6.471      ;
; -7.474  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.202     ; 5.228      ;
; -7.473  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.659     ; 6.186      ;
; -7.455  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.941     ; 6.486      ;
; -7.442  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.643     ; 6.201      ;
; -7.403  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.876     ; 6.473      ;
; -7.398  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.869     ; 6.471      ;
; -7.390  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 13.578     ; 6.188      ;
; -7.385  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.571     ; 6.186      ;
; -7.385  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 12.163     ; 4.278      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'not_reset'                                                                                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+---------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -13.990 ; -13.990      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -13.990 ; -13.990      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -13.990 ; -13.990      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -13.990 ; -13.990      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -13.990 ; -13.990      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -13.990 ; -13.990      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -13.454 ; -13.454      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -13.454 ; -13.454      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -13.454 ; -13.454      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -13.454 ; -13.454      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -13.454 ; -13.454      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -13.454 ; -13.454      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -12.760 ; -12.760      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -12.760 ; -12.760      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -12.760 ; -12.760      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -12.760 ; -12.760      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -12.760 ; -12.760      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -12.760 ; -12.760      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -12.528 ; -12.528      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -12.528 ; -12.528      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -12.528 ; -12.528      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -12.528 ; -12.528      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -12.528 ; -12.528      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -12.528 ; -12.528      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -12.424 ; -12.424      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -12.424 ; -12.424      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -12.424 ; -12.424      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -12.424 ; -12.424      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -12.424 ; -12.424      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -12.424 ; -12.424      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -12.416 ; -12.416      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -12.416 ; -12.416      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -12.416 ; -12.416      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -12.416 ; -12.416      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -12.416 ; -12.416      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -12.416 ; -12.416      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -11.708 ; -11.708      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.708 ; -11.708      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.708 ; -11.708      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.708 ; -11.708      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.708 ; -11.708      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.708 ; -11.708      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.650 ; -11.650      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.650 ; -11.650      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.650 ; -11.650      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.650 ; -11.650      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.650 ; -11.650      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.650 ; -11.650      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.600 ; -11.600      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -11.600 ; -11.600      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -11.600 ; -11.600      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -11.600 ; -11.600      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -11.600 ; -11.600      ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -11.600 ; -11.600      ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -6.900  ; -6.900       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.900  ; -6.900       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.900  ; -6.900       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.900  ; -6.900       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.900  ; -6.900       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.900  ; -6.900       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.597  ; -6.597       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -6.597  ; -6.597       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -6.597  ; -6.597       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -6.597  ; -6.597       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -6.597  ; -6.597       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -6.597  ; -6.597       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -6.578  ; -6.578       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -6.578  ; -6.578       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -6.578  ; -6.578       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -6.578  ; -6.578       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -6.578  ; -6.578       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -6.578  ; -6.578       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -6.206  ; -6.206       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.206  ; -6.206       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.206  ; -6.206       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.206  ; -6.206       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.206  ; -6.206       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.206  ; -6.206       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.011  ; -6.011       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -6.011  ; -6.011       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -6.011  ; -6.011       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -6.011  ; -6.011       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -6.011  ; -6.011       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -6.011  ; -6.011       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -5.998  ; -5.998       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -5.998  ; -5.998       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -5.998  ; -5.998       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -5.998  ; -5.998       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -5.998  ; -5.998       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -5.998  ; -5.998       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -5.915  ; -5.915       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -5.915  ; -5.915       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -5.915  ; -5.915       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -5.915  ; -5.915       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -5.915  ; -5.915       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -5.915  ; -5.915       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -5.907  ; -5.907       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.907  ; -5.907       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.907  ; -5.907       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -5.907  ; -5.907       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
+---------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+---------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -13.548 ; -13.548      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -13.548 ; -13.548      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -13.548 ; -13.548      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -13.548 ; -13.548      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -13.548 ; -13.548      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -13.548 ; -13.548      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -13.012 ; -13.012      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -13.012 ; -13.012      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -13.012 ; -13.012      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -13.012 ; -13.012      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -13.012 ; -13.012      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -13.012 ; -13.012      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -12.318 ; -12.318      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -12.318 ; -12.318      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -12.318 ; -12.318      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -12.318 ; -12.318      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -12.318 ; -12.318      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -12.318 ; -12.318      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -12.086 ; -12.086      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -12.086 ; -12.086      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -12.086 ; -12.086      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -12.086 ; -12.086      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -12.086 ; -12.086      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -12.086 ; -12.086      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -11.982 ; -11.982      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -11.982 ; -11.982      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -11.982 ; -11.982      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -11.982 ; -11.982      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -11.982 ; -11.982      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -11.982 ; -11.982      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -11.974 ; -11.974      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -11.974 ; -11.974      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -11.974 ; -11.974      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -11.974 ; -11.974      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -11.974 ; -11.974      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -11.974 ; -11.974      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -11.266 ; -11.266      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.266 ; -11.266      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.266 ; -11.266      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.266 ; -11.266      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.266 ; -11.266      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.266 ; -11.266      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.208 ; -11.208      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.208 ; -11.208      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -11.208 ; -11.208      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.208 ; -11.208      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -11.208 ; -11.208      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.208 ; -11.208      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -11.158 ; -11.158      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -11.158 ; -11.158      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -11.158 ; -11.158      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -11.158 ; -11.158      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -11.158 ; -11.158      ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -11.158 ; -11.158      ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~5|combout                                                                                                                                  ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~5|combout                                                                                                                                  ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datac                                                                                          ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datac                                                                                          ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -6.568  ; -6.568       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
; -6.568  ; -6.568       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
; -6.458  ; -6.458       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.458  ; -6.458       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -6.458  ; -6.458       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.458  ; -6.458       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -6.458  ; -6.458       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.458  ; -6.458       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|combout                                                                                        ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|combout                                                                                        ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout                                                                                      ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout                                                                                      ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac                                                                                        ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac                                                                                        ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -6.413  ; -6.413       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -6.413  ; -6.413       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -6.207  ; -6.207       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~7|combout                                                                                                                                  ;
; -6.207  ; -6.207       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~7|combout                                                                                                                                  ;
; -6.207  ; -6.207       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -6.207  ; -6.207       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -6.207  ; -6.207       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datab                                                                                        ;
; -6.207  ; -6.207       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datab                                                                                        ;
; -6.175  ; -6.175       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -6.175  ; -6.175       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -6.175  ; -6.175       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -6.175  ; -6.175       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -6.175  ; -6.175       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -6.175  ; -6.175       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
+---------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 6.691  ; 6.691  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 10.918 ; 10.918 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 14.999 ; 14.999 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 14.503 ; 14.503 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 7.328  ; 7.328  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 7.279  ; 7.279  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 11.293 ; 11.293 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 8.506  ; 8.506  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 11.695 ; 11.695 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 10.838 ; 10.838 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 10.883 ; 10.883 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 10.880 ; 10.880 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 10.906 ; 10.906 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 10.893 ; 10.893 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 11.616 ; 11.616 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 11.294 ; 11.294 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 11.287 ; 11.287 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 11.695 ; 11.695 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 11.309 ; 11.309 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.986  ; 6.986  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.920  ; 6.920  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 7.045  ; 7.045  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 8.488  ; 8.488  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 12.715 ; 12.715 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 16.796 ; 16.796 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 16.300 ; 16.300 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 9.125  ; 9.125  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 9.076  ; 9.076  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 13.090 ; 13.090 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 10.303 ; 10.303 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 13.492 ; 13.492 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 12.635 ; 12.635 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 12.680 ; 12.680 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 12.677 ; 12.677 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 12.703 ; 12.703 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 12.690 ; 12.690 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 13.413 ; 13.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 13.091 ; 13.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 13.084 ; 13.084 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 13.492 ; 13.492 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 13.106 ; 13.106 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 8.783  ; 8.783  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 8.717  ; 8.717  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 8.842  ; 8.842  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 6.779  ; 6.779  ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; 11.006 ; 11.006 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; 15.087 ; 15.087 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 14.591 ; 14.591 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 7.416  ; 7.416  ; Rise       ; not_reset       ;
; START                ; not_reset      ; 7.367  ; 7.367  ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; 11.381 ; 11.381 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 8.594  ; 8.594  ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 11.783 ; 11.783 ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 10.926 ; 10.926 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 10.971 ; 10.971 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 10.968 ; 10.968 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 10.994 ; 10.994 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 10.981 ; 10.981 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 11.704 ; 11.704 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 11.382 ; 11.382 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 11.375 ; 11.375 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 11.783 ; 11.783 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 11.397 ; 11.397 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 7.074  ; 7.074  ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 7.008  ; 7.008  ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 7.133  ; 7.133  ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 5.922  ; 5.922  ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; 10.149 ; 10.149 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; 14.230 ; 14.230 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 13.734 ; 13.734 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 6.559  ; 6.559  ; Fall       ; not_reset       ;
; START                ; not_reset      ; 6.510  ; 6.510  ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; 10.524 ; 10.524 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 7.737  ; 7.737  ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 10.926 ; 10.926 ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 10.069 ; 10.069 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 10.114 ; 10.114 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 10.111 ; 10.111 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 10.137 ; 10.137 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 10.124 ; 10.124 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 10.847 ; 10.847 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 10.525 ; 10.525 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 10.518 ; 10.518 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 10.926 ; 10.926 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 10.540 ; 10.540 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 6.217  ; 6.217  ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 6.151  ; 6.151  ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 6.276  ; 6.276  ; Fall       ; not_reset       ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.062  ; 3.062  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -1.315 ; -1.315 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -3.163 ; -3.163 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -3.156 ; -3.156 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 1.730  ; 1.730  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.264  ; 0.264  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -3.765 ; -3.765 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.584  ; 0.584  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.608  ; 0.608  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -3.310 ; -3.310 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -3.355 ; -3.355 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -3.352 ; -3.352 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -3.378 ; -3.378 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -3.365 ; -3.365 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -4.088 ; -4.088 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -3.766 ; -3.766 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -3.759 ; -3.759 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -4.167 ; -4.167 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -3.781 ; -3.781 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.542  ; 0.542  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.608  ; 0.608  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 3.680  ; 3.680  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.919  ; 3.919  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.458 ; -0.458 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -2.306 ; -2.306 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -2.299 ; -2.299 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.587  ; 2.587  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.121  ; 1.121  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -2.908 ; -2.908 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 1.441  ; 1.441  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 1.465  ; 1.465  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -2.453 ; -2.453 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.498 ; -2.498 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -2.495 ; -2.495 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -2.521 ; -2.521 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -2.508 ; -2.508 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -3.231 ; -3.231 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.909 ; -2.909 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.902 ; -2.902 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -3.310 ; -3.310 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.924 ; -2.924 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 1.399  ; 1.399  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 1.465  ; 1.465  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 4.537  ; 4.537  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 3.416  ; 3.416  ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.961 ; -0.961 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; -2.809 ; -2.809 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -2.802 ; -2.802 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 2.084  ; 2.084  ; Rise       ; not_reset       ;
; START                ; not_reset      ; 0.618  ; 0.618  ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; -3.411 ; -3.411 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 0.938  ; 0.938  ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 0.962  ; 0.962  ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -2.956 ; -2.956 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -3.001 ; -3.001 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -2.998 ; -2.998 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -3.024 ; -3.024 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -3.011 ; -3.011 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -3.734 ; -3.734 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -3.412 ; -3.412 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -3.405 ; -3.405 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -3.813 ; -3.813 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -3.427 ; -3.427 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 0.896  ; 0.896  ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 0.962  ; 0.962  ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 4.034  ; 4.034  ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 4.273  ; 4.273  ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.104 ; -0.104 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; -1.952 ; -1.952 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -1.945 ; -1.945 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 2.941  ; 2.941  ; Fall       ; not_reset       ;
; START                ; not_reset      ; 1.475  ; 1.475  ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; -2.554 ; -2.554 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 1.795  ; 1.795  ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 1.819  ; 1.819  ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -2.099 ; -2.099 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -2.144 ; -2.144 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -2.141 ; -2.141 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -2.167 ; -2.167 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -2.154 ; -2.154 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -2.877 ; -2.877 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -2.555 ; -2.555 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -2.548 ; -2.548 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -2.956 ; -2.956 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -2.570 ; -2.570 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 1.753  ; 1.753  ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 1.819  ; 1.819  ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 4.891  ; 4.891  ; Fall       ; not_reset       ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 32.721 ; 32.721 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 26.559 ; 26.559 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 42.144 ; 42.144 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 37.975 ; 37.975 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 37.446 ; 37.446 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 41.310 ; 41.310 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 42.144 ; 42.144 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 40.517 ; 40.517 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 41.974 ; 41.974 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 27.468 ; 27.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 27.802 ; 27.802 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 27.800 ; 27.800 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 28.138 ; 28.138 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 27.907 ; 27.907 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 27.638 ; 27.638 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 29.189 ; 29.189 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 28.582 ; 28.582 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 26.036 ; 26.036 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 26.391 ; 26.391 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 26.683 ; 26.683 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 26.994 ; 26.994 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 29.189 ; 29.189 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 26.765 ; 26.765 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 28.852 ; 28.852 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 26.382 ; 26.382 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 27.499 ; 27.499 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 28.449 ; 28.449 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 27.337 ; 27.337 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 25.657 ; 25.657 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 19.495 ; 19.495 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 35.080 ; 35.080 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 30.911 ; 30.911 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 30.382 ; 30.382 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 34.246 ; 34.246 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 35.080 ; 35.080 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 33.453 ; 33.453 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 34.910 ; 34.910 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 20.404 ; 20.404 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 20.738 ; 20.738 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 20.736 ; 20.736 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 21.074 ; 21.074 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 20.843 ; 20.843 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 20.574 ; 20.574 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 22.125 ; 22.125 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 21.518 ; 21.518 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 18.972 ; 18.972 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 19.327 ; 19.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 19.619 ; 19.619 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 19.930 ; 19.930 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 22.125 ; 22.125 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 19.701 ; 19.701 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 21.788 ; 21.788 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 19.318 ; 19.318 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 20.435 ; 20.435 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 21.385 ; 21.385 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 20.273 ; 20.273 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 33.075 ; 33.075 ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 26.913 ; 26.913 ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 42.498 ; 42.498 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 38.329 ; 38.329 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 37.800 ; 37.800 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 41.664 ; 41.664 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 42.498 ; 42.498 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 40.871 ; 40.871 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 42.328 ; 42.328 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 27.822 ; 27.822 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 28.156 ; 28.156 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 28.154 ; 28.154 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 28.492 ; 28.492 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 28.261 ; 28.261 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 27.992 ; 27.992 ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 29.543 ; 29.543 ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 28.936 ; 28.936 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 26.390 ; 26.390 ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 26.745 ; 26.745 ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 27.037 ; 27.037 ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 27.348 ; 27.348 ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 29.543 ; 29.543 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 27.119 ; 27.119 ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 29.206 ; 29.206 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 26.736 ; 26.736 ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 27.853 ; 27.853 ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 28.803 ; 28.803 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 27.691 ; 27.691 ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 26.011 ; 26.011 ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 19.849 ; 19.849 ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 35.434 ; 35.434 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 31.265 ; 31.265 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 30.736 ; 30.736 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 34.600 ; 34.600 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 35.434 ; 35.434 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 33.807 ; 33.807 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 35.264 ; 35.264 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 20.758 ; 20.758 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 21.092 ; 21.092 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 21.090 ; 21.090 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 21.428 ; 21.428 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 21.197 ; 21.197 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 20.928 ; 20.928 ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 22.479 ; 22.479 ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 21.872 ; 21.872 ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 19.326 ; 19.326 ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 19.681 ; 19.681 ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 19.973 ; 19.973 ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 20.284 ; 20.284 ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 22.479 ; 22.479 ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 20.055 ; 20.055 ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 22.142 ; 22.142 ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 19.672 ; 19.672 ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 20.789 ; 20.789 ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 21.739 ; 21.739 ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 20.627 ; 20.627 ; Fall       ; not_reset       ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 8.997  ; 8.997  ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 8.443  ; 8.443  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 9.339  ; 9.339  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.161 ; 10.161 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 9.930  ; 9.930  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.339  ; 9.339  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 9.910  ; 9.910  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 9.569  ; 9.569  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 10.960 ; 10.960 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 9.352  ; 9.352  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 9.686  ; 9.686  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 9.684  ; 9.684  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 10.022 ; 10.022 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 9.791  ; 9.791  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 9.522  ; 9.522  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.920  ; 7.920  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 10.466 ; 10.466 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.920  ; 7.920  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 8.275  ; 8.275  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.567  ; 8.567  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.878  ; 8.878  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 11.073 ; 11.073 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.649  ; 8.649  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 10.736 ; 10.736 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.266  ; 8.266  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 9.383  ; 9.383  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 10.333 ; 10.333 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 9.221  ; 9.221  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 8.997  ; 8.997  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 8.443  ; 8.443  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 9.339  ; 9.339  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.161 ; 10.161 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 9.930  ; 9.930  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.339  ; 9.339  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 9.910  ; 9.910  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 9.569  ; 9.569  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 10.960 ; 10.960 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 9.352  ; 9.352  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 9.686  ; 9.686  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 9.684  ; 9.684  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 10.022 ; 10.022 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 9.791  ; 9.791  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 9.522  ; 9.522  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.920  ; 7.920  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 10.466 ; 10.466 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.920  ; 7.920  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 8.275  ; 8.275  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.567  ; 8.567  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.878  ; 8.878  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 11.073 ; 11.073 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.649  ; 8.649  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 10.736 ; 10.736 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.266  ; 8.266  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 9.383  ; 9.383  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 10.333 ; 10.333 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 9.221  ; 9.221  ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 9.186  ; 9.186  ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 7.986  ; 7.986  ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 8.882  ; 8.882  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 9.704  ; 9.704  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 9.473  ; 9.473  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 8.882  ; 8.882  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 9.453  ; 9.453  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 9.112  ; 9.112  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 10.503 ; 10.503 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 8.895  ; 8.895  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 9.229  ; 9.229  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 9.227  ; 9.227  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 9.565  ; 9.565  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 9.334  ; 9.334  ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 9.065  ; 9.065  ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 7.832  ; 7.832  ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 10.378 ; 10.378 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 7.832  ; 7.832  ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 8.187  ; 8.187  ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 8.479  ; 8.479  ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 8.790  ; 8.790  ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 10.985 ; 10.985 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 8.561  ; 8.561  ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 10.648 ; 10.648 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 8.178  ; 8.178  ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 9.295  ; 9.295  ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 10.245 ; 10.245 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 9.133  ; 9.133  ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 9.555  ; 9.555  ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 8.355  ; 8.355  ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 9.251  ; 9.251  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 10.073 ; 10.073 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 9.842  ; 9.842  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 9.251  ; 9.251  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 9.822  ; 9.822  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 9.481  ; 9.481  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 10.872 ; 10.872 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 9.264  ; 9.264  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 9.598  ; 9.598  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 9.596  ; 9.596  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 9.934  ; 9.934  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 9.703  ; 9.703  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 9.434  ; 9.434  ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 7.832  ; 7.832  ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 10.378 ; 10.378 ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 7.832  ; 7.832  ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 8.187  ; 8.187  ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 8.479  ; 8.479  ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 8.790  ; 8.790  ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 10.985 ; 10.985 ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 8.561  ; 8.561  ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 10.648 ; 10.648 ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 8.178  ; 8.178  ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 9.295  ; 9.295  ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 10.245 ; 10.245 ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 9.133  ; 9.133  ; Fall       ; not_reset       ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 18.864 ; 15.565 ; 15.565 ; 18.864 ;
; END_STATE           ; RUN_indicator        ; 12.702 ;        ;        ; 12.702 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 24.118 ; 24.118 ; 24.118 ; 24.118 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 23.589 ; 23.589 ; 23.589 ; 23.589 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 27.453 ; 27.453 ; 27.453 ; 27.453 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 28.287 ; 28.287 ; 28.287 ; 28.287 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 26.660 ; 26.660 ; 26.660 ; 26.660 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 28.117 ; 28.117 ; 28.117 ; 28.117 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 13.611 ; 13.611 ; 13.611 ; 13.611 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 13.945 ; 13.945 ; 13.945 ; 13.945 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 13.943 ; 13.943 ; 13.943 ; 13.943 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; END_STATE           ; mem_addr_bus_out[10] ; 14.050 ; 14.050 ; 14.050 ; 14.050 ;
; END_STATE           ; mem_addr_bus_out[11] ; 13.781 ; 13.781 ; 13.781 ; 13.781 ;
; END_STATE           ; mem_data_bus_out[0]  ; 14.725 ; 14.725 ; 14.725 ; 14.725 ;
; END_STATE           ; mem_data_bus_out[1]  ; 12.179 ;        ;        ; 12.179 ;
; END_STATE           ; mem_data_bus_out[2]  ; 12.534 ; 12.534 ; 12.534 ; 12.534 ;
; END_STATE           ; mem_data_bus_out[3]  ; 12.826 ; 12.826 ; 12.826 ; 12.826 ;
; END_STATE           ; mem_data_bus_out[4]  ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; END_STATE           ; mem_data_bus_out[5]  ; 15.332 ; 15.332 ; 15.332 ; 15.332 ;
; END_STATE           ; mem_data_bus_out[6]  ; 12.908 ;        ;        ; 12.908 ;
; END_STATE           ; mem_data_bus_out[7]  ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; END_STATE           ; mem_data_bus_out[8]  ; 12.525 ; 12.525 ; 12.525 ; 12.525 ;
; END_STATE           ; mem_data_bus_out[9]  ; 13.642 ; 13.642 ; 13.642 ; 13.642 ;
; END_STATE           ; mem_data_bus_out[10] ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; END_STATE           ; mem_data_bus_out[11] ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; IRQ                 ; HLT_indicator        ; 22.945 ; 19.646 ; 19.646 ; 22.945 ;
; IRQ                 ; RUN_indicator        ; 16.783 ;        ;        ; 16.783 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 28.199 ; 28.199 ; 28.199 ; 28.199 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 27.670 ; 27.670 ; 27.670 ; 27.670 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 31.534 ; 31.534 ; 31.534 ; 31.534 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 32.368 ; 32.368 ; 32.368 ; 32.368 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 30.741 ; 30.741 ; 30.741 ; 30.741 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 32.198 ; 32.198 ; 32.198 ; 32.198 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 17.692 ; 17.692 ; 17.692 ; 17.692 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 18.024 ; 18.024 ; 18.024 ; 18.024 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 18.362 ; 18.362 ; 18.362 ; 18.362 ;
; IRQ                 ; mem_addr_bus_out[10] ; 18.131 ; 18.131 ; 18.131 ; 18.131 ;
; IRQ                 ; mem_addr_bus_out[11] ; 17.862 ; 17.862 ; 17.862 ; 17.862 ;
; IRQ                 ; mem_data_bus_out[0]  ; 18.806 ; 18.806 ; 18.806 ; 18.806 ;
; IRQ                 ; mem_data_bus_out[1]  ; 16.260 ;        ;        ; 16.260 ;
; IRQ                 ; mem_data_bus_out[2]  ; 16.615 ; 16.615 ; 16.615 ; 16.615 ;
; IRQ                 ; mem_data_bus_out[3]  ; 16.907 ; 16.907 ; 16.907 ; 16.907 ;
; IRQ                 ; mem_data_bus_out[4]  ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; IRQ                 ; mem_data_bus_out[5]  ; 19.413 ; 19.413 ; 19.413 ; 19.413 ;
; IRQ                 ; mem_data_bus_out[6]  ; 16.989 ;        ;        ; 16.989 ;
; IRQ                 ; mem_data_bus_out[7]  ; 19.076 ; 19.076 ; 19.076 ; 19.076 ;
; IRQ                 ; mem_data_bus_out[8]  ; 16.606 ; 16.606 ; 16.606 ; 16.606 ;
; IRQ                 ; mem_data_bus_out[9]  ; 17.723 ; 17.723 ; 17.723 ; 17.723 ;
; IRQ                 ; mem_data_bus_out[10] ; 18.673 ; 18.673 ; 18.673 ; 18.673 ;
; IRQ                 ; mem_data_bus_out[11] ; 17.561 ; 17.561 ; 17.561 ; 17.561 ;
; IRQ_ON              ; HLT_indicator        ; 22.449 ; 19.150 ; 19.150 ; 22.449 ;
; IRQ_ON              ; RUN_indicator        ; 16.287 ;        ;        ; 16.287 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 27.703 ; 27.703 ; 27.703 ; 27.703 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 27.174 ; 27.174 ; 27.174 ; 27.174 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 31.038 ; 31.038 ; 31.038 ; 31.038 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 31.872 ; 31.872 ; 31.872 ; 31.872 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 30.245 ; 30.245 ; 30.245 ; 30.245 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 31.702 ; 31.702 ; 31.702 ; 31.702 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 17.196 ; 17.196 ; 17.196 ; 17.196 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 17.530 ; 17.530 ; 17.530 ; 17.530 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 17.866 ; 17.866 ; 17.866 ; 17.866 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 17.635 ; 17.635 ; 17.635 ; 17.635 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 17.366 ; 17.366 ; 17.366 ; 17.366 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 18.310 ; 18.310 ; 18.310 ; 18.310 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 15.764 ;        ;        ; 15.764 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 16.722 ; 16.722 ; 16.722 ; 16.722 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 18.917 ; 18.917 ; 18.917 ; 18.917 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 16.493 ;        ;        ; 16.493 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 18.580 ; 18.580 ; 18.580 ; 18.580 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 16.110 ; 16.110 ; 16.110 ; 16.110 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 17.227 ; 17.227 ; 17.227 ; 17.227 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 18.177 ; 18.177 ; 18.177 ; 18.177 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 17.065 ; 17.065 ; 17.065 ; 17.065 ;
; NEXT_STATE          ; HLT_indicator        ; 15.274 ; 11.975 ; 11.975 ; 15.274 ;
; NEXT_STATE          ; RUN_indicator        ; 9.112  ;        ;        ; 9.112  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 20.528 ; 20.528 ; 20.528 ; 20.528 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 19.999 ; 19.999 ; 19.999 ; 19.999 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 23.863 ; 23.863 ; 23.863 ; 23.863 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 24.697 ; 24.697 ; 24.697 ; 24.697 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 23.070 ; 23.070 ; 23.070 ; 23.070 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 24.527 ; 24.527 ; 24.527 ; 24.527 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.355 ; 10.355 ; 10.355 ; 10.355 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.353 ; 10.353 ; 10.353 ; 10.353 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 10.460 ; 10.460 ; 10.460 ; 10.460 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.135 ; 11.135 ; 11.135 ; 11.135 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.589  ;        ;        ; 8.589  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.944  ; 8.944  ; 8.944  ; 8.944  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.236  ; 9.236  ; 9.236  ; 9.236  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.547  ; 9.547  ; 9.547  ; 9.547  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 11.742 ; 11.742 ; 11.742 ; 11.742 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 9.318  ;        ;        ; 9.318  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; START               ; HLT_indicator        ; 15.225 ; 11.926 ; 11.926 ; 15.225 ;
; START               ; RUN_indicator        ; 9.063  ; 7.767  ; 7.767  ; 9.063  ;
; START               ; mem_addr_bus_out[0]  ; 20.479 ; 20.479 ; 20.479 ; 20.479 ;
; START               ; mem_addr_bus_out[1]  ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; START               ; mem_addr_bus_out[2]  ; 23.814 ; 23.814 ; 23.814 ; 23.814 ;
; START               ; mem_addr_bus_out[3]  ; 24.648 ; 24.648 ; 24.648 ; 24.648 ;
; START               ; mem_addr_bus_out[4]  ; 23.021 ; 23.021 ; 23.021 ; 23.021 ;
; START               ; mem_addr_bus_out[5]  ; 24.478 ; 24.478 ; 24.478 ; 24.478 ;
; START               ; mem_addr_bus_out[6]  ; 9.972  ; 9.972  ; 9.972  ; 9.972  ;
; START               ; mem_addr_bus_out[7]  ; 10.306 ; 10.306 ; 10.306 ; 10.306 ;
; START               ; mem_addr_bus_out[8]  ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; START               ; mem_addr_bus_out[9]  ; 10.642 ; 10.642 ; 10.642 ; 10.642 ;
; START               ; mem_addr_bus_out[10] ; 10.411 ; 10.411 ; 10.411 ; 10.411 ;
; START               ; mem_addr_bus_out[11] ; 10.142 ; 10.142 ; 10.142 ; 10.142 ;
; START               ; mem_data_bus_out[0]  ; 11.086 ; 11.086 ; 11.086 ; 11.086 ;
; START               ; mem_data_bus_out[1]  ; 8.540  ;        ;        ; 8.540  ;
; START               ; mem_data_bus_out[2]  ; 8.895  ; 8.895  ; 8.895  ; 8.895  ;
; START               ; mem_data_bus_out[3]  ; 9.187  ; 9.187  ; 9.187  ; 9.187  ;
; START               ; mem_data_bus_out[4]  ; 9.498  ; 9.498  ; 9.498  ; 9.498  ;
; START               ; mem_data_bus_out[5]  ; 11.693 ; 11.693 ; 11.693 ; 11.693 ;
; START               ; mem_data_bus_out[6]  ; 9.269  ;        ;        ; 9.269  ;
; START               ; mem_data_bus_out[7]  ; 11.356 ; 11.356 ; 11.356 ; 11.356 ;
; START               ; mem_data_bus_out[8]  ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; START               ; mem_data_bus_out[9]  ; 10.003 ; 10.003 ; 10.003 ; 10.003 ;
; START               ; mem_data_bus_out[10] ; 10.953 ; 10.953 ; 10.953 ; 10.953 ;
; START               ; mem_data_bus_out[11] ; 9.841  ; 9.841  ; 9.841  ; 9.841  ;
; STEP                ; HLT_indicator        ; 19.239 ; 15.940 ; 15.940 ; 19.239 ;
; STEP                ; RUN_indicator        ; 13.077 ;        ;        ; 13.077 ;
; STEP                ; mem_addr_bus_out[0]  ; 24.493 ; 24.493 ; 24.493 ; 24.493 ;
; STEP                ; mem_addr_bus_out[1]  ; 23.964 ; 23.964 ; 23.964 ; 23.964 ;
; STEP                ; mem_addr_bus_out[2]  ; 27.828 ; 27.828 ; 27.828 ; 27.828 ;
; STEP                ; mem_addr_bus_out[3]  ; 28.662 ; 28.662 ; 28.662 ; 28.662 ;
; STEP                ; mem_addr_bus_out[4]  ; 27.035 ; 27.035 ; 27.035 ; 27.035 ;
; STEP                ; mem_addr_bus_out[5]  ; 28.492 ; 28.492 ; 28.492 ; 28.492 ;
; STEP                ; mem_addr_bus_out[6]  ; 13.986 ; 13.986 ; 13.986 ; 13.986 ;
; STEP                ; mem_addr_bus_out[7]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; STEP                ; mem_addr_bus_out[8]  ; 14.318 ; 14.318 ; 14.318 ; 14.318 ;
; STEP                ; mem_addr_bus_out[9]  ; 14.656 ; 14.656 ; 14.656 ; 14.656 ;
; STEP                ; mem_addr_bus_out[10] ; 14.425 ; 14.425 ; 14.425 ; 14.425 ;
; STEP                ; mem_addr_bus_out[11] ; 14.156 ; 14.156 ; 14.156 ; 14.156 ;
; STEP                ; mem_data_bus_out[0]  ; 15.100 ; 15.100 ; 15.100 ; 15.100 ;
; STEP                ; mem_data_bus_out[1]  ; 12.554 ;        ;        ; 12.554 ;
; STEP                ; mem_data_bus_out[2]  ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; STEP                ; mem_data_bus_out[3]  ; 13.201 ; 13.201 ; 13.201 ; 13.201 ;
; STEP                ; mem_data_bus_out[4]  ; 13.512 ; 13.512 ; 13.512 ; 13.512 ;
; STEP                ; mem_data_bus_out[5]  ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; STEP                ; mem_data_bus_out[6]  ; 13.283 ;        ;        ; 13.283 ;
; STEP                ; mem_data_bus_out[7]  ; 15.370 ; 15.370 ; 15.370 ; 15.370 ;
; STEP                ; mem_data_bus_out[8]  ; 12.900 ; 12.900 ; 12.900 ; 12.900 ;
; STEP                ; mem_data_bus_out[9]  ; 14.017 ; 14.017 ; 14.017 ; 14.017 ;
; STEP                ; mem_data_bus_out[10] ; 14.967 ; 14.967 ; 14.967 ; 14.967 ;
; STEP                ; mem_data_bus_out[11] ; 13.855 ; 13.855 ; 13.855 ; 13.855 ;
; clk_in              ; HLT_indicator        ; 16.451 ; 15.389 ; 15.389 ; 16.451 ;
; clk_in              ; RUN_indicator        ; 10.290 ;        ;        ; 10.290 ;
; clk_in              ; mem_addr_bus_out[0]  ; 21.706 ; 21.706 ; 21.706 ; 21.706 ;
; clk_in              ; mem_addr_bus_out[1]  ; 21.177 ; 21.177 ; 21.177 ; 21.177 ;
; clk_in              ; mem_addr_bus_out[2]  ; 25.041 ; 25.041 ; 25.041 ; 25.041 ;
; clk_in              ; mem_addr_bus_out[3]  ; 25.875 ; 25.875 ; 25.875 ; 25.875 ;
; clk_in              ; mem_addr_bus_out[4]  ; 24.248 ; 24.248 ; 24.248 ; 24.248 ;
; clk_in              ; mem_addr_bus_out[5]  ; 25.705 ; 25.705 ; 25.705 ; 25.705 ;
; clk_in              ; mem_addr_bus_out[6]  ; 11.199 ; 11.199 ; 11.199 ; 11.199 ;
; clk_in              ; mem_addr_bus_out[7]  ; 11.533 ; 11.533 ; 11.533 ; 11.533 ;
; clk_in              ; mem_addr_bus_out[8]  ; 11.531 ; 11.531 ; 11.531 ; 11.531 ;
; clk_in              ; mem_addr_bus_out[9]  ; 11.869 ; 11.869 ; 11.869 ; 11.869 ;
; clk_in              ; mem_addr_bus_out[10] ; 11.638 ; 11.638 ; 11.638 ; 11.638 ;
; clk_in              ; mem_addr_bus_out[11] ; 11.369 ; 11.369 ; 11.369 ; 11.369 ;
; clk_in              ; mem_data_bus_out[0]  ; 12.313 ; 12.313 ; 12.313 ; 12.313 ;
; clk_in              ; mem_data_bus_out[1]  ; 9.767  ; 7.415  ; 7.415  ; 9.767  ;
; clk_in              ; mem_data_bus_out[2]  ; 10.122 ; 10.122 ; 10.122 ; 10.122 ;
; clk_in              ; mem_data_bus_out[3]  ; 10.414 ; 10.414 ; 10.414 ; 10.414 ;
; clk_in              ; mem_data_bus_out[4]  ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; clk_in              ; mem_data_bus_out[5]  ; 12.920 ; 12.920 ; 12.920 ; 12.920 ;
; clk_in              ; mem_data_bus_out[6]  ; 10.496 ; 7.460  ; 7.460  ; 10.496 ;
; clk_in              ; mem_data_bus_out[7]  ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
; clk_in              ; mem_data_bus_out[8]  ; 10.113 ; 10.113 ; 10.113 ; 10.113 ;
; clk_in              ; mem_data_bus_out[9]  ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; clk_in              ; mem_data_bus_out[10] ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; clk_in              ; mem_data_bus_out[11] ; 11.068 ; 11.068 ; 11.068 ; 11.068 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 18.784 ; 15.485 ; 15.485 ; 18.784 ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 12.622 ;        ;        ; 12.622 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 24.038 ; 24.038 ; 24.038 ; 24.038 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 23.509 ; 23.509 ; 23.509 ; 23.509 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 27.373 ; 27.373 ; 27.373 ; 27.373 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 28.207 ; 28.207 ; 28.207 ; 28.207 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 26.580 ; 26.580 ; 26.580 ; 26.580 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 28.037 ; 28.037 ; 28.037 ; 28.037 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 13.531 ; 13.531 ; 13.531 ; 13.531 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.865 ; 13.865 ; 13.865 ; 13.865 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 13.863 ; 13.863 ; 13.863 ; 13.863 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.201 ; 14.201 ; 14.201 ; 14.201 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.970 ; 13.970 ; 13.970 ; 13.970 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.701 ; 13.701 ; 13.701 ; 13.701 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 14.645 ; 14.645 ; 14.645 ; 14.645 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.099 ;        ;        ; 12.099 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.454 ; 12.454 ; 12.454 ; 12.454 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.746 ; 12.746 ; 12.746 ; 12.746 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.057 ; 13.057 ; 13.057 ; 13.057 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 15.252 ; 15.252 ; 15.252 ; 15.252 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.828 ;        ;        ; 12.828 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 14.915 ; 14.915 ; 14.915 ; 14.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.562 ; 13.562 ; 13.562 ; 13.562 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 14.512 ; 14.512 ; 14.512 ; 14.512 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 13.400 ; 13.400 ; 13.400 ; 13.400 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 18.829 ; 15.530 ; 15.530 ; 18.829 ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 12.667 ;        ;        ; 12.667 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 24.083 ; 24.083 ; 24.083 ; 24.083 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 23.554 ; 23.554 ; 23.554 ; 23.554 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 27.418 ; 27.418 ; 27.418 ; 27.418 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 28.252 ; 28.252 ; 28.252 ; 28.252 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 26.625 ; 26.625 ; 26.625 ; 26.625 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 28.082 ; 28.082 ; 28.082 ; 28.082 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.576 ; 13.576 ; 13.576 ; 13.576 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.910 ; 13.910 ; 13.910 ; 13.910 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 13.908 ; 13.908 ; 13.908 ; 13.908 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 14.246 ; 14.246 ; 14.246 ; 14.246 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 13.746 ; 13.746 ; 13.746 ; 13.746 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 14.690 ; 14.690 ; 14.690 ; 14.690 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.144 ;        ;        ; 12.144 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.791 ; 12.791 ; 12.791 ; 12.791 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.102 ; 13.102 ; 13.102 ; 13.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 15.297 ; 15.297 ; 15.297 ; 15.297 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.873 ;        ;        ; 12.873 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 14.960 ; 14.960 ; 14.960 ; 14.960 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 12.490 ; 12.490 ; 12.490 ; 12.490 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.607 ; 13.607 ; 13.607 ; 13.607 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 18.826 ; 15.527 ; 15.527 ; 18.826 ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 12.664 ;        ;        ; 12.664 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 24.080 ; 24.080 ; 24.080 ; 24.080 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 23.551 ; 23.551 ; 23.551 ; 23.551 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 27.415 ; 27.415 ; 27.415 ; 27.415 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 28.249 ; 28.249 ; 28.249 ; 28.249 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 26.622 ; 26.622 ; 26.622 ; 26.622 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 28.079 ; 28.079 ; 28.079 ; 28.079 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 13.907 ; 13.907 ; 13.907 ; 13.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 13.905 ; 13.905 ; 13.905 ; 13.905 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.243 ; 14.243 ; 14.243 ; 14.243 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 14.012 ; 14.012 ; 14.012 ; 14.012 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 13.743 ; 13.743 ; 13.743 ; 13.743 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 14.687 ; 14.687 ; 14.687 ; 14.687 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.141 ;        ;        ; 12.141 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.496 ; 12.496 ; 12.496 ; 12.496 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.788 ; 12.788 ; 12.788 ; 12.788 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.099 ; 13.099 ; 13.099 ; 13.099 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 15.294 ; 15.294 ; 15.294 ; 15.294 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.870 ;        ;        ; 12.870 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 14.957 ; 14.957 ; 14.957 ; 14.957 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 12.487 ; 12.487 ; 12.487 ; 12.487 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.604 ; 13.604 ; 13.604 ; 13.604 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 13.442 ; 13.442 ; 13.442 ; 13.442 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 18.852 ; 15.553 ; 15.553 ; 18.852 ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 12.690 ;        ;        ; 12.690 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 24.106 ; 24.106 ; 24.106 ; 24.106 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 23.577 ; 23.577 ; 23.577 ; 23.577 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 27.441 ; 27.441 ; 27.441 ; 27.441 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 28.275 ; 28.275 ; 28.275 ; 28.275 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 26.648 ; 26.648 ; 26.648 ; 26.648 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 28.105 ; 28.105 ; 28.105 ; 28.105 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 14.269 ; 14.269 ; 14.269 ; 14.269 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 14.038 ; 14.038 ; 14.038 ; 14.038 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.713 ; 14.713 ; 14.713 ; 14.713 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.167 ;        ;        ; 12.167 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.522 ; 12.522 ; 12.522 ; 12.522 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.125 ; 13.125 ; 13.125 ; 13.125 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 15.320 ; 15.320 ; 15.320 ; 15.320 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 12.513 ; 12.513 ; 12.513 ; 12.513 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 14.580 ; 14.580 ; 14.580 ; 14.580 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 13.468 ; 13.468 ; 13.468 ; 13.468 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 18.839 ; 15.540 ; 15.540 ; 18.839 ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 12.677 ;        ;        ; 12.677 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 24.093 ; 24.093 ; 24.093 ; 24.093 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 23.564 ; 23.564 ; 23.564 ; 23.564 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 27.428 ; 27.428 ; 27.428 ; 27.428 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 28.262 ; 28.262 ; 28.262 ; 28.262 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 26.635 ; 26.635 ; 26.635 ; 26.635 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 28.092 ; 28.092 ; 28.092 ; 28.092 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 13.920 ; 13.920 ; 13.920 ; 13.920 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 13.918 ; 13.918 ; 13.918 ; 13.918 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.256 ; 14.256 ; 14.256 ; 14.256 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 14.025 ; 14.025 ; 14.025 ; 14.025 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.756 ; 13.756 ; 13.756 ; 13.756 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.700 ; 14.700 ; 14.700 ; 14.700 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.154 ;        ;        ; 12.154 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.509 ; 12.509 ; 12.509 ; 12.509 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.801 ; 12.801 ; 12.801 ; 12.801 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.112 ; 13.112 ; 13.112 ; 13.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.883 ;        ;        ; 12.883 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 14.970 ; 14.970 ; 14.970 ; 14.970 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 12.500 ; 12.500 ; 12.500 ; 12.500 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.617 ; 13.617 ; 13.617 ; 13.617 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 14.567 ; 14.567 ; 14.567 ; 14.567 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 19.562 ; 16.263 ; 16.263 ; 19.562 ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 13.400 ;        ;        ; 13.400 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 24.816 ; 24.816 ; 24.816 ; 24.816 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 24.287 ; 24.287 ; 24.287 ; 24.287 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 28.151 ; 28.151 ; 28.151 ; 28.151 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 28.985 ; 28.985 ; 28.985 ; 28.985 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 27.358 ; 27.358 ; 27.358 ; 27.358 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 28.815 ; 28.815 ; 28.815 ; 28.815 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.309 ; 14.309 ; 14.309 ; 14.309 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.641 ; 14.641 ; 14.641 ; 14.641 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 14.748 ; 14.748 ; 14.748 ; 14.748 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 14.479 ; 14.479 ; 14.479 ; 14.479 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 15.423 ; 15.423 ; 15.423 ; 15.423 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.877 ;        ;        ; 12.877 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.232 ; 13.232 ; 13.232 ; 13.232 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 13.524 ; 13.524 ; 13.524 ; 13.524 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.835 ; 13.835 ; 13.835 ; 13.835 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 16.030 ; 16.030 ; 16.030 ; 16.030 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.606 ;        ;        ; 13.606 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 15.693 ; 15.693 ; 15.693 ; 15.693 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 14.340 ; 14.340 ; 14.340 ; 14.340 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 15.290 ; 15.290 ; 15.290 ; 15.290 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 19.240 ; 15.941 ; 15.941 ; 19.240 ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 13.078 ;        ;        ; 13.078 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 24.494 ; 24.494 ; 24.494 ; 24.494 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 23.965 ; 23.965 ; 23.965 ; 23.965 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 27.829 ; 27.829 ; 27.829 ; 27.829 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 28.663 ; 28.663 ; 28.663 ; 28.663 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 27.036 ; 27.036 ; 27.036 ; 27.036 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 28.493 ; 28.493 ; 28.493 ; 28.493 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 13.987 ; 13.987 ; 13.987 ; 13.987 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 14.321 ; 14.321 ; 14.321 ; 14.321 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.319 ; 14.319 ; 14.319 ; 14.319 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 14.657 ; 14.657 ; 14.657 ; 14.657 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 14.157 ; 14.157 ; 14.157 ; 14.157 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.101 ; 15.101 ; 15.101 ; 15.101 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.555 ;        ;        ; 12.555 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.910 ; 12.910 ; 12.910 ; 12.910 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.513 ; 13.513 ; 13.513 ; 13.513 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 15.708 ; 15.708 ; 15.708 ; 15.708 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 13.284 ;        ;        ; 13.284 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 15.371 ; 15.371 ; 15.371 ; 15.371 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 13.856 ; 13.856 ; 13.856 ; 13.856 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 19.233 ; 15.934 ; 15.934 ; 19.233 ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 13.071 ;        ;        ; 13.071 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 24.487 ; 24.487 ; 24.487 ; 24.487 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 23.958 ; 23.958 ; 23.958 ; 23.958 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 27.822 ; 27.822 ; 27.822 ; 27.822 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 28.656 ; 28.656 ; 28.656 ; 28.656 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 27.029 ; 27.029 ; 27.029 ; 27.029 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 28.486 ; 28.486 ; 28.486 ; 28.486 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.980 ; 13.980 ; 13.980 ; 13.980 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.314 ; 14.314 ; 14.314 ; 14.314 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.312 ; 14.312 ; 14.312 ; 14.312 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 14.650 ; 14.650 ; 14.650 ; 14.650 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 14.150 ; 14.150 ; 14.150 ; 14.150 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.548 ;        ;        ; 12.548 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.903 ; 12.903 ; 12.903 ; 12.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 15.701 ; 15.701 ; 15.701 ; 15.701 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 13.277 ;        ;        ; 13.277 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 12.894 ; 12.894 ; 12.894 ; 12.894 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.011 ; 14.011 ; 14.011 ; 14.011 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 14.961 ; 14.961 ; 14.961 ; 14.961 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 19.641 ; 16.342 ; 16.342 ; 19.641 ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 13.479 ;        ;        ; 13.479 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 24.895 ; 24.895 ; 24.895 ; 24.895 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 24.366 ; 24.366 ; 24.366 ; 24.366 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 28.230 ; 28.230 ; 28.230 ; 28.230 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 29.064 ; 29.064 ; 29.064 ; 29.064 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 27.437 ; 27.437 ; 27.437 ; 27.437 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 28.894 ; 28.894 ; 28.894 ; 28.894 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 14.388 ; 14.388 ; 14.388 ; 14.388 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.722 ; 14.722 ; 14.722 ; 14.722 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 14.720 ; 14.720 ; 14.720 ; 14.720 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.058 ; 15.058 ; 15.058 ; 15.058 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 14.827 ; 14.827 ; 14.827 ; 14.827 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 15.502 ; 15.502 ; 15.502 ; 15.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.956 ;        ;        ; 12.956 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.914 ; 13.914 ; 13.914 ; 13.914 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 16.109 ; 16.109 ; 16.109 ; 16.109 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.685 ;        ;        ; 13.685 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.302 ; 13.302 ; 13.302 ; 13.302 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 15.369 ; 15.369 ; 15.369 ; 15.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 14.257 ; 14.257 ; 14.257 ; 14.257 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 19.255 ; 15.956 ; 15.956 ; 19.255 ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 13.093 ;        ;        ; 13.093 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 24.509 ; 24.509 ; 24.509 ; 24.509 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 23.980 ; 23.980 ; 23.980 ; 23.980 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 27.844 ; 27.844 ; 27.844 ; 27.844 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 28.678 ; 28.678 ; 28.678 ; 28.678 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 27.051 ; 27.051 ; 27.051 ; 27.051 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 28.508 ; 28.508 ; 28.508 ; 28.508 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.002 ; 14.002 ; 14.002 ; 14.002 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 14.336 ; 14.336 ; 14.336 ; 14.336 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 14.672 ; 14.672 ; 14.672 ; 14.672 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 15.116 ; 15.116 ; 15.116 ; 15.116 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.570 ;        ;        ; 12.570 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.925 ; 12.925 ; 12.925 ; 12.925 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.528 ; 13.528 ; 13.528 ; 13.528 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 15.723 ; 15.723 ; 15.723 ; 15.723 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.299 ;        ;        ; 13.299 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 15.386 ; 15.386 ; 15.386 ; 15.386 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 12.916 ; 12.916 ; 12.916 ; 12.916 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.033 ; 14.033 ; 14.033 ; 14.033 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 13.871 ; 13.871 ; 13.871 ; 13.871 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 14.932 ; 11.633 ; 11.633 ; 14.932 ;
; mem_data_bus_in[10] ; RUN_indicator        ; 8.770  ;        ;        ; 8.770  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 20.186 ; 20.186 ; 20.186 ; 20.186 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 19.657 ; 19.657 ; 19.657 ; 19.657 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 23.521 ; 23.521 ; 23.521 ; 23.521 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 24.355 ; 24.355 ; 24.355 ; 24.355 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 22.728 ; 22.728 ; 22.728 ; 22.728 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 24.185 ; 24.185 ; 24.185 ; 24.185 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 9.679  ; 9.679  ; 9.679  ; 9.679  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.011 ; 10.011 ; 10.011 ; 10.011 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.349 ; 10.349 ; 10.349 ; 10.349 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.849  ; 9.849  ; 9.849  ; 9.849  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.247  ;        ;        ; 8.247  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.602  ; 8.602  ; 8.602  ; 8.602  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 9.205  ; 9.205  ; 9.205  ; 9.205  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 11.400 ; 11.400 ; 11.400 ; 11.400 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.976  ;        ;        ; 8.976  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 11.063 ; 11.063 ; 11.063 ; 11.063 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 9.710  ; 9.710  ; 9.710  ; 9.710  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 9.548  ; 9.548  ; 9.548  ; 9.548  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 14.866 ; 11.567 ; 11.567 ; 14.866 ;
; mem_data_bus_in[11] ; RUN_indicator        ; 8.704  ;        ;        ; 8.704  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 20.120 ; 20.120 ; 20.120 ; 20.120 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 19.591 ; 19.591 ; 19.591 ; 19.591 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 23.455 ; 23.455 ; 23.455 ; 23.455 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 24.289 ; 24.289 ; 24.289 ; 24.289 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 22.662 ; 22.662 ; 22.662 ; 22.662 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 24.119 ; 24.119 ; 24.119 ; 24.119 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 9.947  ; 9.947  ; 9.947  ; 9.947  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 9.945  ; 9.945  ; 9.945  ; 9.945  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.283 ; 10.283 ; 10.283 ; 10.283 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 9.783  ; 9.783  ; 9.783  ; 9.783  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 10.727 ; 10.727 ; 10.727 ; 10.727 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.181  ;        ;        ; 8.181  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.536  ; 8.536  ; 8.536  ; 8.536  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 9.139  ; 9.139  ; 9.139  ; 9.139  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 11.334 ; 11.334 ; 11.334 ; 11.334 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.910  ;        ;        ; 8.910  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.527  ; 8.527  ; 8.527  ; 8.527  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 10.594 ; 10.594 ; 10.594 ; 10.594 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 9.482  ; 9.482  ; 9.482  ; 9.482  ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 13.374 ; 14.608 ; 14.608 ; 13.374 ;
; END_STATE           ; RUN_indicator        ; 12.646 ;        ;        ; 12.646 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 14.364 ; 14.364 ; 14.364 ; 14.364 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 14.113 ; 14.113 ; 14.113 ; 14.113 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 13.772 ; 13.772 ; 13.772 ; 13.772 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 15.163 ; 15.163 ; 15.163 ; 15.163 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 13.555 ; 13.555 ; 13.555 ; 13.555 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 13.887 ; 13.887 ; 13.887 ; 13.887 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 14.225 ; 14.225 ; 14.225 ; 14.225 ;
; END_STATE           ; mem_addr_bus_out[10] ; 13.994 ; 13.994 ; 13.994 ; 13.994 ;
; END_STATE           ; mem_addr_bus_out[11] ; 13.725 ; 13.725 ; 13.725 ; 13.725 ;
; END_STATE           ; mem_data_bus_out[0]  ; 14.669 ; 14.669 ; 14.669 ; 14.669 ;
; END_STATE           ; mem_data_bus_out[1]  ; 12.123 ;        ;        ; 12.123 ;
; END_STATE           ; mem_data_bus_out[2]  ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; END_STATE           ; mem_data_bus_out[3]  ; 12.770 ; 12.770 ; 12.770 ; 12.770 ;
; END_STATE           ; mem_data_bus_out[4]  ; 13.081 ; 13.081 ; 13.081 ; 13.081 ;
; END_STATE           ; mem_data_bus_out[5]  ; 15.276 ; 15.276 ; 15.276 ; 15.276 ;
; END_STATE           ; mem_data_bus_out[6]  ; 12.852 ;        ;        ; 12.852 ;
; END_STATE           ; mem_data_bus_out[7]  ; 14.939 ; 14.939 ; 14.939 ; 14.939 ;
; END_STATE           ; mem_data_bus_out[8]  ; 12.469 ; 12.469 ; 12.469 ; 12.469 ;
; END_STATE           ; mem_data_bus_out[9]  ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; END_STATE           ; mem_data_bus_out[10] ; 14.536 ; 14.536 ; 14.536 ; 14.536 ;
; END_STATE           ; mem_data_bus_out[11] ; 13.424 ; 13.424 ; 13.424 ; 13.424 ;
; IRQ                 ; HLT_indicator        ; 17.385 ; 18.147 ; 18.147 ; 17.385 ;
; IRQ                 ; RUN_indicator        ; 16.185 ;        ;        ; 16.185 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 17.903 ; 17.903 ; 17.903 ; 17.903 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 17.672 ; 17.672 ; 17.672 ; 17.672 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 17.081 ; 16.841 ; 16.841 ; 17.081 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 17.652 ; 17.652 ; 17.652 ; 17.652 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 17.311 ; 17.311 ; 17.311 ; 17.311 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 18.702 ; 18.702 ; 18.702 ; 18.702 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 17.094 ; 17.094 ; 17.094 ; 17.094 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 17.428 ; 17.428 ; 17.428 ; 17.428 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 17.426 ; 17.426 ; 17.426 ; 17.426 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 17.764 ; 17.764 ; 17.764 ; 17.764 ;
; IRQ                 ; mem_addr_bus_out[10] ; 17.533 ; 17.533 ; 17.533 ; 17.533 ;
; IRQ                 ; mem_addr_bus_out[11] ; 17.264 ; 17.264 ; 17.264 ; 17.264 ;
; IRQ                 ; mem_data_bus_out[0]  ; 18.208 ; 18.208 ; 18.208 ; 18.208 ;
; IRQ                 ; mem_data_bus_out[1]  ; 15.662 ;        ;        ; 15.662 ;
; IRQ                 ; mem_data_bus_out[2]  ; 16.017 ; 16.017 ; 16.017 ; 16.017 ;
; IRQ                 ; mem_data_bus_out[3]  ; 16.309 ; 16.309 ; 16.309 ; 16.309 ;
; IRQ                 ; mem_data_bus_out[4]  ; 16.620 ; 16.620 ; 16.620 ; 16.620 ;
; IRQ                 ; mem_data_bus_out[5]  ; 18.815 ; 18.815 ; 18.815 ; 18.815 ;
; IRQ                 ; mem_data_bus_out[6]  ; 16.391 ;        ;        ; 16.391 ;
; IRQ                 ; mem_data_bus_out[7]  ; 18.478 ; 18.478 ; 18.478 ; 18.478 ;
; IRQ                 ; mem_data_bus_out[8]  ; 16.008 ; 16.008 ; 16.008 ; 16.008 ;
; IRQ                 ; mem_data_bus_out[9]  ; 17.125 ; 17.125 ; 17.125 ; 17.125 ;
; IRQ                 ; mem_data_bus_out[10] ; 18.075 ; 18.075 ; 18.075 ; 18.075 ;
; IRQ                 ; mem_data_bus_out[11] ; 16.963 ; 16.963 ; 16.963 ; 16.963 ;
; IRQ_ON              ; HLT_indicator        ; 16.889 ; 17.651 ; 17.651 ; 16.889 ;
; IRQ_ON              ; RUN_indicator        ; 15.689 ;        ;        ; 15.689 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 17.407 ; 17.407 ; 17.407 ; 17.407 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 17.176 ; 17.176 ; 17.176 ; 17.176 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 16.585 ; 16.345 ; 16.345 ; 16.585 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 17.156 ; 17.156 ; 17.156 ; 17.156 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 16.815 ; 16.815 ; 16.815 ; 16.815 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 18.206 ; 18.206 ; 18.206 ; 18.206 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 16.598 ; 16.598 ; 16.598 ; 16.598 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 16.932 ; 16.932 ; 16.932 ; 16.932 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 16.930 ; 16.930 ; 16.930 ; 16.930 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 17.268 ; 17.268 ; 17.268 ; 17.268 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 17.037 ; 17.037 ; 17.037 ; 17.037 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 16.768 ; 16.768 ; 16.768 ; 16.768 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 17.712 ; 17.712 ; 17.712 ; 17.712 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 15.166 ;        ;        ; 15.166 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 15.521 ; 15.521 ; 15.521 ; 15.521 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 15.813 ; 15.813 ; 15.813 ; 15.813 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 16.124 ; 16.124 ; 16.124 ; 16.124 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 18.319 ; 18.319 ; 18.319 ; 18.319 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 15.895 ;        ;        ; 15.895 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 17.982 ; 17.982 ; 17.982 ; 17.982 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 15.512 ; 15.512 ; 15.512 ; 15.512 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 16.629 ; 16.629 ; 16.629 ; 16.629 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 17.579 ; 17.579 ; 17.579 ; 17.579 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 16.467 ; 16.467 ; 16.467 ; 16.467 ;
; NEXT_STATE          ; HLT_indicator        ; 10.312 ; 11.074 ; 11.074 ; 10.312 ;
; NEXT_STATE          ; RUN_indicator        ; 9.112  ;        ;        ; 9.112  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 10.830 ; 10.830 ; 10.830 ; 10.830 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 10.599 ; 10.599 ; 10.599 ; 10.599 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 10.008 ; 10.008 ; 10.008 ; 10.008 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 10.579 ; 10.579 ; 10.579 ; 10.579 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 10.238 ; 10.238 ; 10.238 ; 10.238 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 11.629 ; 11.629 ; 11.629 ; 11.629 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.355 ; 10.355 ; 10.355 ; 10.355 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.353 ; 10.353 ; 10.353 ; 10.353 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 10.460 ; 10.460 ; 10.460 ; 10.460 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.135 ; 11.135 ; 11.135 ; 11.135 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.589  ;        ;        ; 8.589  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.944  ; 8.944  ; 8.944  ; 8.944  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.236  ; 9.236  ; 9.236  ; 9.236  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.547  ; 9.547  ; 9.547  ; 9.547  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 11.742 ; 11.742 ; 11.742 ; 11.742 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 9.318  ;        ;        ; 9.318  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; START               ; HLT_indicator        ; 9.729  ; 8.967  ; 8.967  ; 9.729  ;
; START               ; RUN_indicator        ; 9.063  ; 7.767  ; 7.767  ; 9.063  ;
; START               ; mem_addr_bus_out[0]  ; 9.485  ; 9.485  ; 9.485  ; 9.485  ;
; START               ; mem_addr_bus_out[1]  ; 9.254  ; 9.254  ; 9.254  ; 9.254  ;
; START               ; mem_addr_bus_out[2]  ; 8.663  ; 8.663  ; 8.663  ; 8.663  ;
; START               ; mem_addr_bus_out[3]  ; 9.234  ; 9.234  ; 9.234  ; 9.234  ;
; START               ; mem_addr_bus_out[4]  ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; START               ; mem_addr_bus_out[5]  ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; START               ; mem_addr_bus_out[6]  ; 8.676  ; 8.676  ; 8.676  ; 8.676  ;
; START               ; mem_addr_bus_out[7]  ; 9.010  ; 9.010  ; 9.010  ; 9.010  ;
; START               ; mem_addr_bus_out[8]  ; 9.008  ; 9.008  ; 9.008  ; 9.008  ;
; START               ; mem_addr_bus_out[9]  ; 9.346  ; 9.346  ; 9.346  ; 9.346  ;
; START               ; mem_addr_bus_out[10] ; 9.115  ; 9.115  ; 9.115  ; 9.115  ;
; START               ; mem_addr_bus_out[11] ; 8.846  ; 8.846  ; 8.846  ; 8.846  ;
; START               ; mem_data_bus_out[0]  ; 11.071 ; 11.071 ; 11.071 ; 11.071 ;
; START               ; mem_data_bus_out[1]  ; 8.525  ;        ;        ; 8.525  ;
; START               ; mem_data_bus_out[2]  ; 8.880  ; 8.880  ; 8.880  ; 8.880  ;
; START               ; mem_data_bus_out[3]  ; 9.172  ; 9.172  ; 9.172  ; 9.172  ;
; START               ; mem_data_bus_out[4]  ; 9.483  ; 9.483  ; 9.483  ; 9.483  ;
; START               ; mem_data_bus_out[5]  ; 11.678 ; 11.678 ; 11.678 ; 11.678 ;
; START               ; mem_data_bus_out[6]  ; 9.254  ;        ;        ; 9.254  ;
; START               ; mem_data_bus_out[7]  ; 11.341 ; 11.341 ; 11.341 ; 11.341 ;
; START               ; mem_data_bus_out[8]  ; 8.871  ; 8.871  ; 8.871  ; 8.871  ;
; START               ; mem_data_bus_out[9]  ; 9.988  ; 9.988  ; 9.988  ; 9.988  ;
; START               ; mem_data_bus_out[10] ; 10.938 ; 10.938 ; 10.938 ; 10.938 ;
; START               ; mem_data_bus_out[11] ; 9.826  ; 9.826  ; 9.826  ; 9.826  ;
; STEP                ; HLT_indicator        ; 14.277 ; 15.039 ; 15.039 ; 14.277 ;
; STEP                ; RUN_indicator        ; 13.077 ;        ;        ; 13.077 ;
; STEP                ; mem_addr_bus_out[0]  ; 14.795 ; 14.795 ; 14.795 ; 14.795 ;
; STEP                ; mem_addr_bus_out[1]  ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; STEP                ; mem_addr_bus_out[2]  ; 13.973 ; 13.973 ; 13.973 ; 13.973 ;
; STEP                ; mem_addr_bus_out[3]  ; 14.544 ; 14.544 ; 14.544 ; 14.544 ;
; STEP                ; mem_addr_bus_out[4]  ; 14.203 ; 14.203 ; 14.203 ; 14.203 ;
; STEP                ; mem_addr_bus_out[5]  ; 15.594 ; 15.594 ; 15.594 ; 15.594 ;
; STEP                ; mem_addr_bus_out[6]  ; 13.986 ; 13.986 ; 13.986 ; 13.986 ;
; STEP                ; mem_addr_bus_out[7]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; STEP                ; mem_addr_bus_out[8]  ; 14.318 ; 14.318 ; 14.318 ; 14.318 ;
; STEP                ; mem_addr_bus_out[9]  ; 14.656 ; 14.656 ; 14.656 ; 14.656 ;
; STEP                ; mem_addr_bus_out[10] ; 14.425 ; 14.425 ; 14.425 ; 14.425 ;
; STEP                ; mem_addr_bus_out[11] ; 14.156 ; 14.156 ; 14.156 ; 14.156 ;
; STEP                ; mem_data_bus_out[0]  ; 15.100 ; 15.100 ; 15.100 ; 15.100 ;
; STEP                ; mem_data_bus_out[1]  ; 12.554 ;        ;        ; 12.554 ;
; STEP                ; mem_data_bus_out[2]  ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; STEP                ; mem_data_bus_out[3]  ; 13.201 ; 13.201 ; 13.201 ; 13.201 ;
; STEP                ; mem_data_bus_out[4]  ; 13.512 ; 13.512 ; 13.512 ; 13.512 ;
; STEP                ; mem_data_bus_out[5]  ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; STEP                ; mem_data_bus_out[6]  ; 13.283 ;        ;        ; 13.283 ;
; STEP                ; mem_data_bus_out[7]  ; 15.370 ; 15.370 ; 15.370 ; 15.370 ;
; STEP                ; mem_data_bus_out[8]  ; 12.900 ; 12.900 ; 12.900 ; 12.900 ;
; STEP                ; mem_data_bus_out[9]  ; 14.017 ; 14.017 ; 14.017 ; 14.017 ;
; STEP                ; mem_data_bus_out[10] ; 14.967 ; 14.967 ; 14.967 ; 14.967 ;
; STEP                ; mem_data_bus_out[11] ; 13.855 ; 13.855 ; 13.855 ; 13.855 ;
; clk_in              ; HLT_indicator        ; 7.306  ; 7.306  ; 7.306  ; 7.306  ;
; clk_in              ; RUN_indicator        ; 8.728  ;        ;        ; 8.728  ;
; clk_in              ; mem_addr_bus_out[0]  ; 7.209  ; 7.209  ; 7.209  ; 7.209  ;
; clk_in              ; mem_addr_bus_out[1]  ; 6.981  ; 6.981  ; 6.981  ; 6.981  ;
; clk_in              ; mem_addr_bus_out[2]  ; 6.726  ; 6.726  ; 6.726  ; 6.726  ;
; clk_in              ; mem_addr_bus_out[3]  ; 7.295  ; 7.295  ; 7.295  ; 7.295  ;
; clk_in              ; mem_addr_bus_out[4]  ; 7.024  ; 7.024  ; 7.024  ; 7.024  ;
; clk_in              ; mem_addr_bus_out[5]  ; 7.448  ; 7.448  ; 7.448  ; 7.448  ;
; clk_in              ; mem_addr_bus_out[6]  ; 7.611  ; 7.611  ; 7.611  ; 7.611  ;
; clk_in              ; mem_addr_bus_out[7]  ; 8.270  ; 8.270  ; 8.270  ; 8.270  ;
; clk_in              ; mem_addr_bus_out[8]  ; 8.588  ; 8.588  ; 8.588  ; 8.588  ;
; clk_in              ; mem_addr_bus_out[9]  ; 8.545  ; 8.545  ; 8.545  ; 8.545  ;
; clk_in              ; mem_addr_bus_out[10] ; 9.138  ; 9.138  ; 9.138  ; 9.138  ;
; clk_in              ; mem_addr_bus_out[11] ; 8.383  ; 8.383  ; 8.383  ; 8.383  ;
; clk_in              ; mem_data_bus_out[0]  ; 7.125  ; 7.125  ; 7.125  ; 7.125  ;
; clk_in              ; mem_data_bus_out[1]  ; 7.415  ; 7.415  ; 7.415  ; 7.415  ;
; clk_in              ; mem_data_bus_out[2]  ; 7.291  ; 7.291  ; 7.291  ; 7.291  ;
; clk_in              ; mem_data_bus_out[3]  ; 7.224  ; 7.224  ; 7.224  ; 7.224  ;
; clk_in              ; mem_data_bus_out[4]  ; 7.289  ; 7.289  ; 7.289  ; 7.289  ;
; clk_in              ; mem_data_bus_out[5]  ; 7.497  ; 7.497  ; 7.497  ; 7.497  ;
; clk_in              ; mem_data_bus_out[6]  ; 7.460  ; 7.460  ; 7.460  ; 7.460  ;
; clk_in              ; mem_data_bus_out[7]  ; 7.561  ; 7.561  ; 7.561  ; 7.561  ;
; clk_in              ; mem_data_bus_out[8]  ; 7.664  ; 7.664  ; 7.664  ; 7.664  ;
; clk_in              ; mem_data_bus_out[9]  ; 8.021  ; 8.021  ; 8.021  ; 8.021  ;
; clk_in              ; mem_data_bus_out[10] ; 6.992  ; 6.992  ; 6.992  ; 6.992  ;
; clk_in              ; mem_data_bus_out[11] ; 8.365  ; 8.365  ; 8.365  ; 8.365  ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 13.822 ; 14.584 ; 14.584 ; 13.822 ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 12.622 ;        ;        ; 12.622 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 14.340 ; 14.340 ; 14.340 ; 14.340 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 14.109 ; 14.109 ; 14.109 ; 14.109 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 13.518 ; 13.518 ; 13.518 ; 13.518 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 14.089 ; 14.089 ; 14.089 ; 14.089 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.748 ; 13.748 ; 13.748 ; 13.748 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 15.139 ; 15.139 ; 15.139 ; 15.139 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 13.531 ; 13.531 ; 13.531 ; 13.531 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.865 ; 13.865 ; 13.865 ; 13.865 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 13.863 ; 13.863 ; 13.863 ; 13.863 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.201 ; 14.201 ; 14.201 ; 14.201 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.970 ; 13.970 ; 13.970 ; 13.970 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.701 ; 13.701 ; 13.701 ; 13.701 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 14.645 ; 14.645 ; 14.645 ; 14.645 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.099 ;        ;        ; 12.099 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.454 ; 12.454 ; 12.454 ; 12.454 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.746 ; 12.746 ; 12.746 ; 12.746 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.057 ; 13.057 ; 13.057 ; 13.057 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 15.252 ; 15.252 ; 15.252 ; 15.252 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.828 ;        ;        ; 12.828 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 14.915 ; 14.915 ; 14.915 ; 14.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.562 ; 13.562 ; 13.562 ; 13.562 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 14.512 ; 14.512 ; 14.512 ; 14.512 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 13.400 ; 13.400 ; 13.400 ; 13.400 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 13.867 ; 14.629 ; 14.629 ; 13.867 ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 12.667 ;        ;        ; 12.667 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 14.385 ; 14.385 ; 14.385 ; 14.385 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 14.154 ; 14.154 ; 14.154 ; 14.154 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 13.563 ; 13.563 ; 13.563 ; 13.563 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.793 ; 13.793 ; 13.793 ; 13.793 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 15.184 ; 15.184 ; 15.184 ; 15.184 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.576 ; 13.576 ; 13.576 ; 13.576 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.910 ; 13.910 ; 13.910 ; 13.910 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 13.908 ; 13.908 ; 13.908 ; 13.908 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 14.246 ; 14.246 ; 14.246 ; 14.246 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 13.746 ; 13.746 ; 13.746 ; 13.746 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 14.690 ; 14.690 ; 14.690 ; 14.690 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.144 ;        ;        ; 12.144 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.791 ; 12.791 ; 12.791 ; 12.791 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.102 ; 13.102 ; 13.102 ; 13.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 15.297 ; 15.297 ; 15.297 ; 15.297 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.873 ;        ;        ; 12.873 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 14.960 ; 14.960 ; 14.960 ; 14.960 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 12.490 ; 12.490 ; 12.490 ; 12.490 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.607 ; 13.607 ; 13.607 ; 13.607 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 13.864 ; 14.626 ; 14.626 ; 13.864 ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 12.664 ;        ;        ; 12.664 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 14.382 ; 14.382 ; 14.382 ; 14.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 14.151 ; 14.151 ; 14.151 ; 14.151 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 13.560 ; 13.560 ; 13.560 ; 13.560 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 14.131 ; 14.131 ; 14.131 ; 14.131 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.790 ; 13.790 ; 13.790 ; 13.790 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 15.181 ; 15.181 ; 15.181 ; 15.181 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 13.907 ; 13.907 ; 13.907 ; 13.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 13.905 ; 13.905 ; 13.905 ; 13.905 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.243 ; 14.243 ; 14.243 ; 14.243 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 14.012 ; 14.012 ; 14.012 ; 14.012 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 13.743 ; 13.743 ; 13.743 ; 13.743 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 14.687 ; 14.687 ; 14.687 ; 14.687 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.141 ;        ;        ; 12.141 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.496 ; 12.496 ; 12.496 ; 12.496 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.788 ; 12.788 ; 12.788 ; 12.788 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.099 ; 13.099 ; 13.099 ; 13.099 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 15.294 ; 15.294 ; 15.294 ; 15.294 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.870 ;        ;        ; 12.870 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 14.957 ; 14.957 ; 14.957 ; 14.957 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 12.487 ; 12.487 ; 12.487 ; 12.487 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.604 ; 13.604 ; 13.604 ; 13.604 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 13.442 ; 13.442 ; 13.442 ; 13.442 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 13.890 ; 14.652 ; 14.652 ; 13.890 ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 12.690 ;        ;        ; 12.690 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 14.408 ; 14.408 ; 14.408 ; 14.408 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 14.177 ; 14.177 ; 14.177 ; 14.177 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 14.157 ; 14.157 ; 14.157 ; 14.157 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.816 ; 13.816 ; 13.816 ; 13.816 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 15.207 ; 15.207 ; 15.207 ; 15.207 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 14.269 ; 14.269 ; 14.269 ; 14.269 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 14.038 ; 14.038 ; 14.038 ; 14.038 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.713 ; 14.713 ; 14.713 ; 14.713 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.167 ;        ;        ; 12.167 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.522 ; 12.522 ; 12.522 ; 12.522 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.125 ; 13.125 ; 13.125 ; 13.125 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 15.320 ; 15.320 ; 15.320 ; 15.320 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 12.513 ; 12.513 ; 12.513 ; 12.513 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 14.580 ; 14.580 ; 14.580 ; 14.580 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 13.468 ; 13.468 ; 13.468 ; 13.468 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 13.877 ; 14.639 ; 14.639 ; 13.877 ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 12.677 ;        ;        ; 12.677 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 14.395 ; 14.395 ; 14.395 ; 14.395 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 14.164 ; 14.164 ; 14.164 ; 14.164 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 14.144 ; 14.144 ; 14.144 ; 14.144 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.803 ; 13.803 ; 13.803 ; 13.803 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 15.194 ; 15.194 ; 15.194 ; 15.194 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 13.920 ; 13.920 ; 13.920 ; 13.920 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 13.918 ; 13.918 ; 13.918 ; 13.918 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.256 ; 14.256 ; 14.256 ; 14.256 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 14.025 ; 14.025 ; 14.025 ; 14.025 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.756 ; 13.756 ; 13.756 ; 13.756 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.700 ; 14.700 ; 14.700 ; 14.700 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.154 ;        ;        ; 12.154 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.509 ; 12.509 ; 12.509 ; 12.509 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.801 ; 12.801 ; 12.801 ; 12.801 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.112 ; 13.112 ; 13.112 ; 13.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.883 ;        ;        ; 12.883 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 14.970 ; 14.970 ; 14.970 ; 14.970 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 12.500 ; 12.500 ; 12.500 ; 12.500 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.617 ; 13.617 ; 13.617 ; 13.617 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 14.567 ; 14.567 ; 14.567 ; 14.567 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 14.600 ; 15.362 ; 15.362 ; 14.600 ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 13.400 ;        ;        ; 13.400 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 14.887 ; 14.887 ; 14.887 ; 14.887 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 14.867 ; 14.867 ; 14.867 ; 14.867 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 14.526 ; 14.526 ; 14.526 ; 14.526 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 15.917 ; 15.917 ; 15.917 ; 15.917 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.309 ; 14.309 ; 14.309 ; 14.309 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.641 ; 14.641 ; 14.641 ; 14.641 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 14.748 ; 14.748 ; 14.748 ; 14.748 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 14.479 ; 14.479 ; 14.479 ; 14.479 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 15.423 ; 15.423 ; 15.423 ; 15.423 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.877 ;        ;        ; 12.877 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.232 ; 13.232 ; 13.232 ; 13.232 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 13.524 ; 13.524 ; 13.524 ; 13.524 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.835 ; 13.835 ; 13.835 ; 13.835 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 16.030 ; 16.030 ; 16.030 ; 16.030 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.606 ;        ;        ; 13.606 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 15.693 ; 15.693 ; 15.693 ; 15.693 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 14.340 ; 14.340 ; 14.340 ; 14.340 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 15.290 ; 15.290 ; 15.290 ; 15.290 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 14.278 ; 15.040 ; 15.040 ; 14.278 ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 13.078 ;        ;        ; 13.078 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 14.796 ; 14.796 ; 14.796 ; 14.796 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 14.565 ; 14.565 ; 14.565 ; 14.565 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 13.974 ; 13.974 ; 13.974 ; 13.974 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 14.545 ; 14.545 ; 14.545 ; 14.545 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 14.204 ; 14.204 ; 14.204 ; 14.204 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 15.595 ; 15.595 ; 15.595 ; 15.595 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 13.987 ; 13.987 ; 13.987 ; 13.987 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 14.321 ; 14.321 ; 14.321 ; 14.321 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.319 ; 14.319 ; 14.319 ; 14.319 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 14.657 ; 14.657 ; 14.657 ; 14.657 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 14.157 ; 14.157 ; 14.157 ; 14.157 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.101 ; 15.101 ; 15.101 ; 15.101 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.555 ;        ;        ; 12.555 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.910 ; 12.910 ; 12.910 ; 12.910 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.513 ; 13.513 ; 13.513 ; 13.513 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 15.708 ; 15.708 ; 15.708 ; 15.708 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 13.284 ;        ;        ; 13.284 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 15.371 ; 15.371 ; 15.371 ; 15.371 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 13.856 ; 13.856 ; 13.856 ; 13.856 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 14.271 ; 15.033 ; 15.033 ; 14.271 ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 13.071 ;        ;        ; 13.071 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 14.789 ; 14.789 ; 14.789 ; 14.789 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 13.967 ; 13.967 ; 13.967 ; 13.967 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 14.538 ; 14.538 ; 14.538 ; 14.538 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 14.197 ; 14.197 ; 14.197 ; 14.197 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 15.588 ; 15.588 ; 15.588 ; 15.588 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.980 ; 13.980 ; 13.980 ; 13.980 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.314 ; 14.314 ; 14.314 ; 14.314 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.312 ; 14.312 ; 14.312 ; 14.312 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 14.650 ; 14.650 ; 14.650 ; 14.650 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 14.150 ; 14.150 ; 14.150 ; 14.150 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.548 ;        ;        ; 12.548 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.903 ; 12.903 ; 12.903 ; 12.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 15.701 ; 15.701 ; 15.701 ; 15.701 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 13.277 ;        ;        ; 13.277 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 12.894 ; 12.894 ; 12.894 ; 12.894 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.011 ; 14.011 ; 14.011 ; 14.011 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 14.961 ; 14.961 ; 14.961 ; 14.961 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 14.679 ; 15.441 ; 15.441 ; 14.679 ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 13.479 ;        ;        ; 13.479 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 15.197 ; 15.197 ; 15.197 ; 15.197 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 14.966 ; 14.966 ; 14.966 ; 14.966 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 14.375 ; 14.375 ; 14.375 ; 14.375 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 14.946 ; 14.946 ; 14.946 ; 14.946 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 14.605 ; 14.605 ; 14.605 ; 14.605 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 15.996 ; 15.996 ; 15.996 ; 15.996 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 14.388 ; 14.388 ; 14.388 ; 14.388 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.722 ; 14.722 ; 14.722 ; 14.722 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 14.720 ; 14.720 ; 14.720 ; 14.720 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.058 ; 15.058 ; 15.058 ; 15.058 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 14.827 ; 14.827 ; 14.827 ; 14.827 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 15.502 ; 15.502 ; 15.502 ; 15.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.956 ;        ;        ; 12.956 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.914 ; 13.914 ; 13.914 ; 13.914 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 16.109 ; 16.109 ; 16.109 ; 16.109 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.685 ;        ;        ; 13.685 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.302 ; 13.302 ; 13.302 ; 13.302 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 15.369 ; 15.369 ; 15.369 ; 15.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 14.257 ; 14.257 ; 14.257 ; 14.257 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 14.293 ; 15.055 ; 15.055 ; 14.293 ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 13.093 ;        ;        ; 13.093 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 14.580 ; 14.580 ; 14.580 ; 14.580 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 13.989 ; 13.989 ; 13.989 ; 13.989 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 14.560 ; 14.560 ; 14.560 ; 14.560 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 14.219 ; 14.219 ; 14.219 ; 14.219 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 15.610 ; 15.610 ; 15.610 ; 15.610 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.002 ; 14.002 ; 14.002 ; 14.002 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 14.336 ; 14.336 ; 14.336 ; 14.336 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 14.672 ; 14.672 ; 14.672 ; 14.672 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 15.116 ; 15.116 ; 15.116 ; 15.116 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.570 ;        ;        ; 12.570 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.925 ; 12.925 ; 12.925 ; 12.925 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.528 ; 13.528 ; 13.528 ; 13.528 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 15.723 ; 15.723 ; 15.723 ; 15.723 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.299 ;        ;        ; 13.299 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 15.386 ; 15.386 ; 15.386 ; 15.386 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 12.916 ; 12.916 ; 12.916 ; 12.916 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.033 ; 14.033 ; 14.033 ; 14.033 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 13.871 ; 13.871 ; 13.871 ; 13.871 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 9.970  ; 10.732 ; 10.732 ; 9.970  ;
; mem_data_bus_in[10] ; RUN_indicator        ; 8.770  ;        ;        ; 8.770  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 10.488 ; 10.488 ; 10.488 ; 10.488 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 10.257 ; 10.257 ; 10.257 ; 10.257 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 9.666  ; 9.666  ; 9.666  ; 9.666  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 10.237 ; 10.237 ; 10.237 ; 10.237 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 9.896  ; 9.896  ; 9.896  ; 9.896  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 11.287 ; 11.287 ; 11.287 ; 11.287 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 9.679  ; 9.679  ; 9.679  ; 9.679  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.011 ; 10.011 ; 10.011 ; 10.011 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.349 ; 10.349 ; 10.349 ; 10.349 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.849  ; 9.849  ; 9.849  ; 9.849  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.247  ;        ;        ; 8.247  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.602  ; 8.602  ; 8.602  ; 8.602  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 9.205  ; 9.205  ; 9.205  ; 9.205  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 11.400 ; 11.400 ; 11.400 ; 11.400 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.976  ;        ;        ; 8.976  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 11.063 ; 11.063 ; 11.063 ; 11.063 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 9.710  ; 9.710  ; 9.710  ; 9.710  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 9.548  ; 9.548  ; 9.548  ; 9.548  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 9.904  ; 10.666 ; 10.666 ; 9.904  ;
; mem_data_bus_in[11] ; RUN_indicator        ; 8.704  ;        ;        ; 8.704  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 10.422 ; 10.422 ; 10.422 ; 10.422 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 9.600  ; 9.600  ; 9.600  ; 9.600  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 10.171 ; 10.171 ; 10.171 ; 10.171 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 9.830  ; 9.830  ; 9.830  ; 9.830  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 11.221 ; 11.221 ; 11.221 ; 11.221 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 9.947  ; 9.947  ; 9.947  ; 9.947  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 9.945  ; 9.945  ; 9.945  ; 9.945  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.283 ; 10.283 ; 10.283 ; 10.283 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 9.783  ; 9.783  ; 9.783  ; 9.783  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 10.727 ; 10.727 ; 10.727 ; 10.727 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.181  ;        ;        ; 8.181  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.536  ; 8.536  ; 8.536  ; 8.536  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 9.139  ; 9.139  ; 9.139  ; 9.139  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 11.334 ; 11.334 ; 11.334 ; 11.334 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.910  ;        ;        ; 8.910  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.527  ; 8.527  ; 8.527  ; 8.527  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 10.594 ; 10.594 ; 10.594 ; 10.594 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 9.482  ; 9.482  ; 9.482  ; 9.482  ;
+---------------------+----------------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -8.600 ; -13.541       ;
; not_reset      ; -7.641 ; -12.212       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -2.003 ; -3.444        ;
; ASSERT_CONTROL ; -1.885 ; -3.090        ;
+----------------+--------+---------------+


+------------------------------------------+
; Fast Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -11.932 ; -166.063      ;
; not_reset      ; -11.928 ; -173.676      ;
+----------------+---------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -4.665 ; -43.676       ;
; ASSERT_CONTROL ; -4.547 ; -41.906       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -4.603 ; -525.302      ;
; ASSERT_CONTROL ; -4.489 ; -542.940      ;
+----------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -8.600 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.719     ; 3.787      ;
; -8.482 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.601     ; 3.787      ;
; -8.327 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.444     ; 3.789      ;
; -8.209 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.326     ; 3.789      ;
; -8.037 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.157     ; 3.786      ;
; -7.919 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.039     ; 3.786      ;
; -7.804 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.916     ; 3.794      ;
; -7.796 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.914     ; 3.788      ;
; -7.686 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.798     ; 3.794      ;
; -7.678 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.796     ; 3.788      ;
; -7.498 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.117     ; 3.787      ;
; -7.380 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.999     ; 3.787      ;
; -7.225 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.842     ; 3.789      ;
; -7.107 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.724     ; 3.789      ;
; -6.935 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.555     ; 3.786      ;
; -6.817 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.437     ; 3.786      ;
; -6.702 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.314     ; 3.794      ;
; -6.694 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.312     ; 3.788      ;
; -6.584 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.196     ; 3.794      ;
; -6.576 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.194     ; 3.788      ;
; -5.675 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.297     ; 3.784      ;
; -5.639 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.259     ; 3.786      ;
; -5.630 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.251     ; 3.785      ;
; -5.612 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.229     ; 3.789      ;
; -5.608 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.220     ; 3.794      ;
; -5.573 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.695     ; 3.784      ;
; -5.557 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.179     ; 3.784      ;
; -5.537 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.657     ; 3.786      ;
; -5.528 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.649     ; 3.785      ;
; -5.521 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.141     ; 3.786      ;
; -5.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.133     ; 3.785      ;
; -5.510 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.627     ; 3.789      ;
; -5.507 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.126     ; 3.787      ;
; -5.506 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.618     ; 3.794      ;
; -5.494 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.111     ; 3.789      ;
; -5.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.102     ; 3.794      ;
; -5.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.611     ; 3.785      ;
; -5.455 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.577     ; 3.784      ;
; -5.451 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.573     ; 3.784      ;
; -5.419 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.539     ; 3.786      ;
; -5.410 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.531     ; 3.785      ;
; -5.405 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.524     ; 3.787      ;
; -5.392 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.509     ; 3.789      ;
; -5.389 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.008     ; 3.787      ;
; -5.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.500     ; 3.794      ;
; -5.379 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.997     ; 3.788      ;
; -5.372 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.493     ; 3.785      ;
; -5.333 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.455     ; 3.784      ;
; -5.287 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.406     ; 3.787      ;
; -5.277 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.395     ; 3.788      ;
; -5.261 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.879     ; 3.788      ;
; -5.159 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.277     ; 3.788      ;
; -5.053 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.697     ; 4.262      ;
; -5.037 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.744     ; 4.199      ;
; -4.935 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.579     ; 4.262      ;
; -4.919 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.626     ; 4.199      ;
; -4.906 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.050     ; 4.262      ;
; -4.890 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.097     ; 4.199      ;
; -4.804 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.448     ; 4.262      ;
; -4.788 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.495     ; 4.199      ;
; -4.788 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.932     ; 4.262      ;
; -4.772 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.979     ; 4.199      ;
; -4.686 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.330     ; 4.262      ;
; -4.670 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.377     ; 4.199      ;
; -4.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.009     ; 3.785      ;
; -4.349 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.971     ; 3.784      ;
; -4.270 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.891     ; 3.785      ;
; -4.231 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.853     ; 3.784      ;
; -4.142 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.267      ; 4.315      ;
; -4.024 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.385      ; 4.315      ;
; -3.995 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.086     ; 4.315      ;
; -3.951 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.095     ; 4.262      ;
; -3.935 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.142     ; 4.199      ;
; -3.893 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.516      ; 4.315      ;
; -3.877 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.032      ; 4.315      ;
; -3.833 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.023      ; 4.262      ;
; -3.817 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.024     ; 4.199      ;
; -3.775 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.634      ; 4.315      ;
; -3.040 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 0.869      ; 4.315      ;
; -2.922 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.987      ; 4.315      ;
; -2.714 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.404     ; 0.454      ;
; -2.635 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.825     ; 0.454      ;
; -2.596 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.286     ; 0.454      ;
; -2.533 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.223     ; 0.454      ;
; -2.517 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.707     ; 0.454      ;
; -2.508 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.381      ; 3.795      ;
; -2.415 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.105     ; 0.454      ;
; -2.286 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.549      ; 4.741      ;
; -2.227 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.648     ; 0.620      ;
; -2.168 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.549      ; 4.623      ;
; -2.148 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.069     ; 0.620      ;
; -2.109 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.530     ; 0.620      ;
; -2.046 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.467     ; 0.620      ;
; -2.030 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.951     ; 0.620      ;
; -1.928 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.349     ; 0.620      ;
; -1.786 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.549      ; 4.741      ;
; -1.684 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.151      ; 4.741      ;
; -1.668 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.549      ; 4.623      ;
; -1.612 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.802     ; 0.454      ;
; -1.566 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.151      ; 4.623      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -7.641 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.760     ; 3.787      ;
; -7.523 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.642     ; 3.787      ;
; -7.494 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.113     ; 3.787      ;
; -7.376 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.995     ; 3.787      ;
; -7.368 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.485     ; 3.789      ;
; -7.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.367     ; 3.789      ;
; -7.221 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.838     ; 3.789      ;
; -7.103 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.720     ; 3.789      ;
; -7.078 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.198     ; 3.786      ;
; -6.960 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.080     ; 3.786      ;
; -6.931 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.551     ; 3.786      ;
; -6.845 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.957     ; 3.794      ;
; -6.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.955     ; 3.788      ;
; -6.813 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.433     ; 3.786      ;
; -6.727 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.839     ; 3.794      ;
; -6.719 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.837     ; 3.788      ;
; -6.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.310     ; 3.794      ;
; -6.690 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.308     ; 3.788      ;
; -6.580 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.192     ; 3.794      ;
; -6.572 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.190     ; 3.788      ;
; -5.569 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.691     ; 3.784      ;
; -5.533 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.653     ; 3.786      ;
; -5.524 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.645     ; 3.785      ;
; -5.506 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.623     ; 3.789      ;
; -5.502 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.614     ; 3.794      ;
; -5.451 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.573     ; 3.784      ;
; -5.415 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.535     ; 3.786      ;
; -5.406 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.527     ; 3.785      ;
; -5.401 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.520     ; 3.787      ;
; -5.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.505     ; 3.789      ;
; -5.384 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.496     ; 3.794      ;
; -5.283 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.402     ; 3.787      ;
; -5.273 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.391     ; 3.788      ;
; -5.155 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.273     ; 3.788      ;
; -4.800 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.444     ; 4.262      ;
; -4.784 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.491     ; 4.199      ;
; -4.716 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.338     ; 3.784      ;
; -4.682 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.326     ; 4.262      ;
; -4.680 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.300     ; 3.786      ;
; -4.671 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.292     ; 3.785      ;
; -4.666 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.373     ; 4.199      ;
; -4.653 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.270     ; 3.789      ;
; -4.649 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.261     ; 3.794      ;
; -4.598 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.220     ; 3.784      ;
; -4.562 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.182     ; 3.786      ;
; -4.553 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.174     ; 3.785      ;
; -4.548 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.167     ; 3.787      ;
; -4.535 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.152     ; 3.789      ;
; -4.531 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.143     ; 3.794      ;
; -4.531 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.652     ; 3.785      ;
; -4.492 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.614     ; 3.784      ;
; -4.430 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.049     ; 3.787      ;
; -4.420 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.038     ; 3.788      ;
; -4.413 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.534     ; 3.785      ;
; -4.384 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.005     ; 3.785      ;
; -4.374 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.496     ; 3.784      ;
; -4.345 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.967     ; 3.784      ;
; -4.302 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.920     ; 3.788      ;
; -4.266 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.887     ; 3.785      ;
; -4.227 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.849     ; 3.784      ;
; -4.094 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.262      ; 4.262      ;
; -4.078 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.215      ; 4.199      ;
; -3.976 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.380      ; 4.262      ;
; -3.960 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.333      ; 4.199      ;
; -3.947 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.091     ; 4.262      ;
; -3.947 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.091     ; 4.262      ;
; -3.931 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.138     ; 4.199      ;
; -3.931 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.138     ; 4.199      ;
; -3.889 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.520      ; 4.315      ;
; -3.829 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.027      ; 4.262      ;
; -3.829 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.027      ; 4.262      ;
; -3.813 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.020     ; 4.199      ;
; -3.813 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.020     ; 4.199      ;
; -3.771 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.638      ; 4.315      ;
; -3.183 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 1.226      ; 4.315      ;
; -3.065 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 1.344      ; 4.315      ;
; -3.036 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.873      ; 4.315      ;
; -3.036 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.873      ; 4.315      ;
; -2.918 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.991      ; 4.315      ;
; -2.918 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.991      ; 4.315      ;
; -2.529 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.219     ; 0.454      ;
; -2.411 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.101     ; 0.454      ;
; -2.042 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.463     ; 0.620      ;
; -1.924 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.345     ; 0.620      ;
; -1.755 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.445     ; 0.454      ;
; -1.680 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 3.155      ; 4.741      ;
; -1.676 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.866     ; 0.454      ;
; -1.637 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.327     ; 0.454      ;
; -1.608 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.798     ; 0.454      ;
; -1.562 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 3.155      ; 4.623      ;
; -1.558 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.748     ; 0.454      ;
; -1.549 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.340      ; 3.795      ;
; -1.490 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.680     ; 0.454      ;
; -1.402 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.987      ; 3.795      ;
; -1.327 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 3.508      ; 4.741      ;
; -1.268 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.689     ; 0.620      ;
; -1.209 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 3.508      ; 4.623      ;
; -1.189 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.110     ; 0.620      ;
; -1.180 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 3.155      ; 4.741      ;
; -1.150 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.571     ; 0.620      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -2.003 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.646      ; 1.643      ;
; -1.849 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.646      ; 1.797      ;
; -1.650 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.293      ; 1.643      ;
; -1.503 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.646      ; 1.643      ;
; -1.496 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.293      ; 1.797      ;
; -1.349 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.646      ; 1.797      ;
; -1.150 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.293      ; 1.643      ;
; -0.996 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.293      ; 1.797      ;
; -0.992 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.612      ; 0.620      ;
; -0.881 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.501      ; 0.620      ;
; -0.734 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.854      ; 0.620      ;
; -0.628 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.248      ; 0.620      ;
; -0.449 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.903      ; 0.454      ;
; -0.330 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.784      ; 0.454      ;
; -0.322 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.125      ; 1.803      ;
; -0.189 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.097      ; 0.908      ;
; -0.183 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.137      ; 0.454      ;
; -0.175 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.478      ; 1.803      ;
; -0.139 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.259      ; 0.620      ;
; -0.013 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.108      ; 2.095      ;
; 0.054  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.400      ; 0.454      ;
; 0.078  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.542      ; 0.620      ;
; 0.225  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.895      ; 0.620      ;
; 0.225  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.895      ; 0.620      ;
; 0.255  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.538      ; 1.793      ;
; 0.259  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.534      ; 1.793      ;
; 0.343  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.454      ; 1.797      ;
; 0.347  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.450      ; 1.797      ;
; 0.374  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.420      ; 1.794      ;
; 0.378  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.416      ; 1.794      ;
; 0.398  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.398      ; 1.796      ;
; 0.402  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.394      ; 1.796      ;
; 0.404  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.550      ; 0.454      ;
; 0.442  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.353      ; 1.795      ;
; 0.446  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.349      ; 1.795      ;
; 0.557  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.240      ; 1.797      ;
; 0.561  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.236      ; 1.797      ;
; 0.571  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.231      ; 1.802      ;
; 0.575  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.227      ; 1.802      ;
; 0.593  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.201      ; 1.794      ;
; 0.597  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.197      ; 1.794      ;
; 0.601  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.191      ; 1.792      ;
; 0.605  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.187      ; 1.792      ;
; 0.630  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.163      ; 1.793      ;
; 0.634  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.159      ; 1.793      ;
; 0.635  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.181     ; 0.454      ;
; 0.636  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.166      ; 1.802      ;
; 0.640  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.162      ; 1.802      ;
; 0.663  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.132      ; 1.795      ;
; 0.664  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.744      ; 0.908      ;
; 0.667  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.128      ; 1.795      ;
; 0.675  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.121      ; 1.796      ;
; 0.679  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.117      ; 1.796      ;
; 0.704  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.593      ; 1.797      ;
; 0.708  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.589      ; 1.797      ;
; 0.740  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.554      ; 1.794      ;
; 0.744  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.550      ; 1.794      ;
; 0.766  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.142      ; 0.908      ;
; 0.770  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.138      ; 0.908      ;
; 0.770  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.138      ; 0.908      ;
; 0.777  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.516      ; 1.793      ;
; 0.781  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.512      ; 1.793      ;
; 0.782  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.172      ; 0.454      ;
; 0.783  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.519      ; 1.802      ;
; 0.787  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.515      ; 1.802      ;
; 0.810  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.485      ; 1.795      ;
; 0.814  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.481      ; 1.795      ;
; 0.822  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.474      ; 1.796      ;
; 0.826  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.470      ; 1.796      ;
; 0.831  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.961      ; 1.792      ;
; 0.835  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.957      ; 1.792      ;
; 0.840  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.755      ; 2.095      ;
; 0.902  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.144      ; 2.046      ;
; 0.907  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.047      ; 0.454      ;
; 0.913  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.495      ; 0.908      ;
; 0.917  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.491      ; 0.908      ;
; 0.942  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.153      ; 2.095      ;
; 0.946  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.149      ; 2.095      ;
; 0.946  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.149      ; 2.095      ;
; 0.978  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.314      ; 1.792      ;
; 0.982  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.310      ; 1.792      ;
; 1.089  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.506      ; 2.095      ;
; 1.093  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.502      ; 2.095      ;
; 1.108  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.185      ; 1.793      ;
; 1.112  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.181      ; 1.793      ;
; 1.196  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.101      ; 1.797      ;
; 1.200  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.097      ; 1.797      ;
; 1.227  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.067      ; 1.794      ;
; 1.231  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.063      ; 1.794      ;
; 1.251  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.045      ; 1.796      ;
; 1.255  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.041      ; 1.796      ;
; 1.295  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.000      ; 1.795      ;
; 1.299  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.996      ; 1.795      ;
; 1.424  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.878      ; 1.802      ;
; 1.428  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.874      ; 1.802      ;
; 1.454  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.838      ; 1.792      ;
; 1.458  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.834      ; 1.792      ;
; 1.623  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.215     ; 0.908      ;
; 1.755  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.791      ; 2.046      ;
; 1.799  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.796      ; 2.095      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.885 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.528      ; 1.643      ;
; -1.731 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.528      ; 1.797      ;
; -1.532 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.175      ; 1.643      ;
; -1.385 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.528      ; 1.643      ;
; -1.378 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.175      ; 1.797      ;
; -1.231 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.528      ; 1.797      ;
; -1.032 ; not_reset                                                                                                                                                                             ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.175      ; 1.643      ;
; -0.878 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.175      ; 1.797      ;
; -0.874 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.494      ; 0.620      ;
; -0.763 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.383      ; 0.620      ;
; -0.616 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.736      ; 0.620      ;
; -0.510 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.130      ; 0.620      ;
; -0.331 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.785      ; 0.454      ;
; -0.212 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.666      ; 0.454      ;
; -0.204 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.007      ; 1.803      ;
; -0.071 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.979      ; 0.908      ;
; -0.065 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.019      ; 0.454      ;
; -0.057 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.360      ; 1.803      ;
; -0.021 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.141      ; 0.620      ;
; 0.105  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.990      ; 2.095      ;
; 0.172  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.282      ; 0.454      ;
; 0.196  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.424      ; 0.620      ;
; 0.343  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.777      ; 0.620      ;
; 0.343  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.777      ; 0.620      ;
; 0.373  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.420      ; 1.793      ;
; 0.377  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.416      ; 1.793      ;
; 0.461  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.336      ; 1.797      ;
; 0.465  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.332      ; 1.797      ;
; 0.492  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.302      ; 1.794      ;
; 0.496  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.298      ; 1.794      ;
; 0.516  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.280      ; 1.796      ;
; 0.520  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.276      ; 1.796      ;
; 0.522  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.432      ; 0.454      ;
; 0.560  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.235      ; 1.795      ;
; 0.564  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.231      ; 1.795      ;
; 0.675  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.122      ; 1.797      ;
; 0.679  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.118      ; 1.797      ;
; 0.689  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.113      ; 1.802      ;
; 0.693  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.109      ; 1.802      ;
; 0.711  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.083      ; 1.794      ;
; 0.715  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.079      ; 1.794      ;
; 0.719  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.073      ; 1.792      ;
; 0.723  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.069      ; 1.792      ;
; 0.748  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.045      ; 1.793      ;
; 0.752  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.041      ; 1.793      ;
; 0.753  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.299     ; 0.454      ;
; 0.754  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.048      ; 1.802      ;
; 0.758  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.044      ; 1.802      ;
; 0.781  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.014      ; 1.795      ;
; 0.782  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.626      ; 0.908      ;
; 0.785  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.010      ; 1.795      ;
; 0.793  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.003      ; 1.796      ;
; 0.797  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.999      ; 1.796      ;
; 0.822  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.475      ; 1.797      ;
; 0.826  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.471      ; 1.797      ;
; 0.858  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.436      ; 1.794      ;
; 0.862  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.432      ; 1.794      ;
; 0.884  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.024      ; 0.908      ;
; 0.888  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.020      ; 0.908      ;
; 0.888  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.020      ; 0.908      ;
; 0.895  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.398      ; 1.793      ;
; 0.899  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.394      ; 1.793      ;
; 0.900  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.054      ; 0.454      ;
; 0.901  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.401      ; 1.802      ;
; 0.905  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.397      ; 1.802      ;
; 0.928  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.367      ; 1.795      ;
; 0.932  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.363      ; 1.795      ;
; 0.940  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.356      ; 1.796      ;
; 0.944  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.352      ; 1.796      ;
; 0.949  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.843      ; 1.792      ;
; 0.953  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.839      ; 1.792      ;
; 0.958  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.637      ; 2.095      ;
; 1.020  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.026      ; 2.046      ;
; 1.025  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.071     ; 0.454      ;
; 1.031  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.377      ; 0.908      ;
; 1.035  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.373      ; 0.908      ;
; 1.060  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.035      ; 2.095      ;
; 1.064  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.031      ; 2.095      ;
; 1.064  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.031      ; 2.095      ;
; 1.096  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.196      ; 1.792      ;
; 1.100  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.192      ; 1.792      ;
; 1.207  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.388      ; 2.095      ;
; 1.211  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.384      ; 2.095      ;
; 1.226  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.067      ; 1.793      ;
; 1.230  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.063      ; 1.793      ;
; 1.314  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.983      ; 1.797      ;
; 1.318  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.979      ; 1.797      ;
; 1.345  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.949      ; 1.794      ;
; 1.349  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.945      ; 1.794      ;
; 1.369  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.927      ; 1.796      ;
; 1.373  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.923      ; 1.796      ;
; 1.413  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.882      ; 1.795      ;
; 1.417  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.878      ; 1.795      ;
; 1.542  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.760      ; 1.802      ;
; 1.546  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.756      ; 1.802      ;
; 1.572  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.720      ; 1.792      ;
; 1.576  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.716      ; 1.792      ;
; 1.741  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.333     ; 0.908      ;
; 1.873  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.673      ; 2.046      ;
; 1.917  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.678      ; 2.095      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -11.932 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.076     ; 6.600      ;
; -11.814 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.958     ; 6.600      ;
; -11.759 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.820     ; 7.109      ;
; -11.707 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.042     ; 6.369      ;
; -11.659 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.801     ; 6.602      ;
; -11.650 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -5.020     ; 6.094      ;
; -11.641 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.702     ; 7.109      ;
; -11.589 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.924     ; 6.369      ;
; -11.571 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.215     ; 6.600      ;
; -11.541 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.683     ; 6.602      ;
; -11.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.902     ; 6.094      ;
; -11.486 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.545     ; 7.111      ;
; -11.453 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.097     ; 6.600      ;
; -11.435 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.793     ; 6.811      ;
; -11.434 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.767     ; 6.371      ;
; -11.377 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.745     ; 6.096      ;
; -11.369 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.514     ; 6.599      ;
; -11.368 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.427     ; 7.111      ;
; -11.341 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.176     ; 6.369      ;
; -11.317 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.675     ; 6.811      ;
; -11.316 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.649     ; 6.371      ;
; -11.298 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.940     ; 6.602      ;
; -11.259 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.627     ; 6.096      ;
; -11.251 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.396     ; 6.599      ;
; -11.226 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.096     ; 6.094      ;
; -11.223 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.058     ; 6.369      ;
; -11.217 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.901     ; 6.379      ;
; -11.205 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.975     ; 6.270      ;
; -11.196 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.258     ; 7.108      ;
; -11.180 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.822     ; 6.602      ;
; -11.162 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.518     ; 6.813      ;
; -11.144 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.480     ; 6.368      ;
; -11.136 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.273     ; 6.607      ;
; -11.128 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.271     ; 6.601      ;
; -11.111 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.672     ; 7.109      ;
; -11.108 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.978     ; 6.094      ;
; -11.099 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.783     ; 6.379      ;
; -11.087 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.857     ; 6.270      ;
; -11.087 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.458     ; 6.093      ;
; -11.078 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.140     ; 7.108      ;
; -11.068 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.901     ; 6.371      ;
; -11.044 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.400     ; 6.813      ;
; -11.026 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.362     ; 6.368      ;
; -11.018 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.155     ; 6.607      ;
; -11.010 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.153     ; 6.601      ;
; -11.008 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.653     ; 6.599      ;
; -10.994 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.864     ; 6.364      ;
; -10.993 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.554     ; 7.109      ;
; -10.969 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.340     ; 6.093      ;
; -10.963 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.017     ; 7.116      ;
; -10.955 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.015     ; 7.110      ;
; -10.953 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.821     ; 6.096      ;
; -10.950 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.783     ; 6.371      ;
; -10.944 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.626     ; 6.381      ;
; -10.932 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.700     ; 6.272      ;
; -10.911 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.239     ; 6.376      ;
; -10.903 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.237     ; 6.370      ;
; -10.890 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.535     ; 6.599      ;
; -10.877 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.735     ; 6.811      ;
; -10.876 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.746     ; 6.364      ;
; -10.872 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.231     ; 6.810      ;
; -10.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.853     ; 6.163      ;
; -10.854 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.217     ; 6.101      ;
; -10.846 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.215     ; 6.095      ;
; -10.845 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.899     ; 7.116      ;
; -10.838 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.397     ; 7.111      ;
; -10.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.107     ; 6.270      ;
; -10.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.897     ; 7.110      ;
; -10.835 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.703     ; 6.096      ;
; -10.826 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.508     ; 6.381      ;
; -10.814 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.582     ; 6.272      ;
; -10.793 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.121     ; 6.376      ;
; -10.785 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.119     ; 6.370      ;
; -10.778 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.614     ; 6.368      ;
; -10.775 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.412     ; 6.607      ;
; -10.767 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.410     ; 6.601      ;
; -10.759 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.617     ; 6.811      ;
; -10.754 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.113     ; 6.810      ;
; -10.743 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.735     ; 6.163      ;
; -10.736 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.099     ; 6.101      ;
; -10.728 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.097     ; 6.095      ;
; -10.721 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.589     ; 6.366      ;
; -10.720 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.279     ; 7.111      ;
; -10.719 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.989     ; 6.270      ;
; -10.663 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.534     ; 6.093      ;
; -10.660 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.496     ; 6.368      ;
; -10.657 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.294     ; 6.607      ;
; -10.654 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.339     ; 6.378      ;
; -10.649 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.292     ; 6.601      ;
; -10.649 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -5.141     ; 6.163      ;
; -10.642 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.413     ; 6.269      ;
; -10.639 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.990     ; 6.818      ;
; -10.631 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.988     ; 6.812      ;
; -10.624 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.808     ; 6.379      ;
; -10.604 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.460     ; 6.813      ;
; -10.603 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.471     ; 6.366      ;
; -10.588 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.578     ; 6.165      ;
; -10.564 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.832     ; 6.272      ;
; -10.548 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.110     ; 7.108      ;
; -10.545 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.416     ; 6.093      ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -11.928 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -5.072     ; 6.600      ;
; -11.810 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.954     ; 6.600      ;
; -11.755 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.816     ; 7.109      ;
; -11.703 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -5.038     ; 6.369      ;
; -11.655 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.797     ; 6.602      ;
; -11.646 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -5.016     ; 6.094      ;
; -11.637 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.698     ; 7.109      ;
; -11.585 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.920     ; 6.369      ;
; -11.567 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -5.211     ; 6.600      ;
; -11.537 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.679     ; 6.602      ;
; -11.528 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.898     ; 6.094      ;
; -11.482 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.541     ; 7.111      ;
; -11.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -5.093     ; 6.600      ;
; -11.431 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.789     ; 6.811      ;
; -11.430 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.763     ; 6.371      ;
; -11.373 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -4.741     ; 6.096      ;
; -11.365 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.510     ; 6.599      ;
; -11.364 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.423     ; 7.111      ;
; -11.337 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -5.172     ; 6.369      ;
; -11.313 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.671     ; 6.811      ;
; -11.312 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.645     ; 6.371      ;
; -11.294 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.936     ; 6.602      ;
; -11.255 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.623     ; 6.096      ;
; -11.247 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.392     ; 6.599      ;
; -11.222 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -5.092     ; 6.094      ;
; -11.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -5.054     ; 6.369      ;
; -11.213 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.897     ; 6.379      ;
; -11.201 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.971     ; 6.270      ;
; -11.192 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.254     ; 7.108      ;
; -11.176 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.818     ; 6.602      ;
; -11.158 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.514     ; 6.813      ;
; -11.140 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.476     ; 6.368      ;
; -11.132 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.269     ; 6.607      ;
; -11.124 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.267     ; 6.601      ;
; -11.107 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.668     ; 7.109      ;
; -11.104 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.974     ; 6.094      ;
; -11.095 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.779     ; 6.379      ;
; -11.083 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.853     ; 6.270      ;
; -11.083 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -4.454     ; 6.093      ;
; -11.074 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.136     ; 7.108      ;
; -11.064 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.897     ; 6.371      ;
; -11.040 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.396     ; 6.813      ;
; -11.022 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.358     ; 6.368      ;
; -11.014 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.151     ; 6.607      ;
; -11.006 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.149     ; 6.601      ;
; -11.004 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.649     ; 6.599      ;
; -10.990 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.860     ; 6.364      ;
; -10.989 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.550     ; 7.109      ;
; -10.965 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.336     ; 6.093      ;
; -10.959 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.013     ; 7.116      ;
; -10.951 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.011     ; 7.110      ;
; -10.949 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -4.817     ; 6.096      ;
; -10.946 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.779     ; 6.371      ;
; -10.940 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.622     ; 6.381      ;
; -10.928 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.696     ; 6.272      ;
; -10.907 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.235     ; 6.376      ;
; -10.899 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.233     ; 6.370      ;
; -10.886 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.531     ; 6.599      ;
; -10.873 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.731     ; 6.811      ;
; -10.872 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.742     ; 6.364      ;
; -10.868 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.227     ; 6.810      ;
; -10.857 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.849     ; 6.163      ;
; -10.850 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -4.213     ; 6.101      ;
; -10.842 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 0.500        ; -4.211     ; 6.095      ;
; -10.841 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.895     ; 7.116      ;
; -10.834 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.393     ; 7.111      ;
; -10.833 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -5.103     ; 6.270      ;
; -10.833 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.893     ; 7.110      ;
; -10.831 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.699     ; 6.096      ;
; -10.822 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.504     ; 6.381      ;
; -10.810 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.578     ; 6.272      ;
; -10.789 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.117     ; 6.376      ;
; -10.781 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.115     ; 6.370      ;
; -10.774 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.610     ; 6.368      ;
; -10.771 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.408     ; 6.607      ;
; -10.763 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.406     ; 6.601      ;
; -10.755 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.613     ; 6.811      ;
; -10.750 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.109     ; 6.810      ;
; -10.739 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.731     ; 6.163      ;
; -10.732 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.095     ; 6.101      ;
; -10.724 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.093     ; 6.095      ;
; -10.717 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.585     ; 6.366      ;
; -10.716 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.275     ; 7.111      ;
; -10.715 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.985     ; 6.270      ;
; -10.659 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; not_reset      ; not_reset   ; 1.000        ; -4.530     ; 6.093      ;
; -10.656 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.492     ; 6.368      ;
; -10.653 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.290     ; 6.607      ;
; -10.650 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.335     ; 6.378      ;
; -10.645 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.288     ; 6.601      ;
; -10.645 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -5.137     ; 6.163      ;
; -10.638 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 0.500        ; -4.409     ; 6.269      ;
; -10.635 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.986     ; 6.818      ;
; -10.627 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.984     ; 6.812      ;
; -10.620 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.804     ; 6.379      ;
; -10.600 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 1.000        ; -4.456     ; 6.813      ;
; -10.599 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -4.467     ; 6.366      ;
; -10.584 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; not_reset      ; not_reset   ; 0.500        ; -4.574     ; 6.165      ;
; -10.560 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.828     ; 6.272      ;
; -10.544 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ; not_reset      ; not_reset   ; 1.000        ; -4.106     ; 7.108      ;
; -10.541 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -4.412     ; 6.093      ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'not_reset'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -4.665 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.968      ; 1.303      ;
; -4.569 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.136      ; 2.567      ;
; -4.565 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 7.136      ; 2.571      ;
; -4.277 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 6.061      ; 1.784      ;
; -4.249 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 5.964      ; 1.715      ;
; -4.181 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.229      ; 3.048      ;
; -4.177 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 7.229      ; 3.052      ;
; -4.153 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.132      ; 2.979      ;
; -4.149 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 7.132      ; 2.983      ;
; -4.073 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 5.678      ; 1.605      ;
; -4.069 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.136      ; 2.567      ;
; -4.065 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 7.136      ; 2.571      ;
; -3.977 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 6.846      ; 2.869      ;
; -3.973 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 6.846      ; 2.873      ;
; -3.821 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.679      ; 0.858      ;
; -3.817 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.675      ; 0.858      ;
; -3.681 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.229      ; 3.048      ;
; -3.677 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 7.229      ; 3.052      ;
; -3.653 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.132      ; 2.979      ;
; -3.649 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 7.132      ; 2.983      ;
; -3.477 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 6.846      ; 2.869      ;
; -3.473 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 6.846      ; 2.873      ;
; -3.374 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.732      ; 0.858      ;
; -3.370 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 4.728      ; 0.858      ;
; -3.346 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.599      ; 1.253      ;
; -3.342 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.595      ; 1.253      ;
; -3.326 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.083      ; 1.757      ;
; -3.322 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.079      ; 1.757      ;
; -3.290 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.268      ; 3.978      ;
; -3.290 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.044      ; 1.754      ;
; -3.286 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 7.268      ; 3.982      ;
; -3.286 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.040      ; 1.754      ;
; -3.274 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.633      ; 1.359      ;
; -3.270 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.629      ; 1.359      ;
; -3.253 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.006      ; 1.753      ;
; -3.249 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.002      ; 1.753      ;
; -3.247 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.009      ; 1.762      ;
; -3.243 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.005      ; 1.762      ;
; -3.220 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.975      ; 1.755      ;
; -3.216 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.971      ; 1.755      ;
; -3.208 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.964      ; 1.756      ;
; -3.204 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.960      ; 1.756      ;
; -3.143 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 6.993      ; 3.850      ;
; -3.139 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 6.993      ; 3.854      ;
; -3.052 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.804      ; 1.752      ;
; -3.048 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.800      ; 1.752      ;
; -3.047 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 6.100      ; 3.053      ;
; -3.043 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 5.598      ; 2.055      ;
; -2.941 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.996      ; 2.055      ;
; -2.938 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.176      ; 2.238      ;
; -2.937 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.992      ; 2.055      ;
; -2.934 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.172      ; 2.238      ;
; -2.922 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.781      ; 1.359      ;
; -2.918 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 4.777      ; 1.359      ;
; -2.910 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.079      ; 2.169      ;
; -2.906 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 5.075      ; 2.169      ;
; -2.904 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.657      ; 1.253      ;
; -2.902 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.137      ; 2.235      ;
; -2.900 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; -0.500       ; 4.653      ; 1.253      ;
; -2.898 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.133      ; 2.235      ;
; -2.890 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.571      ; 1.681      ;
; -2.874 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.040      ; 2.166      ;
; -2.870 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 5.036      ; 2.166      ;
; -2.865 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.099      ; 2.234      ;
; -2.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.095      ; 2.234      ;
; -2.859 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.102      ; 2.243      ;
; -2.855 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.098      ; 2.243      ;
; -2.843 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.825      ; 2.982      ;
; -2.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.002      ; 2.165      ;
; -2.833 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.998      ; 2.165      ;
; -2.832 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.068      ; 2.236      ;
; -2.831 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.005      ; 2.174      ;
; -2.828 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.064      ; 2.236      ;
; -2.827 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 5.001      ; 2.174      ;
; -2.820 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 5.057      ; 2.237      ;
; -2.816 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 5.053      ; 2.237      ;
; -2.804 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.971      ; 2.167      ;
; -2.800 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.967      ; 2.167      ;
; -2.799 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.363      ; 1.564      ;
; -2.792 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.960      ; 2.168      ;
; -2.790 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.268      ; 3.978      ;
; -2.788 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.956      ; 2.168      ;
; -2.786 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 7.268      ; 3.982      ;
; -2.775 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 5.028      ; 1.753      ;
; -2.771 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 5.024      ; 1.753      ;
; -2.734 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.793      ; 2.059      ;
; -2.730 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.789      ; 2.059      ;
; -2.705 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.386      ; 1.681      ;
; -2.701 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.382      ; 1.681      ;
; -2.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.754      ; 2.056      ;
; -2.694 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.750      ; 2.056      ;
; -2.687 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.944      ; 1.757      ;
; -2.684 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 6.706      ; 4.022      ;
; -2.683 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; -0.500       ; 4.940      ; 1.757      ;
; -2.680 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 6.706      ; 4.026      ;
; -2.664 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.897      ; 2.233      ;
; -2.661 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.716      ; 2.055      ;
; -2.660 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; not_reset   ; 0.000        ; 4.893      ; 2.233      ;
; -2.657 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 5.730      ; 2.573      ;
; -2.657 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; not_reset   ; 0.000        ; 4.712      ; 2.055      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.547 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.850      ; 1.303      ;
; -4.451 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.018      ; 2.567      ;
; -4.447 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.018      ; 2.571      ;
; -4.159 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.943      ; 1.784      ;
; -4.131 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.846      ; 1.715      ;
; -4.063 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.111      ; 3.048      ;
; -4.059 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.111      ; 3.052      ;
; -4.035 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.014      ; 2.979      ;
; -4.031 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.014      ; 2.983      ;
; -3.955 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.560      ; 1.605      ;
; -3.951 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.018      ; 2.567      ;
; -3.947 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.018      ; 2.571      ;
; -3.859 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.728      ; 2.869      ;
; -3.855 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.728      ; 2.873      ;
; -3.703 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.561      ; 0.858      ;
; -3.699 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.557      ; 0.858      ;
; -3.563 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.111      ; 3.048      ;
; -3.559 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.111      ; 3.052      ;
; -3.535 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.014      ; 2.979      ;
; -3.531 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.014      ; 2.983      ;
; -3.359 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.728      ; 2.869      ;
; -3.355 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 6.728      ; 2.873      ;
; -3.256 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.614      ; 0.858      ;
; -3.252 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 4.610      ; 0.858      ;
; -3.228 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.481      ; 1.253      ;
; -3.224 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.477      ; 1.253      ;
; -3.208 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.965      ; 1.757      ;
; -3.204 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.961      ; 1.757      ;
; -3.172 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.150      ; 3.978      ;
; -3.172 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.926      ; 1.754      ;
; -3.168 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.150      ; 3.982      ;
; -3.168 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.922      ; 1.754      ;
; -3.156 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.515      ; 1.359      ;
; -3.152 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.511      ; 1.359      ;
; -3.135 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.888      ; 1.753      ;
; -3.131 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.884      ; 1.753      ;
; -3.129 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.891      ; 1.762      ;
; -3.125 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.887      ; 1.762      ;
; -3.102 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.857      ; 1.755      ;
; -3.098 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.853      ; 1.755      ;
; -3.090 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.846      ; 1.756      ;
; -3.086 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.842      ; 1.756      ;
; -3.025 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.875      ; 3.850      ;
; -3.021 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.875      ; 3.854      ;
; -2.934 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.686      ; 1.752      ;
; -2.930 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.682      ; 1.752      ;
; -2.929 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.982      ; 3.053      ;
; -2.925 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.480      ; 2.055      ;
; -2.823 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.878      ; 2.055      ;
; -2.820 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.058      ; 2.238      ;
; -2.819 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.874      ; 2.055      ;
; -2.816 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.054      ; 2.238      ;
; -2.804 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.663      ; 1.359      ;
; -2.800 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 4.659      ; 1.359      ;
; -2.792 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.961      ; 2.169      ;
; -2.788 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.957      ; 2.169      ;
; -2.786 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.539      ; 1.253      ;
; -2.784 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.019      ; 2.235      ;
; -2.782 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 4.535      ; 1.253      ;
; -2.780 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.015      ; 2.235      ;
; -2.772 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.453      ; 1.681      ;
; -2.756 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.922      ; 2.166      ;
; -2.752 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.918      ; 2.166      ;
; -2.747 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.981      ; 2.234      ;
; -2.743 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.977      ; 2.234      ;
; -2.741 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.984      ; 2.243      ;
; -2.737 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.980      ; 2.243      ;
; -2.725 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 5.707      ; 2.982      ;
; -2.719 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.884      ; 2.165      ;
; -2.715 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.880      ; 2.165      ;
; -2.714 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.950      ; 2.236      ;
; -2.713 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.887      ; 2.174      ;
; -2.710 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.946      ; 2.236      ;
; -2.709 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.883      ; 2.174      ;
; -2.702 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.939      ; 2.237      ;
; -2.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.935      ; 2.237      ;
; -2.686 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.853      ; 2.167      ;
; -2.682 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.849      ; 2.167      ;
; -2.681 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.245      ; 1.564      ;
; -2.674 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.842      ; 2.168      ;
; -2.672 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.150      ; 3.978      ;
; -2.670 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.838      ; 2.168      ;
; -2.668 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.150      ; 3.982      ;
; -2.657 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.910      ; 1.753      ;
; -2.653 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 4.906      ; 1.753      ;
; -2.616 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.675      ; 2.059      ;
; -2.612 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.671      ; 2.059      ;
; -2.587 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.268      ; 1.681      ;
; -2.583 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.264      ; 1.681      ;
; -2.580 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.636      ; 2.056      ;
; -2.576 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.632      ; 2.056      ;
; -2.569 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.826      ; 1.757      ;
; -2.566 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.588      ; 4.022      ;
; -2.565 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 4.822      ; 1.757      ;
; -2.562 ; not_reset                                                                                                                                                                             ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.588      ; 4.026      ;
; -2.546 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.779      ; 2.233      ;
; -2.543 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.598      ; 2.055      ;
; -2.542 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.775      ; 2.233      ;
; -2.539 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.612      ; 2.573      ;
; -2.539 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 4.594      ; 2.055      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'not_reset'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; -4.603 ; -4.603       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.603 ; -4.603       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.603 ; -4.603       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                    ;
; -4.603 ; -4.603       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                    ;
; -4.603 ; -4.603       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.603 ; -4.603       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.436 ; -4.436       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.436 ; -4.436       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.436 ; -4.436       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -4.436 ; -4.436       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -4.436 ; -4.436       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.436 ; -4.436       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.175 ; -4.175       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.175 ; -4.175       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -4.175 ; -4.175       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.175 ; -4.175       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                    ;
; -4.175 ; -4.175       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.175 ; -4.175       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -4.129 ; -4.129       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.129 ; -4.129       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -4.129 ; -4.129       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -4.129 ; -4.129       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                    ;
; -4.129 ; -4.129       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.129 ; -4.129       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -4.110 ; -4.110       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.110 ; -4.110       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.110 ; -4.110       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.110 ; -4.110       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.110 ; -4.110       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.110 ; -4.110       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.095 ; -4.095       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.095 ; -4.095       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -4.095 ; -4.095       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.095 ; -4.095       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -4.095 ; -4.095       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -4.095 ; -4.095       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -3.882 ; -3.882       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -3.882 ; -3.882       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -3.882 ; -3.882       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -3.882 ; -3.882       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -3.882 ; -3.882       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -3.882 ; -3.882       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -3.834 ; -3.834       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -3.834 ; -3.834       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -3.834 ; -3.834       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -3.834 ; -3.834       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -3.834 ; -3.834       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -3.834 ; -3.834       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -3.787 ; -3.787       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -3.787 ; -3.787       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -3.787 ; -3.787       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -3.787 ; -3.787       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -3.787 ; -3.787       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -3.787 ; -3.787       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                    ;
; -2.188 ; -2.188       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -2.188 ; -2.188       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -2.188 ; -2.188       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -2.188 ; -2.188       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -2.188 ; -2.188       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -2.188 ; -2.188       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -2.082 ; -2.082       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -2.082 ; -2.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1  ;
; -2.082 ; -2.082       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -2.082 ; -2.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                    ;
; -2.082 ; -2.082       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -2.082 ; -2.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                ;
; -2.078 ; -2.078       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -2.078 ; -2.078       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ;
; -2.078 ; -2.078       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -2.078 ; -2.078       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                   ;
; -2.078 ; -2.078       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -2.078 ; -2.078       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                               ;
; -1.889 ; -1.889       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -1.889 ; -1.889       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ;
; -1.889 ; -1.889       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -1.889 ; -1.889       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                    ;
; -1.889 ; -1.889       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -1.889 ; -1.889       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datad                                                    ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                ;
; -1.878 ; -1.878       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -1.878 ; -1.878       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ;
; -1.878 ; -1.878       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                    ;
; -1.878 ; -1.878       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                    ;
; -1.878 ; -1.878       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -1.878 ; -1.878       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                ;
; -1.850 ; -1.850       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -1.850 ; -1.850       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ;
; -1.850 ; -1.850       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -1.850 ; -1.850       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                   ;
; -1.850 ; -1.850       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -1.850 ; -1.850       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                               ;
; -1.794 ; -1.794       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -1.794 ; -1.794       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4  ;
; -1.794 ; -1.794       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
; -1.794 ; -1.794       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -4.489 ; -4.489       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -4.489 ; -4.489       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -4.489 ; -4.489       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -4.489 ; -4.489       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac                                                                                                                         ;
; -4.489 ; -4.489       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -4.489 ; -4.489       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -4.322 ; -4.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -4.322 ; -4.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -4.322 ; -4.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -4.322 ; -4.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -4.322 ; -4.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -4.322 ; -4.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -4.061 ; -4.061       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -4.061 ; -4.061       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -4.061 ; -4.061       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -4.061 ; -4.061       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -4.061 ; -4.061       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -4.061 ; -4.061       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -4.015 ; -4.015       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -4.015 ; -4.015       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -4.015 ; -4.015       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -4.015 ; -4.015       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -4.015 ; -4.015       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -4.015 ; -4.015       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -3.996 ; -3.996       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.996 ; -3.996       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.996 ; -3.996       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.996 ; -3.996       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.996 ; -3.996       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.996 ; -3.996       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.981 ; -3.981       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.981 ; -3.981       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.981 ; -3.981       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.981 ; -3.981       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.981 ; -3.981       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.981 ; -3.981       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.768 ; -3.768       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.768 ; -3.768       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.768 ; -3.768       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.768 ; -3.768       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.768 ; -3.768       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -3.768 ; -3.768       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -3.720 ; -3.720       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.720 ; -3.720       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.720 ; -3.720       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.720 ; -3.720       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.720 ; -3.720       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -3.720 ; -3.720       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -3.673 ; -3.673       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -3.673 ; -3.673       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -3.673 ; -3.673       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -3.673 ; -3.673       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -3.673 ; -3.673       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -3.673 ; -3.673       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -2.074 ; -2.074       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -2.074 ; -2.074       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -2.074 ; -2.074       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~5|combout                                                                                                                                  ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~5|combout                                                                                                                                  ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datac                                                                                          ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datac                                                                                          ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.013 ; -2.013       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
; -2.013 ; -2.013       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
; -1.968 ; -1.968       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -1.968 ; -1.968       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -1.968 ; -1.968       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -1.968 ; -1.968       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac                                                                                                                         ;
; -1.968 ; -1.968       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -1.968 ; -1.968       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|combout                                                                                        ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1|combout                                                                                        ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout                                                                                      ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout                                                                                      ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac                                                                                        ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac                                                                                        ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -1.966 ; -1.966       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -1.964 ; -1.964       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -1.964 ; -1.964       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -1.964 ; -1.964       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -1.964 ; -1.964       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -1.964 ; -1.964       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -1.964 ; -1.964       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+----------------------+----------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+----------------+-------+-------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 2.066 ; 2.066 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 4.297 ; 4.297 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 5.746 ; 5.746 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 5.530 ; 5.530 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.298 ; 2.298 ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.290 ; 2.290 ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 4.439 ; 4.439 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 2.766 ; 2.766 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 4.600 ; 4.600 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 4.301 ; 4.301 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 4.312 ; 4.312 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 4.311 ; 4.311 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 4.291 ; 4.291 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 4.322 ; 4.322 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 4.551 ; 4.551 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 4.437 ; 4.437 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 4.434 ; 4.434 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 4.600 ; 4.600 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 4.442 ; 4.442 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 2.170 ; 2.170 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.133 ; 2.133 ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 2.184 ; 2.184 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 2.668 ; 2.668 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 4.899 ; 4.899 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 6.348 ; 6.348 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 6.132 ; 6.132 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.900 ; 2.900 ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.892 ; 2.892 ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 5.041 ; 5.041 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 3.368 ; 3.368 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 5.202 ; 5.202 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 4.903 ; 4.903 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 4.914 ; 4.914 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 4.913 ; 4.913 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 4.893 ; 4.893 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 4.924 ; 4.924 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 5.153 ; 5.153 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 5.039 ; 5.039 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 5.036 ; 5.036 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 5.202 ; 5.202 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 5.044 ; 5.044 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 2.772 ; 2.772 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.735 ; 2.735 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 2.786 ; 2.786 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 2.062 ; 2.062 ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; 4.293 ; 4.293 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; 5.742 ; 5.742 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 5.526 ; 5.526 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 2.294 ; 2.294 ; Rise       ; not_reset       ;
; START                ; not_reset      ; 2.286 ; 2.286 ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; 4.435 ; 4.435 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 2.762 ; 2.762 ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 4.596 ; 4.596 ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 4.297 ; 4.297 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 4.308 ; 4.308 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 4.307 ; 4.307 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 4.287 ; 4.287 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 4.318 ; 4.318 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 4.547 ; 4.547 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 4.433 ; 4.433 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 4.430 ; 4.430 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 4.596 ; 4.596 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 4.438 ; 4.438 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 2.166 ; 2.166 ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 2.129 ; 2.129 ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 2.180 ; 2.180 ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 1.709 ; 1.709 ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; 3.940 ; 3.940 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; 5.389 ; 5.389 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 5.173 ; 5.173 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 1.941 ; 1.941 ; Fall       ; not_reset       ;
; START                ; not_reset      ; 1.933 ; 1.933 ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; 4.082 ; 4.082 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 2.409 ; 2.409 ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 4.243 ; 4.243 ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 3.944 ; 3.944 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 3.955 ; 3.955 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 3.954 ; 3.954 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 3.934 ; 3.934 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 3.965 ; 3.965 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 4.194 ; 4.194 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 4.080 ; 4.080 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 4.077 ; 4.077 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 4.243 ; 4.243 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 4.085 ; 4.085 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 1.813 ; 1.813 ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 1.776 ; 1.776 ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 1.827 ; 1.827 ; Fall       ; not_reset       ;
+----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.378  ; 1.378  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.901 ; -0.901 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -1.554 ; -1.554 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -1.560 ; -1.560 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.798  ; 0.798  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.325  ; 0.325  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.829 ; -1.829 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.431  ; 0.431  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.477  ; 0.477  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.691 ; -1.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -1.702 ; -1.702 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.701 ; -1.701 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.681 ; -1.681 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.712 ; -1.712 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -1.941 ; -1.941 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -1.827 ; -1.827 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -1.824 ; -1.824 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.990 ; -1.990 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -1.832 ; -1.832 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.440  ; 0.440  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.477  ; 0.477  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 1.532  ; 1.532  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.731  ; 1.731  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.548 ; -0.548 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -1.201 ; -1.201 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -1.207 ; -1.207 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 1.151  ; 1.151  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.678  ; 0.678  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.476 ; -1.476 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.784  ; 0.784  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.830  ; 0.830  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.338 ; -1.338 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -1.349 ; -1.349 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.348 ; -1.348 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.328 ; -1.328 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.359 ; -1.359 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -1.588 ; -1.588 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -1.474 ; -1.474 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -1.471 ; -1.471 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.637 ; -1.637 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -1.479 ; -1.479 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.793  ; 0.793  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.830  ; 0.830  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 1.885  ; 1.885  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 1.496  ; 1.496  ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.783 ; -0.783 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; -1.436 ; -1.436 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -1.442 ; -1.442 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 0.916  ; 0.916  ; Rise       ; not_reset       ;
; START                ; not_reset      ; 0.443  ; 0.443  ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; -1.711 ; -1.711 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 0.549  ; 0.549  ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 0.595  ; 0.595  ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -1.573 ; -1.573 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -1.584 ; -1.584 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -1.583 ; -1.583 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -1.563 ; -1.563 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -1.594 ; -1.594 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -1.823 ; -1.823 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -1.709 ; -1.709 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -1.706 ; -1.706 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -1.872 ; -1.872 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -1.714 ; -1.714 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 0.558  ; 0.558  ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 0.595  ; 0.595  ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 1.650  ; 1.650  ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 1.849  ; 1.849  ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.430 ; -0.430 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; -1.083 ; -1.083 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -1.089 ; -1.089 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 1.269  ; 1.269  ; Fall       ; not_reset       ;
; START                ; not_reset      ; 0.796  ; 0.796  ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; -1.358 ; -1.358 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 0.902  ; 0.902  ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 0.948  ; 0.948  ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -1.220 ; -1.220 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -1.231 ; -1.231 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -1.230 ; -1.230 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -1.210 ; -1.210 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -1.241 ; -1.241 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -1.470 ; -1.470 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -1.356 ; -1.356 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -1.353 ; -1.353 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -1.519 ; -1.519 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -1.361 ; -1.361 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 0.911  ; 0.911  ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 0.948  ; 0.948  ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 2.003  ; 2.003  ; Fall       ; not_reset       ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 12.209 ; 12.209 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 9.781  ; 9.781  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 15.346 ; 15.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 13.788 ; 13.788 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 13.643 ; 13.643 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 14.968 ; 14.968 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 15.346 ; 15.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 14.693 ; 14.693 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 15.253 ; 15.253 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 10.134 ; 10.134 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 10.272 ; 10.272 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 10.271 ; 10.271 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 10.451 ; 10.451 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 10.332 ; 10.332 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 10.308 ; 10.308 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 10.806 ; 10.806 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 10.504 ; 10.504 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 9.588  ; 9.588  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 9.769  ; 9.769  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 9.860  ; 9.860  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 10.012 ; 10.012 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 10.806 ; 10.806 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 9.916  ; 9.916  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 10.681 ; 10.681 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 9.808  ; 9.808  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 10.203 ; 10.203 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 10.537 ; 10.537 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 10.079 ; 10.079 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 9.784  ; 9.784  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 7.356  ; 7.356  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 12.921 ; 12.921 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 11.363 ; 11.363 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 11.218 ; 11.218 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 12.543 ; 12.543 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 12.921 ; 12.921 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 12.268 ; 12.268 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 12.828 ; 12.828 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 7.709  ; 7.709  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 7.847  ; 7.847  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 7.846  ; 7.846  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 8.026  ; 8.026  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 7.907  ; 7.907  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 7.883  ; 7.883  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 8.381  ; 8.381  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 8.079  ; 8.079  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.163  ; 7.163  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.344  ; 7.344  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 7.435  ; 7.435  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 7.587  ; 7.587  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 8.381  ; 8.381  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 7.491  ; 7.491  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.256  ; 8.256  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 7.383  ; 7.383  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 7.778  ; 7.778  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.112  ; 8.112  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.654  ; 7.654  ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 12.327 ; 12.327 ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 9.899  ; 9.899  ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 15.464 ; 15.464 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 13.906 ; 13.906 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 13.761 ; 13.761 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 15.086 ; 15.086 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 15.464 ; 15.464 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 14.811 ; 14.811 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 15.371 ; 15.371 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 10.252 ; 10.252 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 10.390 ; 10.390 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 10.389 ; 10.389 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 10.569 ; 10.569 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 10.450 ; 10.450 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 10.426 ; 10.426 ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 10.924 ; 10.924 ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 10.622 ; 10.622 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 9.706  ; 9.706  ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 9.887  ; 9.887  ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 9.978  ; 9.978  ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 10.130 ; 10.130 ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 10.924 ; 10.924 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 10.034 ; 10.034 ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 10.799 ; 10.799 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 9.926  ; 9.926  ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 10.321 ; 10.321 ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 10.655 ; 10.655 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 10.197 ; 10.197 ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 9.902  ; 9.902  ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 7.474  ; 7.474  ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 13.039 ; 13.039 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 11.481 ; 11.481 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 11.336 ; 11.336 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 12.661 ; 12.661 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 13.039 ; 13.039 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 12.386 ; 12.386 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 12.946 ; 12.946 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 7.827  ; 7.827  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 7.965  ; 7.965  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 7.964  ; 7.964  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 8.144  ; 8.144  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 8.025  ; 8.025  ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 8.001  ; 8.001  ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 8.499  ; 8.499  ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 8.197  ; 8.197  ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 7.281  ; 7.281  ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 7.462  ; 7.462  ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 7.553  ; 7.553  ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 7.705  ; 7.705  ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 8.499  ; 8.499  ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 7.609  ; 7.609  ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 8.374  ; 8.374  ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 7.501  ; 7.501  ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 7.896  ; 7.896  ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 8.230  ; 8.230  ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 7.772  ; 7.772  ; Fall       ; not_reset       ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.718 ; 3.718 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.443 ; 3.443 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.020 ; 4.020 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 3.950 ; 3.950 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.009 ; 4.009 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.853 ; 3.853 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.356 ; 4.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 3.796 ; 3.796 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 3.933 ; 3.933 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.994 ; 3.994 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.970 ; 3.970 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.166 ; 4.166 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.431 ; 3.431 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.522 ; 3.522 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.674 ; 3.674 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 4.468 ; 4.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.578 ; 3.578 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 4.343 ; 4.343 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.470 ; 3.470 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.199 ; 4.199 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.741 ; 3.741 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.718 ; 3.718 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.443 ; 3.443 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.020 ; 4.020 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 3.950 ; 3.950 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.009 ; 4.009 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.853 ; 3.853 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.356 ; 4.356 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 3.796 ; 3.796 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 3.933 ; 3.933 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.994 ; 3.994 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.970 ; 3.970 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.166 ; 4.166 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.431 ; 3.431 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.522 ; 3.522 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.674 ; 3.674 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 4.468 ; 4.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.578 ; 3.578 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 4.343 ; 4.343 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.470 ; 3.470 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.199 ; 4.199 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.741 ; 3.741 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 3.785 ; 3.785 ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 3.347 ; 3.347 ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 3.629 ; 3.629 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 3.924 ; 3.924 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 3.854 ; 3.854 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 3.629 ; 3.629 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 3.913 ; 3.913 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 3.757 ; 3.757 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 4.260 ; 4.260 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 3.700 ; 3.700 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 3.838 ; 3.838 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 3.837 ; 3.837 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 4.017 ; 4.017 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 3.898 ; 3.898 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 3.874 ; 3.874 ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 3.254 ; 3.254 ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 4.170 ; 4.170 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 3.254 ; 3.254 ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 3.435 ; 3.435 ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 3.526 ; 3.526 ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 3.678 ; 3.678 ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 4.472 ; 4.472 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 3.582 ; 3.582 ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 4.347 ; 4.347 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 3.474 ; 3.474 ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 3.869 ; 3.869 ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 4.203 ; 4.203 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 3.745 ; 3.745 ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 3.885 ; 3.885 ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 3.447 ; 3.447 ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 3.729 ; 3.729 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 4.024 ; 4.024 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 3.954 ; 3.954 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 3.729 ; 3.729 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 4.013 ; 4.013 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 3.857 ; 3.857 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 4.360 ; 4.360 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 3.800 ; 3.800 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 3.938 ; 3.938 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 3.937 ; 3.937 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 4.117 ; 4.117 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 3.998 ; 3.998 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 3.974 ; 3.974 ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 3.254 ; 3.254 ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 4.170 ; 4.170 ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 3.254 ; 3.254 ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 3.435 ; 3.435 ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 3.526 ; 3.526 ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 3.678 ; 3.678 ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 4.472 ; 4.472 ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 3.582 ; 3.582 ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 4.347 ; 4.347 ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 3.474 ; 3.474 ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 3.869 ; 3.869 ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 4.203 ; 4.203 ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 3.745 ; 3.745 ; Fall       ; not_reset       ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 8.126  ; 6.745  ; 6.745  ; 8.126  ;
; END_STATE           ; RUN_indicator        ; 5.698  ;        ;        ; 5.698  ;
; END_STATE           ; mem_addr_bus_out[0]  ; 9.705  ; 9.705  ; 9.705  ; 9.705  ;
; END_STATE           ; mem_addr_bus_out[1]  ; 9.560  ; 9.560  ; 9.560  ; 9.560  ;
; END_STATE           ; mem_addr_bus_out[2]  ; 10.885 ; 10.885 ; 10.885 ; 10.885 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 11.263 ; 11.263 ; 11.263 ; 11.263 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 10.610 ; 10.610 ; 10.610 ; 10.610 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 11.170 ; 11.170 ; 11.170 ; 11.170 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 6.051  ; 6.051  ; 6.051  ; 6.051  ;
; END_STATE           ; mem_addr_bus_out[7]  ; 6.189  ; 6.189  ; 6.189  ; 6.189  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 6.188  ; 6.188  ; 6.188  ; 6.188  ;
; END_STATE           ; mem_addr_bus_out[9]  ; 6.368  ; 6.368  ; 6.368  ; 6.368  ;
; END_STATE           ; mem_addr_bus_out[10] ; 6.249  ; 6.249  ; 6.249  ; 6.249  ;
; END_STATE           ; mem_addr_bus_out[11] ; 6.225  ; 6.225  ; 6.225  ; 6.225  ;
; END_STATE           ; mem_data_bus_out[0]  ; 6.421  ; 6.421  ; 6.421  ; 6.421  ;
; END_STATE           ; mem_data_bus_out[1]  ; 5.505  ;        ;        ; 5.505  ;
; END_STATE           ; mem_data_bus_out[2]  ; 5.686  ; 5.686  ; 5.686  ; 5.686  ;
; END_STATE           ; mem_data_bus_out[3]  ; 5.777  ; 5.777  ; 5.777  ; 5.777  ;
; END_STATE           ; mem_data_bus_out[4]  ; 5.929  ; 5.929  ; 5.929  ; 5.929  ;
; END_STATE           ; mem_data_bus_out[5]  ; 6.723  ; 6.723  ; 6.723  ; 6.723  ;
; END_STATE           ; mem_data_bus_out[6]  ; 5.833  ;        ;        ; 5.833  ;
; END_STATE           ; mem_data_bus_out[7]  ; 6.598  ; 6.598  ; 6.598  ; 6.598  ;
; END_STATE           ; mem_data_bus_out[8]  ; 5.725  ; 5.725  ; 5.725  ; 5.725  ;
; END_STATE           ; mem_data_bus_out[9]  ; 6.120  ; 6.120  ; 6.120  ; 6.120  ;
; END_STATE           ; mem_data_bus_out[10] ; 6.454  ; 6.454  ; 6.454  ; 6.454  ;
; END_STATE           ; mem_data_bus_out[11] ; 5.996  ; 5.996  ; 5.996  ; 5.996  ;
; IRQ                 ; HLT_indicator        ; 9.575  ; 8.194  ; 8.194  ; 9.575  ;
; IRQ                 ; RUN_indicator        ; 7.147  ;        ;        ; 7.147  ;
; IRQ                 ; mem_addr_bus_out[0]  ; 11.154 ; 11.154 ; 11.154 ; 11.154 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 11.009 ; 11.009 ; 11.009 ; 11.009 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 12.334 ; 12.334 ; 12.334 ; 12.334 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 12.712 ; 12.712 ; 12.712 ; 12.712 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 12.619 ; 12.619 ; 12.619 ; 12.619 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 7.500  ; 7.500  ; 7.500  ; 7.500  ;
; IRQ                 ; mem_addr_bus_out[7]  ; 7.638  ; 7.638  ; 7.638  ; 7.638  ;
; IRQ                 ; mem_addr_bus_out[8]  ; 7.637  ; 7.637  ; 7.637  ; 7.637  ;
; IRQ                 ; mem_addr_bus_out[9]  ; 7.817  ; 7.817  ; 7.817  ; 7.817  ;
; IRQ                 ; mem_addr_bus_out[10] ; 7.698  ; 7.698  ; 7.698  ; 7.698  ;
; IRQ                 ; mem_addr_bus_out[11] ; 7.674  ; 7.674  ; 7.674  ; 7.674  ;
; IRQ                 ; mem_data_bus_out[0]  ; 7.870  ; 7.870  ; 7.870  ; 7.870  ;
; IRQ                 ; mem_data_bus_out[1]  ; 6.954  ;        ;        ; 6.954  ;
; IRQ                 ; mem_data_bus_out[2]  ; 7.135  ; 7.135  ; 7.135  ; 7.135  ;
; IRQ                 ; mem_data_bus_out[3]  ; 7.226  ; 7.226  ; 7.226  ; 7.226  ;
; IRQ                 ; mem_data_bus_out[4]  ; 7.378  ; 7.378  ; 7.378  ; 7.378  ;
; IRQ                 ; mem_data_bus_out[5]  ; 8.172  ; 8.172  ; 8.172  ; 8.172  ;
; IRQ                 ; mem_data_bus_out[6]  ; 7.282  ;        ;        ; 7.282  ;
; IRQ                 ; mem_data_bus_out[7]  ; 8.047  ; 8.047  ; 8.047  ; 8.047  ;
; IRQ                 ; mem_data_bus_out[8]  ; 7.174  ; 7.174  ; 7.174  ; 7.174  ;
; IRQ                 ; mem_data_bus_out[9]  ; 7.569  ; 7.569  ; 7.569  ; 7.569  ;
; IRQ                 ; mem_data_bus_out[10] ; 7.903  ; 7.903  ; 7.903  ; 7.903  ;
; IRQ                 ; mem_data_bus_out[11] ; 7.445  ; 7.445  ; 7.445  ; 7.445  ;
; IRQ_ON              ; HLT_indicator        ; 9.359  ; 7.978  ; 7.978  ; 9.359  ;
; IRQ_ON              ; RUN_indicator        ; 6.931  ;        ;        ; 6.931  ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 10.938 ; 10.938 ; 10.938 ; 10.938 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 12.118 ; 12.118 ; 12.118 ; 12.118 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 12.496 ; 12.496 ; 12.496 ; 12.496 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 12.403 ; 12.403 ; 12.403 ; 12.403 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 7.284  ; 7.284  ; 7.284  ; 7.284  ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 7.422  ; 7.422  ; 7.422  ; 7.422  ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 7.421  ; 7.421  ; 7.421  ; 7.421  ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 7.601  ; 7.601  ; 7.601  ; 7.601  ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 7.482  ; 7.482  ; 7.482  ; 7.482  ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 7.458  ; 7.458  ; 7.458  ; 7.458  ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 7.654  ; 7.654  ; 7.654  ; 7.654  ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 6.738  ;        ;        ; 6.738  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 6.919  ; 6.919  ; 6.919  ; 6.919  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 7.010  ; 7.010  ; 7.010  ; 7.010  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 7.162  ; 7.162  ; 7.162  ; 7.162  ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 7.956  ; 7.956  ; 7.956  ; 7.956  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 7.066  ;        ;        ; 7.066  ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 7.831  ; 7.831  ; 7.831  ; 7.831  ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 6.958  ; 6.958  ; 6.958  ; 6.958  ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 7.353  ; 7.353  ; 7.353  ; 7.353  ;
; IRQ_ON              ; mem_data_bus_out[10] ; 7.687  ; 7.687  ; 7.687  ; 7.687  ;
; IRQ_ON              ; mem_data_bus_out[11] ; 7.229  ; 7.229  ; 7.229  ; 7.229  ;
; NEXT_STATE          ; HLT_indicator        ; 6.127  ; 4.746  ; 4.746  ; 6.127  ;
; NEXT_STATE          ; RUN_indicator        ; 3.699  ;        ;        ; 3.699  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 7.706  ; 7.706  ; 7.706  ; 7.706  ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 7.561  ; 7.561  ; 7.561  ; 7.561  ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 9.264  ; 9.264  ; 9.264  ; 9.264  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 8.611  ; 8.611  ; 8.611  ; 8.611  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 9.171  ; 9.171  ; 9.171  ; 9.171  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.052  ; 4.052  ; 4.052  ; 4.052  ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.190  ; 4.190  ; 4.190  ; 4.190  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.189  ; 4.189  ; 4.189  ; 4.189  ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.369  ; 4.369  ; 4.369  ; 4.369  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.250  ; 4.250  ; 4.250  ; 4.250  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.226  ; 4.226  ; 4.226  ; 4.226  ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.422  ; 4.422  ; 4.422  ; 4.422  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.506  ;        ;        ; 3.506  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.687  ; 3.687  ; 3.687  ; 3.687  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.778  ; 3.778  ; 3.778  ; 3.778  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.930  ; 3.930  ; 3.930  ; 3.930  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 4.724  ; 4.724  ; 4.724  ; 4.724  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.834  ;        ;        ; 3.834  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 4.599  ; 4.599  ; 4.599  ; 4.599  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.726  ; 3.726  ; 3.726  ; 3.726  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.121  ; 4.121  ; 4.121  ; 4.121  ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.455  ; 4.455  ; 4.455  ; 4.455  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.997  ; 3.997  ; 3.997  ; 3.997  ;
; START               ; HLT_indicator        ; 6.119  ; 4.738  ; 4.738  ; 6.119  ;
; START               ; RUN_indicator        ; 3.691  ; 3.271  ; 3.271  ; 3.691  ;
; START               ; mem_addr_bus_out[0]  ; 7.698  ; 7.698  ; 7.698  ; 7.698  ;
; START               ; mem_addr_bus_out[1]  ; 7.553  ; 7.553  ; 7.553  ; 7.553  ;
; START               ; mem_addr_bus_out[2]  ; 8.878  ; 8.878  ; 8.878  ; 8.878  ;
; START               ; mem_addr_bus_out[3]  ; 9.256  ; 9.256  ; 9.256  ; 9.256  ;
; START               ; mem_addr_bus_out[4]  ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; START               ; mem_addr_bus_out[5]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; START               ; mem_addr_bus_out[6]  ; 4.044  ; 4.044  ; 4.044  ; 4.044  ;
; START               ; mem_addr_bus_out[7]  ; 4.182  ; 4.182  ; 4.182  ; 4.182  ;
; START               ; mem_addr_bus_out[8]  ; 4.181  ; 4.181  ; 4.181  ; 4.181  ;
; START               ; mem_addr_bus_out[9]  ; 4.361  ; 4.361  ; 4.361  ; 4.361  ;
; START               ; mem_addr_bus_out[10] ; 4.242  ; 4.242  ; 4.242  ; 4.242  ;
; START               ; mem_addr_bus_out[11] ; 4.218  ; 4.218  ; 4.218  ; 4.218  ;
; START               ; mem_data_bus_out[0]  ; 4.414  ; 4.414  ; 4.414  ; 4.414  ;
; START               ; mem_data_bus_out[1]  ; 3.498  ;        ;        ; 3.498  ;
; START               ; mem_data_bus_out[2]  ; 3.679  ; 3.679  ; 3.679  ; 3.679  ;
; START               ; mem_data_bus_out[3]  ; 3.770  ; 3.770  ; 3.770  ; 3.770  ;
; START               ; mem_data_bus_out[4]  ; 3.922  ; 3.922  ; 3.922  ; 3.922  ;
; START               ; mem_data_bus_out[5]  ; 4.716  ; 4.716  ; 4.716  ; 4.716  ;
; START               ; mem_data_bus_out[6]  ; 3.826  ;        ;        ; 3.826  ;
; START               ; mem_data_bus_out[7]  ; 4.591  ; 4.591  ; 4.591  ; 4.591  ;
; START               ; mem_data_bus_out[8]  ; 3.718  ; 3.718  ; 3.718  ; 3.718  ;
; START               ; mem_data_bus_out[9]  ; 4.113  ; 4.113  ; 4.113  ; 4.113  ;
; START               ; mem_data_bus_out[10] ; 4.447  ; 4.447  ; 4.447  ; 4.447  ;
; START               ; mem_data_bus_out[11] ; 3.989  ; 3.989  ; 3.989  ; 3.989  ;
; STEP                ; HLT_indicator        ; 8.268  ; 6.887  ; 6.887  ; 8.268  ;
; STEP                ; RUN_indicator        ; 5.840  ;        ;        ; 5.840  ;
; STEP                ; mem_addr_bus_out[0]  ; 9.847  ; 9.847  ; 9.847  ; 9.847  ;
; STEP                ; mem_addr_bus_out[1]  ; 9.702  ; 9.702  ; 9.702  ; 9.702  ;
; STEP                ; mem_addr_bus_out[2]  ; 11.027 ; 11.027 ; 11.027 ; 11.027 ;
; STEP                ; mem_addr_bus_out[3]  ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; STEP                ; mem_addr_bus_out[4]  ; 10.752 ; 10.752 ; 10.752 ; 10.752 ;
; STEP                ; mem_addr_bus_out[5]  ; 11.312 ; 11.312 ; 11.312 ; 11.312 ;
; STEP                ; mem_addr_bus_out[6]  ; 6.193  ; 6.193  ; 6.193  ; 6.193  ;
; STEP                ; mem_addr_bus_out[7]  ; 6.331  ; 6.331  ; 6.331  ; 6.331  ;
; STEP                ; mem_addr_bus_out[8]  ; 6.330  ; 6.330  ; 6.330  ; 6.330  ;
; STEP                ; mem_addr_bus_out[9]  ; 6.510  ; 6.510  ; 6.510  ; 6.510  ;
; STEP                ; mem_addr_bus_out[10] ; 6.391  ; 6.391  ; 6.391  ; 6.391  ;
; STEP                ; mem_addr_bus_out[11] ; 6.367  ; 6.367  ; 6.367  ; 6.367  ;
; STEP                ; mem_data_bus_out[0]  ; 6.563  ; 6.563  ; 6.563  ; 6.563  ;
; STEP                ; mem_data_bus_out[1]  ; 5.647  ;        ;        ; 5.647  ;
; STEP                ; mem_data_bus_out[2]  ; 5.828  ; 5.828  ; 5.828  ; 5.828  ;
; STEP                ; mem_data_bus_out[3]  ; 5.919  ; 5.919  ; 5.919  ; 5.919  ;
; STEP                ; mem_data_bus_out[4]  ; 6.071  ; 6.071  ; 6.071  ; 6.071  ;
; STEP                ; mem_data_bus_out[5]  ; 6.865  ; 6.865  ; 6.865  ; 6.865  ;
; STEP                ; mem_data_bus_out[6]  ; 5.975  ;        ;        ; 5.975  ;
; STEP                ; mem_data_bus_out[7]  ; 6.740  ; 6.740  ; 6.740  ; 6.740  ;
; STEP                ; mem_data_bus_out[8]  ; 5.867  ; 5.867  ; 5.867  ; 5.867  ;
; STEP                ; mem_data_bus_out[9]  ; 6.262  ; 6.262  ; 6.262  ; 6.262  ;
; STEP                ; mem_data_bus_out[10] ; 6.596  ; 6.596  ; 6.596  ; 6.596  ;
; STEP                ; mem_data_bus_out[11] ; 6.138  ; 6.138  ; 6.138  ; 6.138  ;
; clk_in              ; HLT_indicator        ; 6.595  ; 6.212  ; 6.212  ; 6.595  ;
; clk_in              ; RUN_indicator        ; 4.167  ;        ;        ; 4.167  ;
; clk_in              ; mem_addr_bus_out[0]  ; 8.174  ; 8.174  ; 8.174  ; 8.174  ;
; clk_in              ; mem_addr_bus_out[1]  ; 8.029  ; 8.029  ; 8.029  ; 8.029  ;
; clk_in              ; mem_addr_bus_out[2]  ; 9.354  ; 9.354  ; 9.354  ; 9.354  ;
; clk_in              ; mem_addr_bus_out[3]  ; 9.732  ; 9.732  ; 9.732  ; 9.732  ;
; clk_in              ; mem_addr_bus_out[4]  ; 9.079  ; 9.079  ; 9.079  ; 9.079  ;
; clk_in              ; mem_addr_bus_out[5]  ; 9.639  ; 9.639  ; 9.639  ; 9.639  ;
; clk_in              ; mem_addr_bus_out[6]  ; 4.520  ; 4.520  ; 4.520  ; 4.520  ;
; clk_in              ; mem_addr_bus_out[7]  ; 4.658  ; 4.658  ; 4.658  ; 4.658  ;
; clk_in              ; mem_addr_bus_out[8]  ; 4.657  ; 4.657  ; 4.657  ; 4.657  ;
; clk_in              ; mem_addr_bus_out[9]  ; 4.837  ; 4.837  ; 4.837  ; 4.837  ;
; clk_in              ; mem_addr_bus_out[10] ; 4.718  ; 4.718  ; 4.718  ; 4.718  ;
; clk_in              ; mem_addr_bus_out[11] ; 4.694  ; 4.694  ; 4.694  ; 4.694  ;
; clk_in              ; mem_data_bus_out[0]  ; 4.890  ; 4.890  ; 4.890  ; 4.890  ;
; clk_in              ; mem_data_bus_out[1]  ; 3.974  ; 3.123  ; 3.123  ; 3.974  ;
; clk_in              ; mem_data_bus_out[2]  ; 4.155  ; 4.155  ; 4.155  ; 4.155  ;
; clk_in              ; mem_data_bus_out[3]  ; 4.246  ; 4.246  ; 4.246  ; 4.246  ;
; clk_in              ; mem_data_bus_out[4]  ; 4.398  ; 4.398  ; 4.398  ; 4.398  ;
; clk_in              ; mem_data_bus_out[5]  ; 5.192  ; 5.192  ; 5.192  ; 5.192  ;
; clk_in              ; mem_data_bus_out[6]  ; 4.302  ; 3.221  ; 3.221  ; 4.302  ;
; clk_in              ; mem_data_bus_out[7]  ; 5.067  ; 5.067  ; 5.067  ; 5.067  ;
; clk_in              ; mem_data_bus_out[8]  ; 4.194  ; 4.194  ; 4.194  ; 4.194  ;
; clk_in              ; mem_data_bus_out[9]  ; 4.589  ; 4.589  ; 4.589  ; 4.589  ;
; clk_in              ; mem_data_bus_out[10] ; 4.923  ; 4.923  ; 4.923  ; 4.923  ;
; clk_in              ; mem_data_bus_out[11] ; 4.465  ; 4.465  ; 4.465  ; 4.465  ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 8.130  ; 6.749  ; 6.749  ; 8.130  ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 5.702  ;        ;        ; 5.702  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 9.709  ; 9.709  ; 9.709  ; 9.709  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 9.564  ; 9.564  ; 9.564  ; 9.564  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 10.889 ; 10.889 ; 10.889 ; 10.889 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 11.267 ; 11.267 ; 11.267 ; 11.267 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 10.614 ; 10.614 ; 10.614 ; 10.614 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 11.174 ; 11.174 ; 11.174 ; 11.174 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.055  ; 6.055  ; 6.055  ; 6.055  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.193  ; 6.193  ; 6.193  ; 6.193  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.192  ; 6.192  ; 6.192  ; 6.192  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.372  ; 6.372  ; 6.372  ; 6.372  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.253  ; 6.253  ; 6.253  ; 6.253  ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.229  ; 6.229  ; 6.229  ; 6.229  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.425  ; 6.425  ; 6.425  ; 6.425  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.509  ;        ;        ; 5.509  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.690  ; 5.690  ; 5.690  ; 5.690  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.781  ; 5.781  ; 5.781  ; 5.781  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.933  ; 5.933  ; 5.933  ; 5.933  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.727  ; 6.727  ; 6.727  ; 6.727  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.837  ;        ;        ; 5.837  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 6.602  ; 6.602  ; 6.602  ; 6.602  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.729  ; 5.729  ; 5.729  ; 5.729  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.124  ; 6.124  ; 6.124  ; 6.124  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.458  ; 6.458  ; 6.458  ; 6.458  ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.000  ; 6.000  ; 6.000  ; 6.000  ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 8.141  ; 6.760  ; 6.760  ; 8.141  ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 5.713  ;        ;        ; 5.713  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 9.720  ; 9.720  ; 9.720  ; 9.720  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 9.575  ; 9.575  ; 9.575  ; 9.575  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 10.900 ; 10.900 ; 10.900 ; 10.900 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 11.278 ; 11.278 ; 11.278 ; 11.278 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 10.625 ; 10.625 ; 10.625 ; 10.625 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 11.185 ; 11.185 ; 11.185 ; 11.185 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.066  ; 6.066  ; 6.066  ; 6.066  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.204  ; 6.204  ; 6.204  ; 6.204  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.203  ; 6.203  ; 6.203  ; 6.203  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.383  ; 6.383  ; 6.383  ; 6.383  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.264  ; 6.264  ; 6.264  ; 6.264  ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.240  ; 6.240  ; 6.240  ; 6.240  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.436  ; 6.436  ; 6.436  ; 6.436  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.520  ;        ;        ; 5.520  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.701  ; 5.701  ; 5.701  ; 5.701  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.792  ; 5.792  ; 5.792  ; 5.792  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944  ; 5.944  ; 5.944  ; 5.944  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.738  ; 6.738  ; 6.738  ; 6.738  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.848  ;        ;        ; 5.848  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.613  ; 6.613  ; 6.613  ; 6.613  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 5.740  ; 5.740  ; 5.740  ; 5.740  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.135  ; 6.135  ; 6.135  ; 6.135  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.469  ; 6.469  ; 6.469  ; 6.469  ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.011  ; 6.011  ; 6.011  ; 6.011  ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 8.140  ; 6.759  ; 6.759  ; 8.140  ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 5.712  ;        ;        ; 5.712  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 9.719  ; 9.719  ; 9.719  ; 9.719  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 9.574  ; 9.574  ; 9.574  ; 9.574  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 11.277 ; 11.277 ; 11.277 ; 11.277 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 10.624 ; 10.624 ; 10.624 ; 10.624 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 11.184 ; 11.184 ; 11.184 ; 11.184 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.065  ; 6.065  ; 6.065  ; 6.065  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.203  ; 6.203  ; 6.203  ; 6.203  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.202  ; 6.202  ; 6.202  ; 6.202  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.382  ; 6.382  ; 6.382  ; 6.382  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.263  ; 6.263  ; 6.263  ; 6.263  ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.239  ; 6.239  ; 6.239  ; 6.239  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.435  ; 6.435  ; 6.435  ; 6.435  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.519  ;        ;        ; 5.519  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.700  ; 5.700  ; 5.700  ; 5.700  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.791  ; 5.791  ; 5.791  ; 5.791  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.943  ; 5.943  ; 5.943  ; 5.943  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.737  ; 6.737  ; 6.737  ; 6.737  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.847  ;        ;        ; 5.847  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 6.612  ; 6.612  ; 6.612  ; 6.612  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.739  ; 5.739  ; 5.739  ; 5.739  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.134  ; 6.134  ; 6.134  ; 6.134  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.468  ; 6.468  ; 6.468  ; 6.468  ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.010  ; 6.010  ; 6.010  ; 6.010  ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 8.120  ; 6.739  ; 6.739  ; 8.120  ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 5.692  ;        ;        ; 5.692  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 9.699  ; 9.699  ; 9.699  ; 9.699  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 9.554  ; 9.554  ; 9.554  ; 9.554  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 10.879 ; 10.879 ; 10.879 ; 10.879 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 11.257 ; 11.257 ; 11.257 ; 11.257 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 10.604 ; 10.604 ; 10.604 ; 10.604 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 11.164 ; 11.164 ; 11.164 ; 11.164 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.045  ; 6.045  ; 6.045  ; 6.045  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.183  ; 6.183  ; 6.183  ; 6.183  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.182  ; 6.182  ; 6.182  ; 6.182  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.362  ; 6.362  ; 6.362  ; 6.362  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.243  ; 6.243  ; 6.243  ; 6.243  ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.219  ; 6.219  ; 6.219  ; 6.219  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.415  ; 6.415  ; 6.415  ; 6.415  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.499  ;        ;        ; 5.499  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.680  ; 5.680  ; 5.680  ; 5.680  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.771  ; 5.771  ; 5.771  ; 5.771  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.923  ; 5.923  ; 5.923  ; 5.923  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.717  ; 6.717  ; 6.717  ; 6.717  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.827  ;        ;        ; 5.827  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 6.592  ; 6.592  ; 6.592  ; 6.592  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.719  ; 5.719  ; 5.719  ; 5.719  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.114  ; 6.114  ; 6.114  ; 6.114  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.448  ; 6.448  ; 6.448  ; 6.448  ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.990  ; 5.990  ; 5.990  ; 5.990  ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 8.151  ; 6.770  ; 6.770  ; 8.151  ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 5.723  ;        ;        ; 5.723  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 9.730  ; 9.730  ; 9.730  ; 9.730  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 9.585  ; 9.585  ; 9.585  ; 9.585  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 10.910 ; 10.910 ; 10.910 ; 10.910 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 11.288 ; 11.288 ; 11.288 ; 11.288 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 10.635 ; 10.635 ; 10.635 ; 10.635 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 11.195 ; 11.195 ; 11.195 ; 11.195 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.076  ; 6.076  ; 6.076  ; 6.076  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.214  ; 6.214  ; 6.214  ; 6.214  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.213  ; 6.213  ; 6.213  ; 6.213  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.393  ; 6.393  ; 6.393  ; 6.393  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.274  ; 6.274  ; 6.274  ; 6.274  ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.250  ; 6.250  ; 6.250  ; 6.250  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.446  ; 6.446  ; 6.446  ; 6.446  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.530  ;        ;        ; 5.530  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.711  ; 5.711  ; 5.711  ; 5.711  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.802  ; 5.802  ; 5.802  ; 5.802  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.954  ; 5.954  ; 5.954  ; 5.954  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.748  ; 6.748  ; 6.748  ; 6.748  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.858  ;        ;        ; 5.858  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 6.623  ; 6.623  ; 6.623  ; 6.623  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.750  ; 5.750  ; 5.750  ; 5.750  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.145  ; 6.145  ; 6.145  ; 6.145  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.479  ; 6.479  ; 6.479  ; 6.479  ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.021  ; 6.021  ; 6.021  ; 6.021  ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 8.380  ; 6.999  ; 6.999  ; 8.380  ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 5.952  ;        ;        ; 5.952  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 9.959  ; 9.959  ; 9.959  ; 9.959  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 9.814  ; 9.814  ; 9.814  ; 9.814  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 11.139 ; 11.139 ; 11.139 ; 11.139 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 11.517 ; 11.517 ; 11.517 ; 11.517 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 10.864 ; 10.864 ; 10.864 ; 10.864 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 11.424 ; 11.424 ; 11.424 ; 11.424 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.305  ; 6.305  ; 6.305  ; 6.305  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.443  ; 6.443  ; 6.443  ; 6.443  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.442  ; 6.442  ; 6.442  ; 6.442  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.622  ; 6.622  ; 6.622  ; 6.622  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.503  ; 6.503  ; 6.503  ; 6.503  ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.479  ; 6.479  ; 6.479  ; 6.479  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.675  ; 6.675  ; 6.675  ; 6.675  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.759  ;        ;        ; 5.759  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.940  ; 5.940  ; 5.940  ; 5.940  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.031  ; 6.031  ; 6.031  ; 6.031  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.183  ; 6.183  ; 6.183  ; 6.183  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.977  ; 6.977  ; 6.977  ; 6.977  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.087  ;        ;        ; 6.087  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 6.852  ; 6.852  ; 6.852  ; 6.852  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 5.979  ; 5.979  ; 5.979  ; 5.979  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.374  ; 6.374  ; 6.374  ; 6.374  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.708  ; 6.708  ; 6.708  ; 6.708  ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.250  ; 6.250  ; 6.250  ; 6.250  ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 8.266  ; 6.885  ; 6.885  ; 8.266  ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 5.838  ;        ;        ; 5.838  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 9.845  ; 9.845  ; 9.845  ; 9.845  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 9.700  ; 9.700  ; 9.700  ; 9.700  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 11.025 ; 11.025 ; 11.025 ; 11.025 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 11.403 ; 11.403 ; 11.403 ; 11.403 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 10.750 ; 10.750 ; 10.750 ; 10.750 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 11.310 ; 11.310 ; 11.310 ; 11.310 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.191  ; 6.191  ; 6.191  ; 6.191  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.329  ; 6.329  ; 6.329  ; 6.329  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.328  ; 6.328  ; 6.328  ; 6.328  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.508  ; 6.508  ; 6.508  ; 6.508  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.389  ; 6.389  ; 6.389  ; 6.389  ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.365  ; 6.365  ; 6.365  ; 6.365  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.561  ; 6.561  ; 6.561  ; 6.561  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.645  ;        ;        ; 5.645  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.826  ; 5.826  ; 5.826  ; 5.826  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.917  ; 5.917  ; 5.917  ; 5.917  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 6.069  ; 6.069  ; 6.069  ; 6.069  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 6.863  ; 6.863  ; 6.863  ; 6.863  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.973  ;        ;        ; 5.973  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.738  ; 6.738  ; 6.738  ; 6.738  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.865  ; 5.865  ; 5.865  ; 5.865  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.260  ; 6.260  ; 6.260  ; 6.260  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.594  ; 6.594  ; 6.594  ; 6.594  ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.136  ; 6.136  ; 6.136  ; 6.136  ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 8.263  ; 6.882  ; 6.882  ; 8.263  ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 5.835  ;        ;        ; 5.835  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 9.842  ; 9.842  ; 9.842  ; 9.842  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 9.697  ; 9.697  ; 9.697  ; 9.697  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 11.022 ; 11.022 ; 11.022 ; 11.022 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 11.400 ; 11.400 ; 11.400 ; 11.400 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 10.747 ; 10.747 ; 10.747 ; 10.747 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 11.307 ; 11.307 ; 11.307 ; 11.307 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.188  ; 6.188  ; 6.188  ; 6.188  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.326  ; 6.326  ; 6.326  ; 6.326  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.325  ; 6.325  ; 6.325  ; 6.325  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.505  ; 6.505  ; 6.505  ; 6.505  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.386  ; 6.386  ; 6.386  ; 6.386  ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.362  ; 6.362  ; 6.362  ; 6.362  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.558  ; 6.558  ; 6.558  ; 6.558  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.642  ;        ;        ; 5.642  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.823  ; 5.823  ; 5.823  ; 5.823  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.914  ; 5.914  ; 5.914  ; 5.914  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.066  ; 6.066  ; 6.066  ; 6.066  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.860  ; 6.860  ; 6.860  ; 6.860  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.970  ;        ;        ; 5.970  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 6.735  ; 6.735  ; 6.735  ; 6.735  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.862  ; 5.862  ; 5.862  ; 5.862  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.257  ; 6.257  ; 6.257  ; 6.257  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.591  ; 6.591  ; 6.591  ; 6.591  ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.133  ; 6.133  ; 6.133  ; 6.133  ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 8.429  ; 7.048  ; 7.048  ; 8.429  ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 6.001  ;        ;        ; 6.001  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 10.008 ; 10.008 ; 10.008 ; 10.008 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 9.863  ; 9.863  ; 9.863  ; 9.863  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 11.188 ; 11.188 ; 11.188 ; 11.188 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 10.913 ; 10.913 ; 10.913 ; 10.913 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 11.473 ; 11.473 ; 11.473 ; 11.473 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.354  ; 6.354  ; 6.354  ; 6.354  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.492  ; 6.492  ; 6.492  ; 6.492  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.491  ; 6.491  ; 6.491  ; 6.491  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.671  ; 6.671  ; 6.671  ; 6.671  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.552  ; 6.552  ; 6.552  ; 6.552  ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.528  ; 6.528  ; 6.528  ; 6.528  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.724  ; 6.724  ; 6.724  ; 6.724  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.808  ;        ;        ; 5.808  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.989  ; 5.989  ; 5.989  ; 5.989  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.080  ; 6.080  ; 6.080  ; 6.080  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.232  ; 6.232  ; 6.232  ; 6.232  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 7.026  ; 7.026  ; 7.026  ; 7.026  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.136  ;        ;        ; 6.136  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.901  ; 6.901  ; 6.901  ; 6.901  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.028  ; 6.028  ; 6.028  ; 6.028  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.423  ; 6.423  ; 6.423  ; 6.423  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.757  ; 6.757  ; 6.757  ; 6.757  ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.299  ; 6.299  ; 6.299  ; 6.299  ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 8.271  ; 6.890  ; 6.890  ; 8.271  ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 5.843  ;        ;        ; 5.843  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 9.850  ; 9.850  ; 9.850  ; 9.850  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 9.705  ; 9.705  ; 9.705  ; 9.705  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 11.030 ; 11.030 ; 11.030 ; 11.030 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 11.408 ; 11.408 ; 11.408 ; 11.408 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 10.755 ; 10.755 ; 10.755 ; 10.755 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 11.315 ; 11.315 ; 11.315 ; 11.315 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.196  ; 6.196  ; 6.196  ; 6.196  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.334  ; 6.334  ; 6.334  ; 6.334  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.333  ; 6.333  ; 6.333  ; 6.333  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.513  ; 6.513  ; 6.513  ; 6.513  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.394  ; 6.394  ; 6.394  ; 6.394  ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.370  ; 6.370  ; 6.370  ; 6.370  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.566  ; 6.566  ; 6.566  ; 6.566  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.650  ;        ;        ; 5.650  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.831  ; 5.831  ; 5.831  ; 5.831  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.922  ; 5.922  ; 5.922  ; 5.922  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.074  ; 6.074  ; 6.074  ; 6.074  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.868  ; 6.868  ; 6.868  ; 6.868  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.978  ;        ;        ; 5.978  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 6.743  ; 6.743  ; 6.743  ; 6.743  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 5.870  ; 5.870  ; 5.870  ; 5.870  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.265  ; 6.265  ; 6.265  ; 6.265  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.599  ; 6.599  ; 6.599  ; 6.599  ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.141  ; 6.141  ; 6.141  ; 6.141  ;
; mem_data_bus_in[10] ; HLT_indicator        ; 5.999  ; 4.618  ; 4.618  ; 5.999  ;
; mem_data_bus_in[10] ; RUN_indicator        ; 3.571  ;        ;        ; 3.571  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 7.578  ; 7.578  ; 7.578  ; 7.578  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 7.433  ; 7.433  ; 7.433  ; 7.433  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 8.758  ; 8.758  ; 8.758  ; 8.758  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 9.136  ; 9.136  ; 9.136  ; 9.136  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 8.483  ; 8.483  ; 8.483  ; 8.483  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 9.043  ; 9.043  ; 9.043  ; 9.043  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 3.924  ; 3.924  ; 3.924  ; 3.924  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.062  ; 4.062  ; 4.062  ; 4.062  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.061  ; 4.061  ; 4.061  ; 4.061  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.241  ; 4.241  ; 4.241  ; 4.241  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.122  ; 4.122  ; 4.122  ; 4.122  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.098  ; 4.098  ; 4.098  ; 4.098  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.294  ; 4.294  ; 4.294  ; 4.294  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.378  ;        ;        ; 3.378  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.559  ; 3.559  ; 3.559  ; 3.559  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.650  ; 3.650  ; 3.650  ; 3.650  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.802  ; 3.802  ; 3.802  ; 3.802  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 4.596  ; 4.596  ; 4.596  ; 4.596  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.706  ;        ;        ; 3.706  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 4.471  ; 4.471  ; 4.471  ; 4.471  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.598  ; 3.598  ; 3.598  ; 3.598  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.993  ; 3.993  ; 3.993  ; 3.993  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.327  ; 4.327  ; 4.327  ; 4.327  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.869  ; 3.869  ; 3.869  ; 3.869  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 5.962  ; 4.581  ; 4.581  ; 5.962  ;
; mem_data_bus_in[11] ; RUN_indicator        ; 3.534  ;        ;        ; 3.534  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 7.541  ; 7.541  ; 7.541  ; 7.541  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 7.396  ; 7.396  ; 7.396  ; 7.396  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 8.721  ; 8.721  ; 8.721  ; 8.721  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 9.099  ; 9.099  ; 9.099  ; 9.099  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 8.446  ; 8.446  ; 8.446  ; 8.446  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 9.006  ; 9.006  ; 9.006  ; 9.006  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 3.887  ; 3.887  ; 3.887  ; 3.887  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.025  ; 4.025  ; 4.025  ; 4.025  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.024  ; 4.024  ; 4.024  ; 4.024  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.204  ; 4.204  ; 4.204  ; 4.204  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.085  ; 4.085  ; 4.085  ; 4.085  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.061  ; 4.061  ; 4.061  ; 4.061  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.257  ; 4.257  ; 4.257  ; 4.257  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.341  ;        ;        ; 3.341  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.522  ; 3.522  ; 3.522  ; 3.522  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.613  ; 3.613  ; 3.613  ; 3.613  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.765  ; 3.765  ; 3.765  ; 3.765  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 4.559  ; 4.559  ; 4.559  ; 4.559  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.669  ;        ;        ; 3.669  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 4.434  ; 4.434  ; 4.434  ; 4.434  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.561  ; 3.561  ; 3.561  ; 3.561  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.956  ; 3.956  ; 3.956  ; 3.956  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.290  ; 4.290  ; 4.290  ; 4.290  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.832  ; 3.832  ; 3.832  ; 3.832  ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 5.997 ; 6.394 ; 6.394 ; 5.997 ;
; END_STATE           ; RUN_indicator        ; 5.676 ;       ;       ; 5.676 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 6.242 ; 6.242 ; 6.242 ; 6.242 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 6.166 ; 6.166 ; 6.166 ; 6.166 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; END_STATE           ; mem_addr_bus_out[10] ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; END_STATE           ; mem_addr_bus_out[11] ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; END_STATE           ; mem_data_bus_out[0]  ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; END_STATE           ; mem_data_bus_out[1]  ; 5.483 ;       ;       ; 5.483 ;
; END_STATE           ; mem_data_bus_out[2]  ; 5.664 ; 5.664 ; 5.664 ; 5.664 ;
; END_STATE           ; mem_data_bus_out[3]  ; 5.755 ; 5.755 ; 5.755 ; 5.755 ;
; END_STATE           ; mem_data_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; END_STATE           ; mem_data_bus_out[5]  ; 6.701 ; 6.701 ; 6.701 ; 6.701 ;
; END_STATE           ; mem_data_bus_out[6]  ; 5.811 ;       ;       ; 5.811 ;
; END_STATE           ; mem_data_bus_out[7]  ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; END_STATE           ; mem_data_bus_out[8]  ; 5.703 ; 5.703 ; 5.703 ; 5.703 ;
; END_STATE           ; mem_data_bus_out[9]  ; 6.098 ; 6.098 ; 6.098 ; 6.098 ;
; END_STATE           ; mem_data_bus_out[10] ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; END_STATE           ; mem_data_bus_out[11] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; IRQ                 ; HLT_indicator        ; 7.379 ; 7.659 ; 7.659 ; 7.379 ;
; IRQ                 ; RUN_indicator        ; 6.941 ;       ;       ; 6.941 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 7.518 ; 7.518 ; 7.518 ; 7.518 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 7.448 ; 7.448 ; 7.448 ; 7.448 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 7.223 ; 7.132 ; 7.132 ; 7.223 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 7.507 ; 7.507 ; 7.507 ; 7.507 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 7.854 ; 7.854 ; 7.854 ; 7.854 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 7.294 ; 7.294 ; 7.294 ; 7.294 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 7.432 ; 7.432 ; 7.432 ; 7.432 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 7.431 ; 7.431 ; 7.431 ; 7.431 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 7.611 ; 7.611 ; 7.611 ; 7.611 ;
; IRQ                 ; mem_addr_bus_out[10] ; 7.492 ; 7.492 ; 7.492 ; 7.492 ;
; IRQ                 ; mem_addr_bus_out[11] ; 7.468 ; 7.468 ; 7.468 ; 7.468 ;
; IRQ                 ; mem_data_bus_out[0]  ; 7.664 ; 7.664 ; 7.664 ; 7.664 ;
; IRQ                 ; mem_data_bus_out[1]  ; 6.748 ;       ;       ; 6.748 ;
; IRQ                 ; mem_data_bus_out[2]  ; 6.929 ; 6.929 ; 6.929 ; 6.929 ;
; IRQ                 ; mem_data_bus_out[3]  ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; IRQ                 ; mem_data_bus_out[4]  ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; IRQ                 ; mem_data_bus_out[5]  ; 7.966 ; 7.966 ; 7.966 ; 7.966 ;
; IRQ                 ; mem_data_bus_out[6]  ; 7.076 ;       ;       ; 7.076 ;
; IRQ                 ; mem_data_bus_out[7]  ; 7.841 ; 7.841 ; 7.841 ; 7.841 ;
; IRQ                 ; mem_data_bus_out[8]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; IRQ                 ; mem_data_bus_out[9]  ; 7.363 ; 7.363 ; 7.363 ; 7.363 ;
; IRQ                 ; mem_data_bus_out[10] ; 7.697 ; 7.697 ; 7.697 ; 7.697 ;
; IRQ                 ; mem_data_bus_out[11] ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; IRQ_ON              ; HLT_indicator        ; 7.163 ; 7.443 ; 7.443 ; 7.163 ;
; IRQ_ON              ; RUN_indicator        ; 6.725 ;       ;       ; 6.725 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 7.232 ; 7.232 ; 7.232 ; 7.232 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 7.007 ; 6.916 ; 6.916 ; 7.007 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 7.291 ; 7.291 ; 7.291 ; 7.291 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 7.638 ; 7.638 ; 7.638 ; 7.638 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 7.216 ; 7.216 ; 7.216 ; 7.216 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 7.215 ; 7.215 ; 7.215 ; 7.215 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 7.276 ; 7.276 ; 7.276 ; 7.276 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 7.252 ; 7.252 ; 7.252 ; 7.252 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 7.448 ; 7.448 ; 7.448 ; 7.448 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 6.532 ;       ;       ; 6.532 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 6.804 ; 6.804 ; 6.804 ; 6.804 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 6.956 ; 6.956 ; 6.956 ; 6.956 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 7.750 ; 7.750 ; 7.750 ; 7.750 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 6.860 ;       ;       ; 6.860 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 7.625 ; 7.625 ; 7.625 ; 7.625 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 7.481 ; 7.481 ; 7.481 ; 7.481 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 7.023 ; 7.023 ; 7.023 ; 7.023 ;
; NEXT_STATE          ; HLT_indicator        ; 4.137 ; 4.417 ; 4.417 ; 4.137 ;
; NEXT_STATE          ; RUN_indicator        ; 3.699 ;       ;       ; 3.699 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.276 ; 4.276 ; 4.276 ; 4.276 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.206 ; 4.206 ; 4.206 ; 4.206 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 4.265 ; 4.265 ; 4.265 ; 4.265 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 4.109 ; 4.109 ; 4.109 ; 4.109 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 4.612 ; 4.612 ; 4.612 ; 4.612 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.052 ; 4.052 ; 4.052 ; 4.052 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.189 ; 4.189 ; 4.189 ; 4.189 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.369 ; 4.369 ; 4.369 ; 4.369 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.250 ; 4.250 ; 4.250 ; 4.250 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.506 ;       ;       ; 3.506 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.687 ; 3.687 ; 3.687 ; 3.687 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.930 ; 3.930 ; 3.930 ; 3.930 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.834 ;       ;       ; 3.834 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.455 ; 4.455 ; 4.455 ; 4.455 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.997 ; 3.997 ; 3.997 ; 3.997 ;
; START               ; HLT_indicator        ; 3.989 ; 3.709 ; 3.709 ; 3.989 ;
; START               ; RUN_indicator        ; 3.691 ; 3.271 ; 3.271 ; 3.691 ;
; START               ; mem_addr_bus_out[0]  ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; START               ; mem_addr_bus_out[1]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; START               ; mem_addr_bus_out[2]  ; 3.553 ; 3.553 ; 3.553 ; 3.553 ;
; START               ; mem_addr_bus_out[3]  ; 3.837 ; 3.837 ; 3.837 ; 3.837 ;
; START               ; mem_addr_bus_out[4]  ; 3.681 ; 3.681 ; 3.681 ; 3.681 ;
; START               ; mem_addr_bus_out[5]  ; 4.184 ; 4.184 ; 4.184 ; 4.184 ;
; START               ; mem_addr_bus_out[6]  ; 3.624 ; 3.624 ; 3.624 ; 3.624 ;
; START               ; mem_addr_bus_out[7]  ; 3.762 ; 3.762 ; 3.762 ; 3.762 ;
; START               ; mem_addr_bus_out[8]  ; 3.761 ; 3.761 ; 3.761 ; 3.761 ;
; START               ; mem_addr_bus_out[9]  ; 3.941 ; 3.941 ; 3.941 ; 3.941 ;
; START               ; mem_addr_bus_out[10] ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
; START               ; mem_addr_bus_out[11] ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; START               ; mem_data_bus_out[0]  ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; START               ; mem_data_bus_out[1]  ; 3.493 ;       ;       ; 3.493 ;
; START               ; mem_data_bus_out[2]  ; 3.674 ; 3.674 ; 3.674 ; 3.674 ;
; START               ; mem_data_bus_out[3]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; START               ; mem_data_bus_out[4]  ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; START               ; mem_data_bus_out[5]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; START               ; mem_data_bus_out[6]  ; 3.821 ;       ;       ; 3.821 ;
; START               ; mem_data_bus_out[7]  ; 4.586 ; 4.586 ; 4.586 ; 4.586 ;
; START               ; mem_data_bus_out[8]  ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; START               ; mem_data_bus_out[9]  ; 4.108 ; 4.108 ; 4.108 ; 4.108 ;
; START               ; mem_data_bus_out[10] ; 4.442 ; 4.442 ; 4.442 ; 4.442 ;
; START               ; mem_data_bus_out[11] ; 3.984 ; 3.984 ; 3.984 ; 3.984 ;
; STEP                ; HLT_indicator        ; 6.278 ; 6.558 ; 6.558 ; 6.278 ;
; STEP                ; RUN_indicator        ; 5.840 ;       ;       ; 5.840 ;
; STEP                ; mem_addr_bus_out[0]  ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; STEP                ; mem_addr_bus_out[1]  ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; STEP                ; mem_addr_bus_out[2]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; STEP                ; mem_addr_bus_out[3]  ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; STEP                ; mem_addr_bus_out[4]  ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; STEP                ; mem_addr_bus_out[5]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; STEP                ; mem_addr_bus_out[6]  ; 6.193 ; 6.193 ; 6.193 ; 6.193 ;
; STEP                ; mem_addr_bus_out[7]  ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; STEP                ; mem_addr_bus_out[8]  ; 6.330 ; 6.330 ; 6.330 ; 6.330 ;
; STEP                ; mem_addr_bus_out[9]  ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; STEP                ; mem_addr_bus_out[10] ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; STEP                ; mem_addr_bus_out[11] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; STEP                ; mem_data_bus_out[0]  ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; STEP                ; mem_data_bus_out[1]  ; 5.647 ;       ;       ; 5.647 ;
; STEP                ; mem_data_bus_out[2]  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; STEP                ; mem_data_bus_out[3]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; STEP                ; mem_data_bus_out[4]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; STEP                ; mem_data_bus_out[5]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; STEP                ; mem_data_bus_out[6]  ; 5.975 ;       ;       ; 5.975 ;
; STEP                ; mem_data_bus_out[7]  ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; STEP                ; mem_data_bus_out[8]  ; 5.867 ; 5.867 ; 5.867 ; 5.867 ;
; STEP                ; mem_data_bus_out[9]  ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; STEP                ; mem_data_bus_out[10] ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; STEP                ; mem_data_bus_out[11] ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; clk_in              ; HLT_indicator        ; 3.152 ; 3.152 ; 3.152 ; 3.152 ;
; clk_in              ; RUN_indicator        ; 3.580 ;       ;       ; 3.580 ;
; clk_in              ; mem_addr_bus_out[0]  ; 3.077 ; 3.077 ; 3.077 ; 3.077 ;
; clk_in              ; mem_addr_bus_out[1]  ; 3.010 ; 3.010 ; 3.010 ; 3.010 ;
; clk_in              ; mem_addr_bus_out[2]  ; 2.896 ; 2.896 ; 2.896 ; 2.896 ;
; clk_in              ; mem_addr_bus_out[3]  ; 3.185 ; 3.185 ; 3.185 ; 3.185 ;
; clk_in              ; mem_addr_bus_out[4]  ; 3.040 ; 3.040 ; 3.040 ; 3.040 ;
; clk_in              ; mem_addr_bus_out[5]  ; 3.192 ; 3.192 ; 3.192 ; 3.192 ;
; clk_in              ; mem_addr_bus_out[6]  ; 3.270 ; 3.270 ; 3.270 ; 3.270 ;
; clk_in              ; mem_addr_bus_out[7]  ; 3.505 ; 3.505 ; 3.505 ; 3.505 ;
; clk_in              ; mem_addr_bus_out[8]  ; 3.631 ; 3.631 ; 3.631 ; 3.631 ;
; clk_in              ; mem_addr_bus_out[9]  ; 3.690 ; 3.690 ; 3.690 ; 3.690 ;
; clk_in              ; mem_addr_bus_out[10] ; 3.863 ; 3.863 ; 3.863 ; 3.863 ;
; clk_in              ; mem_addr_bus_out[11] ; 3.635 ; 3.635 ; 3.635 ; 3.635 ;
; clk_in              ; mem_data_bus_out[0]  ; 3.054 ; 3.054 ; 3.054 ; 3.054 ;
; clk_in              ; mem_data_bus_out[1]  ; 3.123 ; 3.123 ; 3.123 ; 3.123 ;
; clk_in              ; mem_data_bus_out[2]  ; 3.108 ; 3.108 ; 3.108 ; 3.108 ;
; clk_in              ; mem_data_bus_out[3]  ; 3.086 ; 3.086 ; 3.086 ; 3.086 ;
; clk_in              ; mem_data_bus_out[4]  ; 3.167 ; 3.167 ; 3.167 ; 3.167 ;
; clk_in              ; mem_data_bus_out[5]  ; 3.270 ; 3.270 ; 3.270 ; 3.270 ;
; clk_in              ; mem_data_bus_out[6]  ; 3.221 ; 3.221 ; 3.221 ; 3.221 ;
; clk_in              ; mem_data_bus_out[7]  ; 3.265 ; 3.265 ; 3.265 ; 3.265 ;
; clk_in              ; mem_data_bus_out[8]  ; 3.283 ; 3.283 ; 3.283 ; 3.283 ;
; clk_in              ; mem_data_bus_out[9]  ; 3.430 ; 3.430 ; 3.430 ; 3.430 ;
; clk_in              ; mem_data_bus_out[10] ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; clk_in              ; mem_data_bus_out[11] ; 3.491 ; 3.491 ; 3.491 ; 3.491 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.140 ; 6.420 ; 6.420 ; 6.140 ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 5.702 ;       ;       ; 5.702 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.615 ; 6.615 ; 6.615 ; 6.615 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.193 ; 6.193 ; 6.193 ; 6.193 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.192 ; 6.192 ; 6.192 ; 6.192 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.509 ;       ;       ; 5.509 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.933 ; 5.933 ; 5.933 ; 5.933 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.837 ;       ;       ; 5.837 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 6.602 ; 6.602 ; 6.602 ; 6.602 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.151 ; 6.431 ; 6.431 ; 6.151 ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 5.713 ;       ;       ; 5.713 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.220 ; 6.220 ; 6.220 ; 6.220 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.204 ; 6.204 ; 6.204 ; 6.204 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.264 ; 6.264 ; 6.264 ; 6.264 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.436 ; 6.436 ; 6.436 ; 6.436 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.520 ;       ;       ; 5.520 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944 ; 5.944 ; 5.944 ; 5.944 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.848 ;       ;       ; 5.848 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.469 ; 6.469 ; 6.469 ; 6.469 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.150 ; 6.430 ; 6.430 ; 6.150 ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 5.712 ;       ;       ; 5.712 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.065 ; 6.065 ; 6.065 ; 6.065 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.263 ; 6.263 ; 6.263 ; 6.263 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.239 ; 6.239 ; 6.239 ; 6.239 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.519 ;       ;       ; 5.519 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.700 ; 5.700 ; 5.700 ; 5.700 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.847 ;       ;       ; 5.847 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.739 ; 5.739 ; 5.739 ; 5.739 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.468 ; 6.468 ; 6.468 ; 6.468 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.130 ; 6.410 ; 6.410 ; 6.130 ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 5.692 ;       ;       ; 5.692 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.199 ; 6.199 ; 6.199 ; 6.199 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.258 ; 6.258 ; 6.258 ; 6.258 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.045 ; 6.045 ; 6.045 ; 6.045 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.499 ;       ;       ; 5.499 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.827 ;       ;       ; 5.827 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.719 ; 5.719 ; 5.719 ; 5.719 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.448 ; 6.448 ; 6.448 ; 6.448 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.161 ; 6.441 ; 6.441 ; 6.161 ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 5.723 ;       ;       ; 5.723 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.300 ; 6.300 ; 6.300 ; 6.300 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.214 ; 6.214 ; 6.214 ; 6.214 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.393 ; 6.393 ; 6.393 ; 6.393 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.446 ; 6.446 ; 6.446 ; 6.446 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.530 ;       ;       ; 5.530 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 6.623 ; 6.623 ; 6.623 ; 6.623 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.750 ; 5.750 ; 5.750 ; 5.750 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.145 ; 6.145 ; 6.145 ; 6.145 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.390 ; 6.670 ; 6.670 ; 6.390 ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 5.952 ;       ;       ; 5.952 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.529 ; 6.529 ; 6.529 ; 6.529 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.443 ; 6.443 ; 6.443 ; 6.443 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.759 ;       ;       ; 5.759 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.940 ; 5.940 ; 5.940 ; 5.940 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.087 ;       ;       ; 6.087 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.374 ; 6.374 ; 6.374 ; 6.374 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.708 ; 6.708 ; 6.708 ; 6.708 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.276 ; 6.556 ; 6.556 ; 6.276 ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 5.838 ;       ;       ; 5.838 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.248 ; 6.248 ; 6.248 ; 6.248 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.365 ; 6.365 ; 6.365 ; 6.365 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.645 ;       ;       ; 5.645 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 6.069 ; 6.069 ; 6.069 ; 6.069 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 6.863 ; 6.863 ; 6.863 ; 6.863 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.973 ;       ;       ; 5.973 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.865 ; 5.865 ; 5.865 ; 5.865 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.260 ; 6.260 ; 6.260 ; 6.260 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.136 ; 6.136 ; 6.136 ; 6.136 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.273 ; 6.553 ; 6.553 ; 6.273 ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 5.835 ;       ;       ; 5.835 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.117 ; 6.117 ; 6.117 ; 6.117 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.188 ; 6.188 ; 6.188 ; 6.188 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.386 ; 6.386 ; 6.386 ; 6.386 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.642 ;       ;       ; 5.642 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.823 ; 5.823 ; 5.823 ; 5.823 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.860 ; 6.860 ; 6.860 ; 6.860 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.970 ;       ;       ; 5.970 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.257 ; 6.257 ; 6.257 ; 6.257 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.439 ; 6.719 ; 6.719 ; 6.439 ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 6.001 ;       ;       ; 6.001 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.354 ; 6.354 ; 6.354 ; 6.354 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.492 ; 6.492 ; 6.492 ; 6.492 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.491 ; 6.491 ; 6.491 ; 6.491 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.671 ; 6.671 ; 6.671 ; 6.671 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.552 ; 6.552 ; 6.552 ; 6.552 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.724 ; 6.724 ; 6.724 ; 6.724 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.808 ;       ;       ; 5.808 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 7.026 ; 7.026 ; 7.026 ; 7.026 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.136 ;       ;       ; 6.136 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.028 ; 6.028 ; 6.028 ; 6.028 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.423 ; 6.423 ; 6.423 ; 6.423 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.757 ; 6.757 ; 6.757 ; 6.757 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.281 ; 6.561 ; 6.561 ; 6.281 ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 5.843 ;       ;       ; 5.843 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.420 ; 6.420 ; 6.420 ; 6.420 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.756 ; 6.756 ; 6.756 ; 6.756 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.196 ; 6.196 ; 6.196 ; 6.196 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.334 ; 6.334 ; 6.334 ; 6.334 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.333 ; 6.333 ; 6.333 ; 6.333 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.650 ;       ;       ; 5.650 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.074 ; 6.074 ; 6.074 ; 6.074 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.978 ;       ;       ; 5.978 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 5.870 ; 5.870 ; 5.870 ; 5.870 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.009 ; 4.289 ; 4.289 ; 4.009 ;
; mem_data_bus_in[10] ; RUN_indicator        ; 3.571 ;       ;       ; 3.571 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.148 ; 4.148 ; 4.148 ; 4.148 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.078 ; 4.078 ; 4.078 ; 4.078 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 4.137 ; 4.137 ; 4.137 ; 4.137 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 3.924 ; 3.924 ; 3.924 ; 3.924 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.062 ; 4.062 ; 4.062 ; 4.062 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.061 ; 4.061 ; 4.061 ; 4.061 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.098 ; 4.098 ; 4.098 ; 4.098 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.378 ;       ;       ; 3.378 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.559 ; 3.559 ; 3.559 ; 3.559 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.650 ; 3.650 ; 3.650 ; 3.650 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 4.596 ; 4.596 ; 4.596 ; 4.596 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.706 ;       ;       ; 3.706 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 4.471 ; 4.471 ; 4.471 ; 4.471 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.598 ; 3.598 ; 3.598 ; 3.598 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.993 ; 3.993 ; 3.993 ; 3.993 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.869 ; 3.869 ; 3.869 ; 3.869 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.972 ; 4.252 ; 4.252 ; 3.972 ;
; mem_data_bus_in[11] ; RUN_indicator        ; 3.534 ;       ;       ; 3.534 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.111 ; 4.111 ; 4.111 ; 4.111 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.041 ; 4.041 ; 4.041 ; 4.041 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 3.816 ; 3.816 ; 3.816 ; 3.816 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 4.100 ; 4.100 ; 4.100 ; 4.100 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.944 ; 3.944 ; 3.944 ; 3.944 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.025 ; 4.025 ; 4.025 ; 4.025 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.024 ; 4.024 ; 4.024 ; 4.024 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.085 ; 4.085 ; 4.085 ; 4.085 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.061 ; 4.061 ; 4.061 ; 4.061 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.341 ;       ;       ; 3.341 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.522 ; 3.522 ; 3.522 ; 3.522 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 4.559 ; 4.559 ; 4.559 ; 4.559 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.669 ;       ;       ; 3.669 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 4.434 ; 4.434 ; 4.434 ; 4.434 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.561 ; 3.561 ; 3.561 ; 3.561 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.956 ; 3.956 ; 3.956 ; 3.956 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.832 ; 3.832 ; 3.832 ; 3.832 ;
+---------------------+----------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+---------+---------+----------+----------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------+---------+---------+----------+----------+---------------------+
; Worst-case Slack ; -26.426 ; -4.891  ; -35.009  ; -13.330  ; -13.990             ;
;  ASSERT_CONTROL  ; -26.426 ; -4.537  ; -34.921  ; -12.976  ; -13.548             ;
;  not_reset       ; -24.217 ; -4.891  ; -35.009  ; -13.330  ; -13.990             ;
; Design-wide TNS  ; -84.875 ; -15.578 ; -996.992 ; -244.2   ; -3639.52            ;
;  ASSERT_CONTROL  ; -44.751 ; -7.258  ; -486.346 ; -119.445 ; -1834.791           ;
;  not_reset       ; -40.124 ; -8.320  ; -510.646 ; -124.755 ; -1804.729           ;
+------------------+---------+---------+----------+----------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 6.691  ; 6.691  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 10.918 ; 10.918 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 14.999 ; 14.999 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 14.503 ; 14.503 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 7.328  ; 7.328  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 7.279  ; 7.279  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 11.293 ; 11.293 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 8.506  ; 8.506  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 11.695 ; 11.695 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 10.838 ; 10.838 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 10.883 ; 10.883 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 10.880 ; 10.880 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 10.906 ; 10.906 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 10.893 ; 10.893 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 11.616 ; 11.616 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 11.294 ; 11.294 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 11.287 ; 11.287 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 11.695 ; 11.695 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 11.309 ; 11.309 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.986  ; 6.986  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.920  ; 6.920  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 7.045  ; 7.045  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 8.488  ; 8.488  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 12.715 ; 12.715 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 16.796 ; 16.796 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 16.300 ; 16.300 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 9.125  ; 9.125  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 9.076  ; 9.076  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 13.090 ; 13.090 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 10.303 ; 10.303 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 13.492 ; 13.492 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 12.635 ; 12.635 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 12.680 ; 12.680 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 12.677 ; 12.677 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 12.703 ; 12.703 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 12.690 ; 12.690 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 13.413 ; 13.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 13.091 ; 13.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 13.084 ; 13.084 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 13.492 ; 13.492 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 13.106 ; 13.106 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 8.783  ; 8.783  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 8.717  ; 8.717  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 8.842  ; 8.842  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 6.779  ; 6.779  ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; 11.006 ; 11.006 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; 15.087 ; 15.087 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 14.591 ; 14.591 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 7.416  ; 7.416  ; Rise       ; not_reset       ;
; START                ; not_reset      ; 7.367  ; 7.367  ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; 11.381 ; 11.381 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 8.594  ; 8.594  ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 11.783 ; 11.783 ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 10.926 ; 10.926 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 10.971 ; 10.971 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 10.968 ; 10.968 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 10.994 ; 10.994 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 10.981 ; 10.981 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 11.704 ; 11.704 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 11.382 ; 11.382 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 11.375 ; 11.375 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 11.783 ; 11.783 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 11.397 ; 11.397 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 7.074  ; 7.074  ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 7.008  ; 7.008  ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 7.133  ; 7.133  ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 5.922  ; 5.922  ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; 10.149 ; 10.149 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; 14.230 ; 14.230 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; 13.734 ; 13.734 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 6.559  ; 6.559  ; Fall       ; not_reset       ;
; START                ; not_reset      ; 6.510  ; 6.510  ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; 10.524 ; 10.524 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 7.737  ; 7.737  ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 10.926 ; 10.926 ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; 10.069 ; 10.069 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; 10.114 ; 10.114 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; 10.111 ; 10.111 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; 10.137 ; 10.137 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; 10.124 ; 10.124 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; 10.847 ; 10.847 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; 10.525 ; 10.525 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; 10.518 ; 10.518 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; 10.926 ; 10.926 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; 10.540 ; 10.540 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 6.217  ; 6.217  ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 6.151  ; 6.151  ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 6.276  ; 6.276  ; Fall       ; not_reset       ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.062  ; 3.062  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.901 ; -0.901 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -1.554 ; -1.554 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -1.560 ; -1.560 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 1.730  ; 1.730  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.325  ; 0.325  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.829 ; -1.829 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.584  ; 0.584  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.608  ; 0.608  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.691 ; -1.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -1.702 ; -1.702 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.701 ; -1.701 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.681 ; -1.681 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.712 ; -1.712 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -1.941 ; -1.941 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -1.827 ; -1.827 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -1.824 ; -1.824 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.990 ; -1.990 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -1.832 ; -1.832 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.542  ; 0.542  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.608  ; 0.608  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 3.680  ; 3.680  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.919  ; 3.919  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.458 ; -0.458 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -1.201 ; -1.201 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -1.207 ; -1.207 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.587  ; 2.587  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.121  ; 1.121  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.476 ; -1.476 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 1.441  ; 1.441  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 1.465  ; 1.465  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.338 ; -1.338 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -1.349 ; -1.349 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.348 ; -1.348 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.328 ; -1.328 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.359 ; -1.359 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -1.588 ; -1.588 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -1.474 ; -1.474 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -1.471 ; -1.471 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.637 ; -1.637 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -1.479 ; -1.479 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 1.399  ; 1.399  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 1.465  ; 1.465  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 4.537  ; 4.537  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; not_reset      ; 3.416  ; 3.416  ; Rise       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.783 ; -0.783 ; Rise       ; not_reset       ;
; IRQ                  ; not_reset      ; -1.436 ; -1.436 ; Rise       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -1.442 ; -1.442 ; Rise       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 2.084  ; 2.084  ; Rise       ; not_reset       ;
; START                ; not_reset      ; 0.618  ; 0.618  ; Rise       ; not_reset       ;
; STEP                 ; not_reset      ; -1.711 ; -1.711 ; Rise       ; not_reset       ;
; clk_in               ; not_reset      ; 0.938  ; 0.938  ; Rise       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 0.962  ; 0.962  ; Rise       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -1.573 ; -1.573 ; Rise       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -1.584 ; -1.584 ; Rise       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -1.583 ; -1.583 ; Rise       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -1.563 ; -1.563 ; Rise       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -1.594 ; -1.594 ; Rise       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -1.823 ; -1.823 ; Rise       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -1.709 ; -1.709 ; Rise       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -1.706 ; -1.706 ; Rise       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -1.872 ; -1.872 ; Rise       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -1.714 ; -1.714 ; Rise       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 0.896  ; 0.896  ; Rise       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 0.962  ; 0.962  ; Rise       ; not_reset       ;
; not_reset            ; not_reset      ; 4.034  ; 4.034  ; Rise       ; not_reset       ;
; ASSERT_CONTROL       ; not_reset      ; 4.273  ; 4.273  ; Fall       ; not_reset       ;
; END_STATE            ; not_reset      ; -0.104 ; -0.104 ; Fall       ; not_reset       ;
; IRQ                  ; not_reset      ; -1.083 ; -1.083 ; Fall       ; not_reset       ;
; IRQ_ON               ; not_reset      ; -1.089 ; -1.089 ; Fall       ; not_reset       ;
; NEXT_STATE           ; not_reset      ; 2.941  ; 2.941  ; Fall       ; not_reset       ;
; START                ; not_reset      ; 1.475  ; 1.475  ; Fall       ; not_reset       ;
; STEP                 ; not_reset      ; -1.358 ; -1.358 ; Fall       ; not_reset       ;
; clk_in               ; not_reset      ; 1.795  ; 1.795  ; Fall       ; not_reset       ;
; mem_data_bus_in[*]   ; not_reset      ; 1.819  ; 1.819  ; Fall       ; not_reset       ;
;  mem_data_bus_in[0]  ; not_reset      ; -1.220 ; -1.220 ; Fall       ; not_reset       ;
;  mem_data_bus_in[1]  ; not_reset      ; -1.231 ; -1.231 ; Fall       ; not_reset       ;
;  mem_data_bus_in[2]  ; not_reset      ; -1.230 ; -1.230 ; Fall       ; not_reset       ;
;  mem_data_bus_in[3]  ; not_reset      ; -1.210 ; -1.210 ; Fall       ; not_reset       ;
;  mem_data_bus_in[4]  ; not_reset      ; -1.241 ; -1.241 ; Fall       ; not_reset       ;
;  mem_data_bus_in[5]  ; not_reset      ; -1.470 ; -1.470 ; Fall       ; not_reset       ;
;  mem_data_bus_in[6]  ; not_reset      ; -1.356 ; -1.356 ; Fall       ; not_reset       ;
;  mem_data_bus_in[7]  ; not_reset      ; -1.353 ; -1.353 ; Fall       ; not_reset       ;
;  mem_data_bus_in[8]  ; not_reset      ; -1.519 ; -1.519 ; Fall       ; not_reset       ;
;  mem_data_bus_in[9]  ; not_reset      ; -1.361 ; -1.361 ; Fall       ; not_reset       ;
;  mem_data_bus_in[10] ; not_reset      ; 1.753  ; 1.753  ; Fall       ; not_reset       ;
;  mem_data_bus_in[11] ; not_reset      ; 1.819  ; 1.819  ; Fall       ; not_reset       ;
; not_reset            ; not_reset      ; 4.891  ; 4.891  ; Fall       ; not_reset       ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 32.721 ; 32.721 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 26.559 ; 26.559 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 42.144 ; 42.144 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 37.975 ; 37.975 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 37.446 ; 37.446 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 41.310 ; 41.310 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 42.144 ; 42.144 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 40.517 ; 40.517 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 41.974 ; 41.974 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 27.468 ; 27.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 27.802 ; 27.802 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 27.800 ; 27.800 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 28.138 ; 28.138 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 27.907 ; 27.907 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 27.638 ; 27.638 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 29.189 ; 29.189 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 28.582 ; 28.582 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 26.036 ; 26.036 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 26.391 ; 26.391 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 26.683 ; 26.683 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 26.994 ; 26.994 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 29.189 ; 29.189 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 26.765 ; 26.765 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 28.852 ; 28.852 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 26.382 ; 26.382 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 27.499 ; 27.499 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 28.449 ; 28.449 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 27.337 ; 27.337 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 25.657 ; 25.657 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 19.495 ; 19.495 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 35.080 ; 35.080 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 30.911 ; 30.911 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 30.382 ; 30.382 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 34.246 ; 34.246 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 35.080 ; 35.080 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 33.453 ; 33.453 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 34.910 ; 34.910 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 20.404 ; 20.404 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 20.738 ; 20.738 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 20.736 ; 20.736 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 21.074 ; 21.074 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 20.843 ; 20.843 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 20.574 ; 20.574 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 22.125 ; 22.125 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 21.518 ; 21.518 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 18.972 ; 18.972 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 19.327 ; 19.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 19.619 ; 19.619 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 19.930 ; 19.930 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 22.125 ; 22.125 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 19.701 ; 19.701 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 21.788 ; 21.788 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 19.318 ; 19.318 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 20.435 ; 20.435 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 21.385 ; 21.385 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 20.273 ; 20.273 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 33.075 ; 33.075 ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 26.913 ; 26.913 ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 42.498 ; 42.498 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 38.329 ; 38.329 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 37.800 ; 37.800 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 41.664 ; 41.664 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 42.498 ; 42.498 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 40.871 ; 40.871 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 42.328 ; 42.328 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 27.822 ; 27.822 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 28.156 ; 28.156 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 28.154 ; 28.154 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 28.492 ; 28.492 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 28.261 ; 28.261 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 27.992 ; 27.992 ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 29.543 ; 29.543 ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 28.936 ; 28.936 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 26.390 ; 26.390 ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 26.745 ; 26.745 ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 27.037 ; 27.037 ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 27.348 ; 27.348 ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 29.543 ; 29.543 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 27.119 ; 27.119 ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 29.206 ; 29.206 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 26.736 ; 26.736 ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 27.853 ; 27.853 ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 28.803 ; 28.803 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 27.691 ; 27.691 ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 26.011 ; 26.011 ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 19.849 ; 19.849 ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 35.434 ; 35.434 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 31.265 ; 31.265 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 30.736 ; 30.736 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 34.600 ; 34.600 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 35.434 ; 35.434 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 33.807 ; 33.807 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 35.264 ; 35.264 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 20.758 ; 20.758 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 21.092 ; 21.092 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 21.090 ; 21.090 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 21.428 ; 21.428 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 21.197 ; 21.197 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 20.928 ; 20.928 ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 22.479 ; 22.479 ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 21.872 ; 21.872 ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 19.326 ; 19.326 ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 19.681 ; 19.681 ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 19.973 ; 19.973 ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 20.284 ; 20.284 ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 22.479 ; 22.479 ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 20.055 ; 20.055 ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 22.142 ; 22.142 ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 19.672 ; 19.672 ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 20.789 ; 20.789 ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 21.739 ; 21.739 ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 20.627 ; 20.627 ; Fall       ; not_reset       ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.718 ; 3.718 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.443 ; 3.443 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.020 ; 4.020 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 3.950 ; 3.950 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.009 ; 4.009 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.853 ; 3.853 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.356 ; 4.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 3.796 ; 3.796 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 3.933 ; 3.933 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.994 ; 3.994 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.970 ; 3.970 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.166 ; 4.166 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.431 ; 3.431 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.522 ; 3.522 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.674 ; 3.674 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 4.468 ; 4.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.578 ; 3.578 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 4.343 ; 4.343 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.470 ; 3.470 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.199 ; 4.199 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.741 ; 3.741 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.718 ; 3.718 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.443 ; 3.443 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.020 ; 4.020 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 3.950 ; 3.950 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.725 ; 3.725 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.009 ; 4.009 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.853 ; 3.853 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.356 ; 4.356 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 3.796 ; 3.796 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 3.933 ; 3.933 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.994 ; 3.994 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.970 ; 3.970 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.166 ; 4.166 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.250 ; 3.250 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.431 ; 3.431 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.522 ; 3.522 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.674 ; 3.674 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 4.468 ; 4.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.578 ; 3.578 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 4.343 ; 4.343 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.470 ; 3.470 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.199 ; 4.199 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.741 ; 3.741 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; not_reset      ; 3.785 ; 3.785 ; Rise       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 3.347 ; 3.347 ; Rise       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 3.629 ; 3.629 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 3.924 ; 3.924 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 3.854 ; 3.854 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 3.629 ; 3.629 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 3.913 ; 3.913 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 3.757 ; 3.757 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 4.260 ; 4.260 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 3.700 ; 3.700 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 3.838 ; 3.838 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 3.837 ; 3.837 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 4.017 ; 4.017 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 3.898 ; 3.898 ; Rise       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 3.874 ; 3.874 ; Rise       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 3.254 ; 3.254 ; Rise       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 4.170 ; 4.170 ; Rise       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 3.254 ; 3.254 ; Rise       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 3.435 ; 3.435 ; Rise       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 3.526 ; 3.526 ; Rise       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 3.678 ; 3.678 ; Rise       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 4.472 ; 4.472 ; Rise       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 3.582 ; 3.582 ; Rise       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 4.347 ; 4.347 ; Rise       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 3.474 ; 3.474 ; Rise       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 3.869 ; 3.869 ; Rise       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 4.203 ; 4.203 ; Rise       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 3.745 ; 3.745 ; Rise       ; not_reset       ;
; HLT_indicator         ; not_reset      ; 3.885 ; 3.885 ; Fall       ; not_reset       ;
; RUN_indicator         ; not_reset      ; 3.447 ; 3.447 ; Fall       ; not_reset       ;
; mem_addr_bus_out[*]   ; not_reset      ; 3.729 ; 3.729 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[0]  ; not_reset      ; 4.024 ; 4.024 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[1]  ; not_reset      ; 3.954 ; 3.954 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[2]  ; not_reset      ; 3.729 ; 3.729 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[3]  ; not_reset      ; 4.013 ; 4.013 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[4]  ; not_reset      ; 3.857 ; 3.857 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[5]  ; not_reset      ; 4.360 ; 4.360 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[6]  ; not_reset      ; 3.800 ; 3.800 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[7]  ; not_reset      ; 3.938 ; 3.938 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[8]  ; not_reset      ; 3.937 ; 3.937 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[9]  ; not_reset      ; 4.117 ; 4.117 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[10] ; not_reset      ; 3.998 ; 3.998 ; Fall       ; not_reset       ;
;  mem_addr_bus_out[11] ; not_reset      ; 3.974 ; 3.974 ; Fall       ; not_reset       ;
; mem_data_bus_out[*]   ; not_reset      ; 3.254 ; 3.254 ; Fall       ; not_reset       ;
;  mem_data_bus_out[0]  ; not_reset      ; 4.170 ; 4.170 ; Fall       ; not_reset       ;
;  mem_data_bus_out[1]  ; not_reset      ; 3.254 ; 3.254 ; Fall       ; not_reset       ;
;  mem_data_bus_out[2]  ; not_reset      ; 3.435 ; 3.435 ; Fall       ; not_reset       ;
;  mem_data_bus_out[3]  ; not_reset      ; 3.526 ; 3.526 ; Fall       ; not_reset       ;
;  mem_data_bus_out[4]  ; not_reset      ; 3.678 ; 3.678 ; Fall       ; not_reset       ;
;  mem_data_bus_out[5]  ; not_reset      ; 4.472 ; 4.472 ; Fall       ; not_reset       ;
;  mem_data_bus_out[6]  ; not_reset      ; 3.582 ; 3.582 ; Fall       ; not_reset       ;
;  mem_data_bus_out[7]  ; not_reset      ; 4.347 ; 4.347 ; Fall       ; not_reset       ;
;  mem_data_bus_out[8]  ; not_reset      ; 3.474 ; 3.474 ; Fall       ; not_reset       ;
;  mem_data_bus_out[9]  ; not_reset      ; 3.869 ; 3.869 ; Fall       ; not_reset       ;
;  mem_data_bus_out[10] ; not_reset      ; 4.203 ; 4.203 ; Fall       ; not_reset       ;
;  mem_data_bus_out[11] ; not_reset      ; 3.745 ; 3.745 ; Fall       ; not_reset       ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 18.864 ; 15.565 ; 15.565 ; 18.864 ;
; END_STATE           ; RUN_indicator        ; 12.702 ;        ;        ; 12.702 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 24.118 ; 24.118 ; 24.118 ; 24.118 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 23.589 ; 23.589 ; 23.589 ; 23.589 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 27.453 ; 27.453 ; 27.453 ; 27.453 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 28.287 ; 28.287 ; 28.287 ; 28.287 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 26.660 ; 26.660 ; 26.660 ; 26.660 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 28.117 ; 28.117 ; 28.117 ; 28.117 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 13.611 ; 13.611 ; 13.611 ; 13.611 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 13.945 ; 13.945 ; 13.945 ; 13.945 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 13.943 ; 13.943 ; 13.943 ; 13.943 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; END_STATE           ; mem_addr_bus_out[10] ; 14.050 ; 14.050 ; 14.050 ; 14.050 ;
; END_STATE           ; mem_addr_bus_out[11] ; 13.781 ; 13.781 ; 13.781 ; 13.781 ;
; END_STATE           ; mem_data_bus_out[0]  ; 14.725 ; 14.725 ; 14.725 ; 14.725 ;
; END_STATE           ; mem_data_bus_out[1]  ; 12.179 ;        ;        ; 12.179 ;
; END_STATE           ; mem_data_bus_out[2]  ; 12.534 ; 12.534 ; 12.534 ; 12.534 ;
; END_STATE           ; mem_data_bus_out[3]  ; 12.826 ; 12.826 ; 12.826 ; 12.826 ;
; END_STATE           ; mem_data_bus_out[4]  ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; END_STATE           ; mem_data_bus_out[5]  ; 15.332 ; 15.332 ; 15.332 ; 15.332 ;
; END_STATE           ; mem_data_bus_out[6]  ; 12.908 ;        ;        ; 12.908 ;
; END_STATE           ; mem_data_bus_out[7]  ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; END_STATE           ; mem_data_bus_out[8]  ; 12.525 ; 12.525 ; 12.525 ; 12.525 ;
; END_STATE           ; mem_data_bus_out[9]  ; 13.642 ; 13.642 ; 13.642 ; 13.642 ;
; END_STATE           ; mem_data_bus_out[10] ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; END_STATE           ; mem_data_bus_out[11] ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; IRQ                 ; HLT_indicator        ; 22.945 ; 19.646 ; 19.646 ; 22.945 ;
; IRQ                 ; RUN_indicator        ; 16.783 ;        ;        ; 16.783 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 28.199 ; 28.199 ; 28.199 ; 28.199 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 27.670 ; 27.670 ; 27.670 ; 27.670 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 31.534 ; 31.534 ; 31.534 ; 31.534 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 32.368 ; 32.368 ; 32.368 ; 32.368 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 30.741 ; 30.741 ; 30.741 ; 30.741 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 32.198 ; 32.198 ; 32.198 ; 32.198 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 17.692 ; 17.692 ; 17.692 ; 17.692 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 18.024 ; 18.024 ; 18.024 ; 18.024 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 18.362 ; 18.362 ; 18.362 ; 18.362 ;
; IRQ                 ; mem_addr_bus_out[10] ; 18.131 ; 18.131 ; 18.131 ; 18.131 ;
; IRQ                 ; mem_addr_bus_out[11] ; 17.862 ; 17.862 ; 17.862 ; 17.862 ;
; IRQ                 ; mem_data_bus_out[0]  ; 18.806 ; 18.806 ; 18.806 ; 18.806 ;
; IRQ                 ; mem_data_bus_out[1]  ; 16.260 ;        ;        ; 16.260 ;
; IRQ                 ; mem_data_bus_out[2]  ; 16.615 ; 16.615 ; 16.615 ; 16.615 ;
; IRQ                 ; mem_data_bus_out[3]  ; 16.907 ; 16.907 ; 16.907 ; 16.907 ;
; IRQ                 ; mem_data_bus_out[4]  ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; IRQ                 ; mem_data_bus_out[5]  ; 19.413 ; 19.413 ; 19.413 ; 19.413 ;
; IRQ                 ; mem_data_bus_out[6]  ; 16.989 ;        ;        ; 16.989 ;
; IRQ                 ; mem_data_bus_out[7]  ; 19.076 ; 19.076 ; 19.076 ; 19.076 ;
; IRQ                 ; mem_data_bus_out[8]  ; 16.606 ; 16.606 ; 16.606 ; 16.606 ;
; IRQ                 ; mem_data_bus_out[9]  ; 17.723 ; 17.723 ; 17.723 ; 17.723 ;
; IRQ                 ; mem_data_bus_out[10] ; 18.673 ; 18.673 ; 18.673 ; 18.673 ;
; IRQ                 ; mem_data_bus_out[11] ; 17.561 ; 17.561 ; 17.561 ; 17.561 ;
; IRQ_ON              ; HLT_indicator        ; 22.449 ; 19.150 ; 19.150 ; 22.449 ;
; IRQ_ON              ; RUN_indicator        ; 16.287 ;        ;        ; 16.287 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 27.703 ; 27.703 ; 27.703 ; 27.703 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 27.174 ; 27.174 ; 27.174 ; 27.174 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 31.038 ; 31.038 ; 31.038 ; 31.038 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 31.872 ; 31.872 ; 31.872 ; 31.872 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 30.245 ; 30.245 ; 30.245 ; 30.245 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 31.702 ; 31.702 ; 31.702 ; 31.702 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 17.196 ; 17.196 ; 17.196 ; 17.196 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 17.530 ; 17.530 ; 17.530 ; 17.530 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 17.866 ; 17.866 ; 17.866 ; 17.866 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 17.635 ; 17.635 ; 17.635 ; 17.635 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 17.366 ; 17.366 ; 17.366 ; 17.366 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 18.310 ; 18.310 ; 18.310 ; 18.310 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 15.764 ;        ;        ; 15.764 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 16.722 ; 16.722 ; 16.722 ; 16.722 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 18.917 ; 18.917 ; 18.917 ; 18.917 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 16.493 ;        ;        ; 16.493 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 18.580 ; 18.580 ; 18.580 ; 18.580 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 16.110 ; 16.110 ; 16.110 ; 16.110 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 17.227 ; 17.227 ; 17.227 ; 17.227 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 18.177 ; 18.177 ; 18.177 ; 18.177 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 17.065 ; 17.065 ; 17.065 ; 17.065 ;
; NEXT_STATE          ; HLT_indicator        ; 15.274 ; 11.975 ; 11.975 ; 15.274 ;
; NEXT_STATE          ; RUN_indicator        ; 9.112  ;        ;        ; 9.112  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 20.528 ; 20.528 ; 20.528 ; 20.528 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 19.999 ; 19.999 ; 19.999 ; 19.999 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 23.863 ; 23.863 ; 23.863 ; 23.863 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 24.697 ; 24.697 ; 24.697 ; 24.697 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 23.070 ; 23.070 ; 23.070 ; 23.070 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 24.527 ; 24.527 ; 24.527 ; 24.527 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.355 ; 10.355 ; 10.355 ; 10.355 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.353 ; 10.353 ; 10.353 ; 10.353 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 10.460 ; 10.460 ; 10.460 ; 10.460 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.135 ; 11.135 ; 11.135 ; 11.135 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.589  ;        ;        ; 8.589  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.944  ; 8.944  ; 8.944  ; 8.944  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.236  ; 9.236  ; 9.236  ; 9.236  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.547  ; 9.547  ; 9.547  ; 9.547  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 11.742 ; 11.742 ; 11.742 ; 11.742 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 9.318  ;        ;        ; 9.318  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; START               ; HLT_indicator        ; 15.225 ; 11.926 ; 11.926 ; 15.225 ;
; START               ; RUN_indicator        ; 9.063  ; 7.767  ; 7.767  ; 9.063  ;
; START               ; mem_addr_bus_out[0]  ; 20.479 ; 20.479 ; 20.479 ; 20.479 ;
; START               ; mem_addr_bus_out[1]  ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; START               ; mem_addr_bus_out[2]  ; 23.814 ; 23.814 ; 23.814 ; 23.814 ;
; START               ; mem_addr_bus_out[3]  ; 24.648 ; 24.648 ; 24.648 ; 24.648 ;
; START               ; mem_addr_bus_out[4]  ; 23.021 ; 23.021 ; 23.021 ; 23.021 ;
; START               ; mem_addr_bus_out[5]  ; 24.478 ; 24.478 ; 24.478 ; 24.478 ;
; START               ; mem_addr_bus_out[6]  ; 9.972  ; 9.972  ; 9.972  ; 9.972  ;
; START               ; mem_addr_bus_out[7]  ; 10.306 ; 10.306 ; 10.306 ; 10.306 ;
; START               ; mem_addr_bus_out[8]  ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; START               ; mem_addr_bus_out[9]  ; 10.642 ; 10.642 ; 10.642 ; 10.642 ;
; START               ; mem_addr_bus_out[10] ; 10.411 ; 10.411 ; 10.411 ; 10.411 ;
; START               ; mem_addr_bus_out[11] ; 10.142 ; 10.142 ; 10.142 ; 10.142 ;
; START               ; mem_data_bus_out[0]  ; 11.086 ; 11.086 ; 11.086 ; 11.086 ;
; START               ; mem_data_bus_out[1]  ; 8.540  ;        ;        ; 8.540  ;
; START               ; mem_data_bus_out[2]  ; 8.895  ; 8.895  ; 8.895  ; 8.895  ;
; START               ; mem_data_bus_out[3]  ; 9.187  ; 9.187  ; 9.187  ; 9.187  ;
; START               ; mem_data_bus_out[4]  ; 9.498  ; 9.498  ; 9.498  ; 9.498  ;
; START               ; mem_data_bus_out[5]  ; 11.693 ; 11.693 ; 11.693 ; 11.693 ;
; START               ; mem_data_bus_out[6]  ; 9.269  ;        ;        ; 9.269  ;
; START               ; mem_data_bus_out[7]  ; 11.356 ; 11.356 ; 11.356 ; 11.356 ;
; START               ; mem_data_bus_out[8]  ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; START               ; mem_data_bus_out[9]  ; 10.003 ; 10.003 ; 10.003 ; 10.003 ;
; START               ; mem_data_bus_out[10] ; 10.953 ; 10.953 ; 10.953 ; 10.953 ;
; START               ; mem_data_bus_out[11] ; 9.841  ; 9.841  ; 9.841  ; 9.841  ;
; STEP                ; HLT_indicator        ; 19.239 ; 15.940 ; 15.940 ; 19.239 ;
; STEP                ; RUN_indicator        ; 13.077 ;        ;        ; 13.077 ;
; STEP                ; mem_addr_bus_out[0]  ; 24.493 ; 24.493 ; 24.493 ; 24.493 ;
; STEP                ; mem_addr_bus_out[1]  ; 23.964 ; 23.964 ; 23.964 ; 23.964 ;
; STEP                ; mem_addr_bus_out[2]  ; 27.828 ; 27.828 ; 27.828 ; 27.828 ;
; STEP                ; mem_addr_bus_out[3]  ; 28.662 ; 28.662 ; 28.662 ; 28.662 ;
; STEP                ; mem_addr_bus_out[4]  ; 27.035 ; 27.035 ; 27.035 ; 27.035 ;
; STEP                ; mem_addr_bus_out[5]  ; 28.492 ; 28.492 ; 28.492 ; 28.492 ;
; STEP                ; mem_addr_bus_out[6]  ; 13.986 ; 13.986 ; 13.986 ; 13.986 ;
; STEP                ; mem_addr_bus_out[7]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; STEP                ; mem_addr_bus_out[8]  ; 14.318 ; 14.318 ; 14.318 ; 14.318 ;
; STEP                ; mem_addr_bus_out[9]  ; 14.656 ; 14.656 ; 14.656 ; 14.656 ;
; STEP                ; mem_addr_bus_out[10] ; 14.425 ; 14.425 ; 14.425 ; 14.425 ;
; STEP                ; mem_addr_bus_out[11] ; 14.156 ; 14.156 ; 14.156 ; 14.156 ;
; STEP                ; mem_data_bus_out[0]  ; 15.100 ; 15.100 ; 15.100 ; 15.100 ;
; STEP                ; mem_data_bus_out[1]  ; 12.554 ;        ;        ; 12.554 ;
; STEP                ; mem_data_bus_out[2]  ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; STEP                ; mem_data_bus_out[3]  ; 13.201 ; 13.201 ; 13.201 ; 13.201 ;
; STEP                ; mem_data_bus_out[4]  ; 13.512 ; 13.512 ; 13.512 ; 13.512 ;
; STEP                ; mem_data_bus_out[5]  ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; STEP                ; mem_data_bus_out[6]  ; 13.283 ;        ;        ; 13.283 ;
; STEP                ; mem_data_bus_out[7]  ; 15.370 ; 15.370 ; 15.370 ; 15.370 ;
; STEP                ; mem_data_bus_out[8]  ; 12.900 ; 12.900 ; 12.900 ; 12.900 ;
; STEP                ; mem_data_bus_out[9]  ; 14.017 ; 14.017 ; 14.017 ; 14.017 ;
; STEP                ; mem_data_bus_out[10] ; 14.967 ; 14.967 ; 14.967 ; 14.967 ;
; STEP                ; mem_data_bus_out[11] ; 13.855 ; 13.855 ; 13.855 ; 13.855 ;
; clk_in              ; HLT_indicator        ; 16.451 ; 15.389 ; 15.389 ; 16.451 ;
; clk_in              ; RUN_indicator        ; 10.290 ;        ;        ; 10.290 ;
; clk_in              ; mem_addr_bus_out[0]  ; 21.706 ; 21.706 ; 21.706 ; 21.706 ;
; clk_in              ; mem_addr_bus_out[1]  ; 21.177 ; 21.177 ; 21.177 ; 21.177 ;
; clk_in              ; mem_addr_bus_out[2]  ; 25.041 ; 25.041 ; 25.041 ; 25.041 ;
; clk_in              ; mem_addr_bus_out[3]  ; 25.875 ; 25.875 ; 25.875 ; 25.875 ;
; clk_in              ; mem_addr_bus_out[4]  ; 24.248 ; 24.248 ; 24.248 ; 24.248 ;
; clk_in              ; mem_addr_bus_out[5]  ; 25.705 ; 25.705 ; 25.705 ; 25.705 ;
; clk_in              ; mem_addr_bus_out[6]  ; 11.199 ; 11.199 ; 11.199 ; 11.199 ;
; clk_in              ; mem_addr_bus_out[7]  ; 11.533 ; 11.533 ; 11.533 ; 11.533 ;
; clk_in              ; mem_addr_bus_out[8]  ; 11.531 ; 11.531 ; 11.531 ; 11.531 ;
; clk_in              ; mem_addr_bus_out[9]  ; 11.869 ; 11.869 ; 11.869 ; 11.869 ;
; clk_in              ; mem_addr_bus_out[10] ; 11.638 ; 11.638 ; 11.638 ; 11.638 ;
; clk_in              ; mem_addr_bus_out[11] ; 11.369 ; 11.369 ; 11.369 ; 11.369 ;
; clk_in              ; mem_data_bus_out[0]  ; 12.313 ; 12.313 ; 12.313 ; 12.313 ;
; clk_in              ; mem_data_bus_out[1]  ; 9.767  ; 7.415  ; 7.415  ; 9.767  ;
; clk_in              ; mem_data_bus_out[2]  ; 10.122 ; 10.122 ; 10.122 ; 10.122 ;
; clk_in              ; mem_data_bus_out[3]  ; 10.414 ; 10.414 ; 10.414 ; 10.414 ;
; clk_in              ; mem_data_bus_out[4]  ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; clk_in              ; mem_data_bus_out[5]  ; 12.920 ; 12.920 ; 12.920 ; 12.920 ;
; clk_in              ; mem_data_bus_out[6]  ; 10.496 ; 7.460  ; 7.460  ; 10.496 ;
; clk_in              ; mem_data_bus_out[7]  ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
; clk_in              ; mem_data_bus_out[8]  ; 10.113 ; 10.113 ; 10.113 ; 10.113 ;
; clk_in              ; mem_data_bus_out[9]  ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; clk_in              ; mem_data_bus_out[10] ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; clk_in              ; mem_data_bus_out[11] ; 11.068 ; 11.068 ; 11.068 ; 11.068 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 18.784 ; 15.485 ; 15.485 ; 18.784 ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 12.622 ;        ;        ; 12.622 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 24.038 ; 24.038 ; 24.038 ; 24.038 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 23.509 ; 23.509 ; 23.509 ; 23.509 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 27.373 ; 27.373 ; 27.373 ; 27.373 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 28.207 ; 28.207 ; 28.207 ; 28.207 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 26.580 ; 26.580 ; 26.580 ; 26.580 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 28.037 ; 28.037 ; 28.037 ; 28.037 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 13.531 ; 13.531 ; 13.531 ; 13.531 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.865 ; 13.865 ; 13.865 ; 13.865 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 13.863 ; 13.863 ; 13.863 ; 13.863 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.201 ; 14.201 ; 14.201 ; 14.201 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.970 ; 13.970 ; 13.970 ; 13.970 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.701 ; 13.701 ; 13.701 ; 13.701 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 14.645 ; 14.645 ; 14.645 ; 14.645 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.099 ;        ;        ; 12.099 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.454 ; 12.454 ; 12.454 ; 12.454 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.746 ; 12.746 ; 12.746 ; 12.746 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 13.057 ; 13.057 ; 13.057 ; 13.057 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 15.252 ; 15.252 ; 15.252 ; 15.252 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.828 ;        ;        ; 12.828 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 14.915 ; 14.915 ; 14.915 ; 14.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 12.445 ; 12.445 ; 12.445 ; 12.445 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.562 ; 13.562 ; 13.562 ; 13.562 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 14.512 ; 14.512 ; 14.512 ; 14.512 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 13.400 ; 13.400 ; 13.400 ; 13.400 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 18.829 ; 15.530 ; 15.530 ; 18.829 ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 12.667 ;        ;        ; 12.667 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 24.083 ; 24.083 ; 24.083 ; 24.083 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 23.554 ; 23.554 ; 23.554 ; 23.554 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 27.418 ; 27.418 ; 27.418 ; 27.418 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 28.252 ; 28.252 ; 28.252 ; 28.252 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 26.625 ; 26.625 ; 26.625 ; 26.625 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 28.082 ; 28.082 ; 28.082 ; 28.082 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.576 ; 13.576 ; 13.576 ; 13.576 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.910 ; 13.910 ; 13.910 ; 13.910 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 13.908 ; 13.908 ; 13.908 ; 13.908 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 14.246 ; 14.246 ; 14.246 ; 14.246 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 14.015 ; 14.015 ; 14.015 ; 14.015 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 13.746 ; 13.746 ; 13.746 ; 13.746 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 14.690 ; 14.690 ; 14.690 ; 14.690 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.144 ;        ;        ; 12.144 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.499 ; 12.499 ; 12.499 ; 12.499 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.791 ; 12.791 ; 12.791 ; 12.791 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.102 ; 13.102 ; 13.102 ; 13.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 15.297 ; 15.297 ; 15.297 ; 15.297 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.873 ;        ;        ; 12.873 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 14.960 ; 14.960 ; 14.960 ; 14.960 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 12.490 ; 12.490 ; 12.490 ; 12.490 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.607 ; 13.607 ; 13.607 ; 13.607 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 18.826 ; 15.527 ; 15.527 ; 18.826 ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 12.664 ;        ;        ; 12.664 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 24.080 ; 24.080 ; 24.080 ; 24.080 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 23.551 ; 23.551 ; 23.551 ; 23.551 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 27.415 ; 27.415 ; 27.415 ; 27.415 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 28.249 ; 28.249 ; 28.249 ; 28.249 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 26.622 ; 26.622 ; 26.622 ; 26.622 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 28.079 ; 28.079 ; 28.079 ; 28.079 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 13.907 ; 13.907 ; 13.907 ; 13.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 13.905 ; 13.905 ; 13.905 ; 13.905 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.243 ; 14.243 ; 14.243 ; 14.243 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 14.012 ; 14.012 ; 14.012 ; 14.012 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 13.743 ; 13.743 ; 13.743 ; 13.743 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 14.687 ; 14.687 ; 14.687 ; 14.687 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.141 ;        ;        ; 12.141 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.496 ; 12.496 ; 12.496 ; 12.496 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.788 ; 12.788 ; 12.788 ; 12.788 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.099 ; 13.099 ; 13.099 ; 13.099 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 15.294 ; 15.294 ; 15.294 ; 15.294 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.870 ;        ;        ; 12.870 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 14.957 ; 14.957 ; 14.957 ; 14.957 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 12.487 ; 12.487 ; 12.487 ; 12.487 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.604 ; 13.604 ; 13.604 ; 13.604 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 13.442 ; 13.442 ; 13.442 ; 13.442 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 18.852 ; 15.553 ; 15.553 ; 18.852 ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 12.690 ;        ;        ; 12.690 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 24.106 ; 24.106 ; 24.106 ; 24.106 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 23.577 ; 23.577 ; 23.577 ; 23.577 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 27.441 ; 27.441 ; 27.441 ; 27.441 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 28.275 ; 28.275 ; 28.275 ; 28.275 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 26.648 ; 26.648 ; 26.648 ; 26.648 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 28.105 ; 28.105 ; 28.105 ; 28.105 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 14.269 ; 14.269 ; 14.269 ; 14.269 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 14.038 ; 14.038 ; 14.038 ; 14.038 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 14.713 ; 14.713 ; 14.713 ; 14.713 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.167 ;        ;        ; 12.167 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.522 ; 12.522 ; 12.522 ; 12.522 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.125 ; 13.125 ; 13.125 ; 13.125 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 15.320 ; 15.320 ; 15.320 ; 15.320 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 12.513 ; 12.513 ; 12.513 ; 12.513 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 14.580 ; 14.580 ; 14.580 ; 14.580 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 13.468 ; 13.468 ; 13.468 ; 13.468 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 18.839 ; 15.540 ; 15.540 ; 18.839 ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 12.677 ;        ;        ; 12.677 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 24.093 ; 24.093 ; 24.093 ; 24.093 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 23.564 ; 23.564 ; 23.564 ; 23.564 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 27.428 ; 27.428 ; 27.428 ; 27.428 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 28.262 ; 28.262 ; 28.262 ; 28.262 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 26.635 ; 26.635 ; 26.635 ; 26.635 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 28.092 ; 28.092 ; 28.092 ; 28.092 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 13.920 ; 13.920 ; 13.920 ; 13.920 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 13.918 ; 13.918 ; 13.918 ; 13.918 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.256 ; 14.256 ; 14.256 ; 14.256 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 14.025 ; 14.025 ; 14.025 ; 14.025 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.756 ; 13.756 ; 13.756 ; 13.756 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 14.700 ; 14.700 ; 14.700 ; 14.700 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.154 ;        ;        ; 12.154 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.509 ; 12.509 ; 12.509 ; 12.509 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.801 ; 12.801 ; 12.801 ; 12.801 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.112 ; 13.112 ; 13.112 ; 13.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.883 ;        ;        ; 12.883 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 14.970 ; 14.970 ; 14.970 ; 14.970 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 12.500 ; 12.500 ; 12.500 ; 12.500 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.617 ; 13.617 ; 13.617 ; 13.617 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 14.567 ; 14.567 ; 14.567 ; 14.567 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 19.562 ; 16.263 ; 16.263 ; 19.562 ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 13.400 ;        ;        ; 13.400 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 24.816 ; 24.816 ; 24.816 ; 24.816 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 24.287 ; 24.287 ; 24.287 ; 24.287 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 28.151 ; 28.151 ; 28.151 ; 28.151 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 28.985 ; 28.985 ; 28.985 ; 28.985 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 27.358 ; 27.358 ; 27.358 ; 27.358 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 28.815 ; 28.815 ; 28.815 ; 28.815 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.309 ; 14.309 ; 14.309 ; 14.309 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.641 ; 14.641 ; 14.641 ; 14.641 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 14.748 ; 14.748 ; 14.748 ; 14.748 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 14.479 ; 14.479 ; 14.479 ; 14.479 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 15.423 ; 15.423 ; 15.423 ; 15.423 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.877 ;        ;        ; 12.877 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.232 ; 13.232 ; 13.232 ; 13.232 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 13.524 ; 13.524 ; 13.524 ; 13.524 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.835 ; 13.835 ; 13.835 ; 13.835 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 16.030 ; 16.030 ; 16.030 ; 16.030 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.606 ;        ;        ; 13.606 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 15.693 ; 15.693 ; 15.693 ; 15.693 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 14.340 ; 14.340 ; 14.340 ; 14.340 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 15.290 ; 15.290 ; 15.290 ; 15.290 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 19.240 ; 15.941 ; 15.941 ; 19.240 ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 13.078 ;        ;        ; 13.078 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 24.494 ; 24.494 ; 24.494 ; 24.494 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 23.965 ; 23.965 ; 23.965 ; 23.965 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 27.829 ; 27.829 ; 27.829 ; 27.829 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 28.663 ; 28.663 ; 28.663 ; 28.663 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 27.036 ; 27.036 ; 27.036 ; 27.036 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 28.493 ; 28.493 ; 28.493 ; 28.493 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 13.987 ; 13.987 ; 13.987 ; 13.987 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 14.321 ; 14.321 ; 14.321 ; 14.321 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.319 ; 14.319 ; 14.319 ; 14.319 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 14.657 ; 14.657 ; 14.657 ; 14.657 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 14.157 ; 14.157 ; 14.157 ; 14.157 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.101 ; 15.101 ; 15.101 ; 15.101 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.555 ;        ;        ; 12.555 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.910 ; 12.910 ; 12.910 ; 12.910 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.513 ; 13.513 ; 13.513 ; 13.513 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 15.708 ; 15.708 ; 15.708 ; 15.708 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 13.284 ;        ;        ; 13.284 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 15.371 ; 15.371 ; 15.371 ; 15.371 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 13.856 ; 13.856 ; 13.856 ; 13.856 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 19.233 ; 15.934 ; 15.934 ; 19.233 ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 13.071 ;        ;        ; 13.071 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 24.487 ; 24.487 ; 24.487 ; 24.487 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 23.958 ; 23.958 ; 23.958 ; 23.958 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 27.822 ; 27.822 ; 27.822 ; 27.822 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 28.656 ; 28.656 ; 28.656 ; 28.656 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 27.029 ; 27.029 ; 27.029 ; 27.029 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 28.486 ; 28.486 ; 28.486 ; 28.486 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.980 ; 13.980 ; 13.980 ; 13.980 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.314 ; 14.314 ; 14.314 ; 14.314 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.312 ; 14.312 ; 14.312 ; 14.312 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 14.650 ; 14.650 ; 14.650 ; 14.650 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 14.150 ; 14.150 ; 14.150 ; 14.150 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.548 ;        ;        ; 12.548 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.903 ; 12.903 ; 12.903 ; 12.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 15.701 ; 15.701 ; 15.701 ; 15.701 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 13.277 ;        ;        ; 13.277 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 12.894 ; 12.894 ; 12.894 ; 12.894 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.011 ; 14.011 ; 14.011 ; 14.011 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 14.961 ; 14.961 ; 14.961 ; 14.961 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 19.641 ; 16.342 ; 16.342 ; 19.641 ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 13.479 ;        ;        ; 13.479 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 24.895 ; 24.895 ; 24.895 ; 24.895 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 24.366 ; 24.366 ; 24.366 ; 24.366 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 28.230 ; 28.230 ; 28.230 ; 28.230 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 29.064 ; 29.064 ; 29.064 ; 29.064 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 27.437 ; 27.437 ; 27.437 ; 27.437 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 28.894 ; 28.894 ; 28.894 ; 28.894 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 14.388 ; 14.388 ; 14.388 ; 14.388 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.722 ; 14.722 ; 14.722 ; 14.722 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 14.720 ; 14.720 ; 14.720 ; 14.720 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.058 ; 15.058 ; 15.058 ; 15.058 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 14.827 ; 14.827 ; 14.827 ; 14.827 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 15.502 ; 15.502 ; 15.502 ; 15.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.956 ;        ;        ; 12.956 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.914 ; 13.914 ; 13.914 ; 13.914 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 16.109 ; 16.109 ; 16.109 ; 16.109 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.685 ;        ;        ; 13.685 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.302 ; 13.302 ; 13.302 ; 13.302 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 15.369 ; 15.369 ; 15.369 ; 15.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 14.257 ; 14.257 ; 14.257 ; 14.257 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 19.255 ; 15.956 ; 15.956 ; 19.255 ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 13.093 ;        ;        ; 13.093 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 24.509 ; 24.509 ; 24.509 ; 24.509 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 23.980 ; 23.980 ; 23.980 ; 23.980 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 27.844 ; 27.844 ; 27.844 ; 27.844 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 28.678 ; 28.678 ; 28.678 ; 28.678 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 27.051 ; 27.051 ; 27.051 ; 27.051 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 28.508 ; 28.508 ; 28.508 ; 28.508 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.002 ; 14.002 ; 14.002 ; 14.002 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 14.336 ; 14.336 ; 14.336 ; 14.336 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 14.672 ; 14.672 ; 14.672 ; 14.672 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 15.116 ; 15.116 ; 15.116 ; 15.116 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.570 ;        ;        ; 12.570 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.925 ; 12.925 ; 12.925 ; 12.925 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.528 ; 13.528 ; 13.528 ; 13.528 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 15.723 ; 15.723 ; 15.723 ; 15.723 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.299 ;        ;        ; 13.299 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 15.386 ; 15.386 ; 15.386 ; 15.386 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 12.916 ; 12.916 ; 12.916 ; 12.916 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.033 ; 14.033 ; 14.033 ; 14.033 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 14.983 ; 14.983 ; 14.983 ; 14.983 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 13.871 ; 13.871 ; 13.871 ; 13.871 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 14.932 ; 11.633 ; 11.633 ; 14.932 ;
; mem_data_bus_in[10] ; RUN_indicator        ; 8.770  ;        ;        ; 8.770  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 20.186 ; 20.186 ; 20.186 ; 20.186 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 19.657 ; 19.657 ; 19.657 ; 19.657 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 23.521 ; 23.521 ; 23.521 ; 23.521 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 24.355 ; 24.355 ; 24.355 ; 24.355 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 22.728 ; 22.728 ; 22.728 ; 22.728 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 24.185 ; 24.185 ; 24.185 ; 24.185 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 9.679  ; 9.679  ; 9.679  ; 9.679  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.011 ; 10.011 ; 10.011 ; 10.011 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.349 ; 10.349 ; 10.349 ; 10.349 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.849  ; 9.849  ; 9.849  ; 9.849  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 10.793 ; 10.793 ; 10.793 ; 10.793 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.247  ;        ;        ; 8.247  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.602  ; 8.602  ; 8.602  ; 8.602  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 9.205  ; 9.205  ; 9.205  ; 9.205  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 11.400 ; 11.400 ; 11.400 ; 11.400 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.976  ;        ;        ; 8.976  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 11.063 ; 11.063 ; 11.063 ; 11.063 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 9.710  ; 9.710  ; 9.710  ; 9.710  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 9.548  ; 9.548  ; 9.548  ; 9.548  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 14.866 ; 11.567 ; 11.567 ; 14.866 ;
; mem_data_bus_in[11] ; RUN_indicator        ; 8.704  ;        ;        ; 8.704  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 20.120 ; 20.120 ; 20.120 ; 20.120 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 19.591 ; 19.591 ; 19.591 ; 19.591 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 23.455 ; 23.455 ; 23.455 ; 23.455 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 24.289 ; 24.289 ; 24.289 ; 24.289 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 22.662 ; 22.662 ; 22.662 ; 22.662 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 24.119 ; 24.119 ; 24.119 ; 24.119 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 9.947  ; 9.947  ; 9.947  ; 9.947  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 9.945  ; 9.945  ; 9.945  ; 9.945  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.283 ; 10.283 ; 10.283 ; 10.283 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 9.783  ; 9.783  ; 9.783  ; 9.783  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 10.727 ; 10.727 ; 10.727 ; 10.727 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.181  ;        ;        ; 8.181  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.536  ; 8.536  ; 8.536  ; 8.536  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 9.139  ; 9.139  ; 9.139  ; 9.139  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 11.334 ; 11.334 ; 11.334 ; 11.334 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.910  ;        ;        ; 8.910  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.527  ; 8.527  ; 8.527  ; 8.527  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 10.594 ; 10.594 ; 10.594 ; 10.594 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 9.482  ; 9.482  ; 9.482  ; 9.482  ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Progagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 5.997 ; 6.394 ; 6.394 ; 5.997 ;
; END_STATE           ; RUN_indicator        ; 5.676 ;       ;       ; 5.676 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 6.242 ; 6.242 ; 6.242 ; 6.242 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 6.166 ; 6.166 ; 6.166 ; 6.166 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; END_STATE           ; mem_addr_bus_out[10] ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; END_STATE           ; mem_addr_bus_out[11] ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; END_STATE           ; mem_data_bus_out[0]  ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; END_STATE           ; mem_data_bus_out[1]  ; 5.483 ;       ;       ; 5.483 ;
; END_STATE           ; mem_data_bus_out[2]  ; 5.664 ; 5.664 ; 5.664 ; 5.664 ;
; END_STATE           ; mem_data_bus_out[3]  ; 5.755 ; 5.755 ; 5.755 ; 5.755 ;
; END_STATE           ; mem_data_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; END_STATE           ; mem_data_bus_out[5]  ; 6.701 ; 6.701 ; 6.701 ; 6.701 ;
; END_STATE           ; mem_data_bus_out[6]  ; 5.811 ;       ;       ; 5.811 ;
; END_STATE           ; mem_data_bus_out[7]  ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; END_STATE           ; mem_data_bus_out[8]  ; 5.703 ; 5.703 ; 5.703 ; 5.703 ;
; END_STATE           ; mem_data_bus_out[9]  ; 6.098 ; 6.098 ; 6.098 ; 6.098 ;
; END_STATE           ; mem_data_bus_out[10] ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; END_STATE           ; mem_data_bus_out[11] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; IRQ                 ; HLT_indicator        ; 7.379 ; 7.659 ; 7.659 ; 7.379 ;
; IRQ                 ; RUN_indicator        ; 6.941 ;       ;       ; 6.941 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 7.518 ; 7.518 ; 7.518 ; 7.518 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 7.448 ; 7.448 ; 7.448 ; 7.448 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 7.223 ; 7.132 ; 7.132 ; 7.223 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 7.507 ; 7.507 ; 7.507 ; 7.507 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 7.854 ; 7.854 ; 7.854 ; 7.854 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 7.294 ; 7.294 ; 7.294 ; 7.294 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 7.432 ; 7.432 ; 7.432 ; 7.432 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 7.431 ; 7.431 ; 7.431 ; 7.431 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 7.611 ; 7.611 ; 7.611 ; 7.611 ;
; IRQ                 ; mem_addr_bus_out[10] ; 7.492 ; 7.492 ; 7.492 ; 7.492 ;
; IRQ                 ; mem_addr_bus_out[11] ; 7.468 ; 7.468 ; 7.468 ; 7.468 ;
; IRQ                 ; mem_data_bus_out[0]  ; 7.664 ; 7.664 ; 7.664 ; 7.664 ;
; IRQ                 ; mem_data_bus_out[1]  ; 6.748 ;       ;       ; 6.748 ;
; IRQ                 ; mem_data_bus_out[2]  ; 6.929 ; 6.929 ; 6.929 ; 6.929 ;
; IRQ                 ; mem_data_bus_out[3]  ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; IRQ                 ; mem_data_bus_out[4]  ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; IRQ                 ; mem_data_bus_out[5]  ; 7.966 ; 7.966 ; 7.966 ; 7.966 ;
; IRQ                 ; mem_data_bus_out[6]  ; 7.076 ;       ;       ; 7.076 ;
; IRQ                 ; mem_data_bus_out[7]  ; 7.841 ; 7.841 ; 7.841 ; 7.841 ;
; IRQ                 ; mem_data_bus_out[8]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; IRQ                 ; mem_data_bus_out[9]  ; 7.363 ; 7.363 ; 7.363 ; 7.363 ;
; IRQ                 ; mem_data_bus_out[10] ; 7.697 ; 7.697 ; 7.697 ; 7.697 ;
; IRQ                 ; mem_data_bus_out[11] ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; IRQ_ON              ; HLT_indicator        ; 7.163 ; 7.443 ; 7.443 ; 7.163 ;
; IRQ_ON              ; RUN_indicator        ; 6.725 ;       ;       ; 6.725 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 7.232 ; 7.232 ; 7.232 ; 7.232 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 7.007 ; 6.916 ; 6.916 ; 7.007 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 7.291 ; 7.291 ; 7.291 ; 7.291 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 7.638 ; 7.638 ; 7.638 ; 7.638 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 7.216 ; 7.216 ; 7.216 ; 7.216 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 7.215 ; 7.215 ; 7.215 ; 7.215 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 7.276 ; 7.276 ; 7.276 ; 7.276 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 7.252 ; 7.252 ; 7.252 ; 7.252 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 7.448 ; 7.448 ; 7.448 ; 7.448 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 6.532 ;       ;       ; 6.532 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 6.804 ; 6.804 ; 6.804 ; 6.804 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 6.956 ; 6.956 ; 6.956 ; 6.956 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 7.750 ; 7.750 ; 7.750 ; 7.750 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 6.860 ;       ;       ; 6.860 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 7.625 ; 7.625 ; 7.625 ; 7.625 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 7.481 ; 7.481 ; 7.481 ; 7.481 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 7.023 ; 7.023 ; 7.023 ; 7.023 ;
; NEXT_STATE          ; HLT_indicator        ; 4.137 ; 4.417 ; 4.417 ; 4.137 ;
; NEXT_STATE          ; RUN_indicator        ; 3.699 ;       ;       ; 3.699 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.276 ; 4.276 ; 4.276 ; 4.276 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.206 ; 4.206 ; 4.206 ; 4.206 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 4.265 ; 4.265 ; 4.265 ; 4.265 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 4.109 ; 4.109 ; 4.109 ; 4.109 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 4.612 ; 4.612 ; 4.612 ; 4.612 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.052 ; 4.052 ; 4.052 ; 4.052 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.189 ; 4.189 ; 4.189 ; 4.189 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.369 ; 4.369 ; 4.369 ; 4.369 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.250 ; 4.250 ; 4.250 ; 4.250 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.506 ;       ;       ; 3.506 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.687 ; 3.687 ; 3.687 ; 3.687 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.930 ; 3.930 ; 3.930 ; 3.930 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.834 ;       ;       ; 3.834 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.455 ; 4.455 ; 4.455 ; 4.455 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.997 ; 3.997 ; 3.997 ; 3.997 ;
; START               ; HLT_indicator        ; 3.989 ; 3.709 ; 3.709 ; 3.989 ;
; START               ; RUN_indicator        ; 3.691 ; 3.271 ; 3.271 ; 3.691 ;
; START               ; mem_addr_bus_out[0]  ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; START               ; mem_addr_bus_out[1]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; START               ; mem_addr_bus_out[2]  ; 3.553 ; 3.553 ; 3.553 ; 3.553 ;
; START               ; mem_addr_bus_out[3]  ; 3.837 ; 3.837 ; 3.837 ; 3.837 ;
; START               ; mem_addr_bus_out[4]  ; 3.681 ; 3.681 ; 3.681 ; 3.681 ;
; START               ; mem_addr_bus_out[5]  ; 4.184 ; 4.184 ; 4.184 ; 4.184 ;
; START               ; mem_addr_bus_out[6]  ; 3.624 ; 3.624 ; 3.624 ; 3.624 ;
; START               ; mem_addr_bus_out[7]  ; 3.762 ; 3.762 ; 3.762 ; 3.762 ;
; START               ; mem_addr_bus_out[8]  ; 3.761 ; 3.761 ; 3.761 ; 3.761 ;
; START               ; mem_addr_bus_out[9]  ; 3.941 ; 3.941 ; 3.941 ; 3.941 ;
; START               ; mem_addr_bus_out[10] ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
; START               ; mem_addr_bus_out[11] ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; START               ; mem_data_bus_out[0]  ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; START               ; mem_data_bus_out[1]  ; 3.493 ;       ;       ; 3.493 ;
; START               ; mem_data_bus_out[2]  ; 3.674 ; 3.674 ; 3.674 ; 3.674 ;
; START               ; mem_data_bus_out[3]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; START               ; mem_data_bus_out[4]  ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; START               ; mem_data_bus_out[5]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; START               ; mem_data_bus_out[6]  ; 3.821 ;       ;       ; 3.821 ;
; START               ; mem_data_bus_out[7]  ; 4.586 ; 4.586 ; 4.586 ; 4.586 ;
; START               ; mem_data_bus_out[8]  ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; START               ; mem_data_bus_out[9]  ; 4.108 ; 4.108 ; 4.108 ; 4.108 ;
; START               ; mem_data_bus_out[10] ; 4.442 ; 4.442 ; 4.442 ; 4.442 ;
; START               ; mem_data_bus_out[11] ; 3.984 ; 3.984 ; 3.984 ; 3.984 ;
; STEP                ; HLT_indicator        ; 6.278 ; 6.558 ; 6.558 ; 6.278 ;
; STEP                ; RUN_indicator        ; 5.840 ;       ;       ; 5.840 ;
; STEP                ; mem_addr_bus_out[0]  ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; STEP                ; mem_addr_bus_out[1]  ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; STEP                ; mem_addr_bus_out[2]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; STEP                ; mem_addr_bus_out[3]  ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; STEP                ; mem_addr_bus_out[4]  ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; STEP                ; mem_addr_bus_out[5]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; STEP                ; mem_addr_bus_out[6]  ; 6.193 ; 6.193 ; 6.193 ; 6.193 ;
; STEP                ; mem_addr_bus_out[7]  ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; STEP                ; mem_addr_bus_out[8]  ; 6.330 ; 6.330 ; 6.330 ; 6.330 ;
; STEP                ; mem_addr_bus_out[9]  ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; STEP                ; mem_addr_bus_out[10] ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; STEP                ; mem_addr_bus_out[11] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; STEP                ; mem_data_bus_out[0]  ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; STEP                ; mem_data_bus_out[1]  ; 5.647 ;       ;       ; 5.647 ;
; STEP                ; mem_data_bus_out[2]  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; STEP                ; mem_data_bus_out[3]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; STEP                ; mem_data_bus_out[4]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; STEP                ; mem_data_bus_out[5]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; STEP                ; mem_data_bus_out[6]  ; 5.975 ;       ;       ; 5.975 ;
; STEP                ; mem_data_bus_out[7]  ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; STEP                ; mem_data_bus_out[8]  ; 5.867 ; 5.867 ; 5.867 ; 5.867 ;
; STEP                ; mem_data_bus_out[9]  ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; STEP                ; mem_data_bus_out[10] ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; STEP                ; mem_data_bus_out[11] ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; clk_in              ; HLT_indicator        ; 3.152 ; 3.152 ; 3.152 ; 3.152 ;
; clk_in              ; RUN_indicator        ; 3.580 ;       ;       ; 3.580 ;
; clk_in              ; mem_addr_bus_out[0]  ; 3.077 ; 3.077 ; 3.077 ; 3.077 ;
; clk_in              ; mem_addr_bus_out[1]  ; 3.010 ; 3.010 ; 3.010 ; 3.010 ;
; clk_in              ; mem_addr_bus_out[2]  ; 2.896 ; 2.896 ; 2.896 ; 2.896 ;
; clk_in              ; mem_addr_bus_out[3]  ; 3.185 ; 3.185 ; 3.185 ; 3.185 ;
; clk_in              ; mem_addr_bus_out[4]  ; 3.040 ; 3.040 ; 3.040 ; 3.040 ;
; clk_in              ; mem_addr_bus_out[5]  ; 3.192 ; 3.192 ; 3.192 ; 3.192 ;
; clk_in              ; mem_addr_bus_out[6]  ; 3.270 ; 3.270 ; 3.270 ; 3.270 ;
; clk_in              ; mem_addr_bus_out[7]  ; 3.505 ; 3.505 ; 3.505 ; 3.505 ;
; clk_in              ; mem_addr_bus_out[8]  ; 3.631 ; 3.631 ; 3.631 ; 3.631 ;
; clk_in              ; mem_addr_bus_out[9]  ; 3.690 ; 3.690 ; 3.690 ; 3.690 ;
; clk_in              ; mem_addr_bus_out[10] ; 3.863 ; 3.863 ; 3.863 ; 3.863 ;
; clk_in              ; mem_addr_bus_out[11] ; 3.635 ; 3.635 ; 3.635 ; 3.635 ;
; clk_in              ; mem_data_bus_out[0]  ; 3.054 ; 3.054 ; 3.054 ; 3.054 ;
; clk_in              ; mem_data_bus_out[1]  ; 3.123 ; 3.123 ; 3.123 ; 3.123 ;
; clk_in              ; mem_data_bus_out[2]  ; 3.108 ; 3.108 ; 3.108 ; 3.108 ;
; clk_in              ; mem_data_bus_out[3]  ; 3.086 ; 3.086 ; 3.086 ; 3.086 ;
; clk_in              ; mem_data_bus_out[4]  ; 3.167 ; 3.167 ; 3.167 ; 3.167 ;
; clk_in              ; mem_data_bus_out[5]  ; 3.270 ; 3.270 ; 3.270 ; 3.270 ;
; clk_in              ; mem_data_bus_out[6]  ; 3.221 ; 3.221 ; 3.221 ; 3.221 ;
; clk_in              ; mem_data_bus_out[7]  ; 3.265 ; 3.265 ; 3.265 ; 3.265 ;
; clk_in              ; mem_data_bus_out[8]  ; 3.283 ; 3.283 ; 3.283 ; 3.283 ;
; clk_in              ; mem_data_bus_out[9]  ; 3.430 ; 3.430 ; 3.430 ; 3.430 ;
; clk_in              ; mem_data_bus_out[10] ; 3.075 ; 3.075 ; 3.075 ; 3.075 ;
; clk_in              ; mem_data_bus_out[11] ; 3.491 ; 3.491 ; 3.491 ; 3.491 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.140 ; 6.420 ; 6.420 ; 6.140 ;
; mem_data_bus_in[0]  ; RUN_indicator        ; 5.702 ;       ;       ; 5.702 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.615 ; 6.615 ; 6.615 ; 6.615 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.193 ; 6.193 ; 6.193 ; 6.193 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.192 ; 6.192 ; 6.192 ; 6.192 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.509 ;       ;       ; 5.509 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.933 ; 5.933 ; 5.933 ; 5.933 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.837 ;       ;       ; 5.837 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 6.602 ; 6.602 ; 6.602 ; 6.602 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.151 ; 6.431 ; 6.431 ; 6.151 ;
; mem_data_bus_in[1]  ; RUN_indicator        ; 5.713 ;       ;       ; 5.713 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.220 ; 6.220 ; 6.220 ; 6.220 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.204 ; 6.204 ; 6.204 ; 6.204 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.264 ; 6.264 ; 6.264 ; 6.264 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.436 ; 6.436 ; 6.436 ; 6.436 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.520 ;       ;       ; 5.520 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944 ; 5.944 ; 5.944 ; 5.944 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.848 ;       ;       ; 5.848 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.469 ; 6.469 ; 6.469 ; 6.469 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.150 ; 6.430 ; 6.430 ; 6.150 ;
; mem_data_bus_in[2]  ; RUN_indicator        ; 5.712 ;       ;       ; 5.712 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.065 ; 6.065 ; 6.065 ; 6.065 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.263 ; 6.263 ; 6.263 ; 6.263 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.239 ; 6.239 ; 6.239 ; 6.239 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.519 ;       ;       ; 5.519 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.700 ; 5.700 ; 5.700 ; 5.700 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.847 ;       ;       ; 5.847 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.739 ; 5.739 ; 5.739 ; 5.739 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.468 ; 6.468 ; 6.468 ; 6.468 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.130 ; 6.410 ; 6.410 ; 6.130 ;
; mem_data_bus_in[3]  ; RUN_indicator        ; 5.692 ;       ;       ; 5.692 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.199 ; 6.199 ; 6.199 ; 6.199 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.258 ; 6.258 ; 6.258 ; 6.258 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.045 ; 6.045 ; 6.045 ; 6.045 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.499 ;       ;       ; 5.499 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.827 ;       ;       ; 5.827 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.719 ; 5.719 ; 5.719 ; 5.719 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.448 ; 6.448 ; 6.448 ; 6.448 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.161 ; 6.441 ; 6.441 ; 6.161 ;
; mem_data_bus_in[4]  ; RUN_indicator        ; 5.723 ;       ;       ; 5.723 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.300 ; 6.300 ; 6.300 ; 6.300 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.214 ; 6.214 ; 6.214 ; 6.214 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.393 ; 6.393 ; 6.393 ; 6.393 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.446 ; 6.446 ; 6.446 ; 6.446 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.530 ;       ;       ; 5.530 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.858 ;       ;       ; 5.858 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 6.623 ; 6.623 ; 6.623 ; 6.623 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.750 ; 5.750 ; 5.750 ; 5.750 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.145 ; 6.145 ; 6.145 ; 6.145 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.390 ; 6.670 ; 6.670 ; 6.390 ;
; mem_data_bus_in[5]  ; RUN_indicator        ; 5.952 ;       ;       ; 5.952 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.529 ; 6.529 ; 6.529 ; 6.529 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.443 ; 6.443 ; 6.443 ; 6.443 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.759 ;       ;       ; 5.759 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.940 ; 5.940 ; 5.940 ; 5.940 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.087 ;       ;       ; 6.087 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.374 ; 6.374 ; 6.374 ; 6.374 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.708 ; 6.708 ; 6.708 ; 6.708 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.276 ; 6.556 ; 6.556 ; 6.276 ;
; mem_data_bus_in[6]  ; RUN_indicator        ; 5.838 ;       ;       ; 5.838 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.248 ; 6.248 ; 6.248 ; 6.248 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.365 ; 6.365 ; 6.365 ; 6.365 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.645 ;       ;       ; 5.645 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 6.069 ; 6.069 ; 6.069 ; 6.069 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 6.863 ; 6.863 ; 6.863 ; 6.863 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.973 ;       ;       ; 5.973 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.865 ; 5.865 ; 5.865 ; 5.865 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.260 ; 6.260 ; 6.260 ; 6.260 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.136 ; 6.136 ; 6.136 ; 6.136 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.273 ; 6.553 ; 6.553 ; 6.273 ;
; mem_data_bus_in[7]  ; RUN_indicator        ; 5.835 ;       ;       ; 5.835 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.117 ; 6.117 ; 6.117 ; 6.117 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.188 ; 6.188 ; 6.188 ; 6.188 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.386 ; 6.386 ; 6.386 ; 6.386 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.642 ;       ;       ; 5.642 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.823 ; 5.823 ; 5.823 ; 5.823 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.860 ; 6.860 ; 6.860 ; 6.860 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.970 ;       ;       ; 5.970 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.257 ; 6.257 ; 6.257 ; 6.257 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.439 ; 6.719 ; 6.719 ; 6.439 ;
; mem_data_bus_in[8]  ; RUN_indicator        ; 6.001 ;       ;       ; 6.001 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.354 ; 6.354 ; 6.354 ; 6.354 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.492 ; 6.492 ; 6.492 ; 6.492 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.491 ; 6.491 ; 6.491 ; 6.491 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.671 ; 6.671 ; 6.671 ; 6.671 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.552 ; 6.552 ; 6.552 ; 6.552 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.724 ; 6.724 ; 6.724 ; 6.724 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.808 ;       ;       ; 5.808 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 7.026 ; 7.026 ; 7.026 ; 7.026 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.136 ;       ;       ; 6.136 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.028 ; 6.028 ; 6.028 ; 6.028 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.423 ; 6.423 ; 6.423 ; 6.423 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.757 ; 6.757 ; 6.757 ; 6.757 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.281 ; 6.561 ; 6.561 ; 6.281 ;
; mem_data_bus_in[9]  ; RUN_indicator        ; 5.843 ;       ;       ; 5.843 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.420 ; 6.420 ; 6.420 ; 6.420 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.756 ; 6.756 ; 6.756 ; 6.756 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.196 ; 6.196 ; 6.196 ; 6.196 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.334 ; 6.334 ; 6.334 ; 6.334 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.333 ; 6.333 ; 6.333 ; 6.333 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.650 ;       ;       ; 5.650 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 6.074 ; 6.074 ; 6.074 ; 6.074 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.978 ;       ;       ; 5.978 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 5.870 ; 5.870 ; 5.870 ; 5.870 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.009 ; 4.289 ; 4.289 ; 4.009 ;
; mem_data_bus_in[10] ; RUN_indicator        ; 3.571 ;       ;       ; 3.571 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.148 ; 4.148 ; 4.148 ; 4.148 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.078 ; 4.078 ; 4.078 ; 4.078 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 4.137 ; 4.137 ; 4.137 ; 4.137 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 3.924 ; 3.924 ; 3.924 ; 3.924 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.062 ; 4.062 ; 4.062 ; 4.062 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.061 ; 4.061 ; 4.061 ; 4.061 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.098 ; 4.098 ; 4.098 ; 4.098 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.378 ;       ;       ; 3.378 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.559 ; 3.559 ; 3.559 ; 3.559 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.650 ; 3.650 ; 3.650 ; 3.650 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 4.596 ; 4.596 ; 4.596 ; 4.596 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.706 ;       ;       ; 3.706 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 4.471 ; 4.471 ; 4.471 ; 4.471 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.598 ; 3.598 ; 3.598 ; 3.598 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.993 ; 3.993 ; 3.993 ; 3.993 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.869 ; 3.869 ; 3.869 ; 3.869 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.972 ; 4.252 ; 4.252 ; 3.972 ;
; mem_data_bus_in[11] ; RUN_indicator        ; 3.534 ;       ;       ; 3.534 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.111 ; 4.111 ; 4.111 ; 4.111 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.041 ; 4.041 ; 4.041 ; 4.041 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 3.816 ; 3.816 ; 3.816 ; 3.816 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 4.100 ; 4.100 ; 4.100 ; 4.100 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.944 ; 3.944 ; 3.944 ; 3.944 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.025 ; 4.025 ; 4.025 ; 4.025 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.024 ; 4.024 ; 4.024 ; 4.024 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.085 ; 4.085 ; 4.085 ; 4.085 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.061 ; 4.061 ; 4.061 ; 4.061 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.341 ;       ;       ; 3.341 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.522 ; 3.522 ; 3.522 ; 3.522 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 4.559 ; 4.559 ; 4.559 ; 4.559 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.669 ;       ;       ; 3.669 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 4.434 ; 4.434 ; 4.434 ; 4.434 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.561 ; 3.561 ; 3.561 ; 3.561 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.956 ; 3.956 ; 3.956 ; 3.956 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.832 ; 3.832 ; 3.832 ; 3.832 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3378     ; 3378     ; 3378     ; 3378     ;
; not_reset      ; ASSERT_CONTROL ; 4542     ; 4512     ; 4542     ; 4512     ;
; ASSERT_CONTROL ; not_reset      ; 3378     ; 3378     ; 3378     ; 3378     ;
; not_reset      ; not_reset      ; 4542     ; 4512     ; 4542     ; 4512     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3378     ; 3378     ; 3378     ; 3378     ;
; not_reset      ; ASSERT_CONTROL ; 4542     ; 4512     ; 4542     ; 4512     ;
; ASSERT_CONTROL ; not_reset      ; 3378     ; 3378     ; 3378     ; 3378     ;
; not_reset      ; not_reset      ; 4542     ; 4512     ; 4542     ; 4512     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 35770    ; 35770    ; 35770    ; 35770    ;
; not_reset      ; ASSERT_CONTROL ; 48186    ; 47870    ; 48186    ; 47870    ;
; ASSERT_CONTROL ; not_reset      ; 35544    ; 35544    ; 35545    ; 35545    ;
; not_reset      ; not_reset      ; 47882    ; 47566    ; 47883    ; 47568    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 35770    ; 35770    ; 35770    ; 35770    ;
; not_reset      ; ASSERT_CONTROL ; 48186    ; 47870    ; 48186    ; 47870    ;
; ASSERT_CONTROL ; not_reset      ; 35544    ; 35544    ; 35545    ; 35545    ;
; not_reset      ; not_reset      ; 47882    ; 47566    ; 47883    ; 47568    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 889   ; 889  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 839   ; 839  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 21:34:10 2017
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
    Info (332105): create_clock -period 1.000 -name not_reset not_reset
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datad"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datad"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|dataa"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datad"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 1471 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_1|output|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~12|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~7|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~10|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~11|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~7|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~36|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~36|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~37|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~37|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~9|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~6|datad"
    Warning (332126): Node "register_array_0|output_mux|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~10|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~37|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~8|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~8|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~8|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~8|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|or_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|or_0|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~4|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~4|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~5|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~8|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~11|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~11|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_7_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~36|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~9|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|combout"
    Warning (332126): Node "register_array_0|output_mux|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~3|datac"
    Warning (332126): Node "register_array_0|output_mux|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~12|datab"
    Warning (332126): Node "register_array_0|output_mux|output~13|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|datad"
    Warning (332126): Node "register_array_0|output_mux|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~11|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|datad"
    Warning (332126): Node "register_array_0|output_mux|output~10|datad"
    Warning (332126): Node "register_array_0|output_mux|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~36|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~11|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datad"
    Warning (332126): Node "register_array_0|output_mux|output~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|combout"
    Warning (332126): Node "register_array_0|output_mux|output~11|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~12|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datac"
    Warning (332126): Node "register_array_0|output_mux|output~9|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~10|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~5|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~9|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~10|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~11|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~10|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~37|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~9|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~9|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~8|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~9|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~5|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~4|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~9|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~37|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~13|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
Critical Warning (332081): Design contains combinational loop of 1471 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|or_0|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.426       -44.751 ASSERT_CONTROL 
    Info (332119):   -24.217       -40.124 not_reset 
Info (332146): Worst-case hold slack is -4.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.891        -8.320 not_reset 
    Info (332119):    -4.537        -7.258 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -35.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -35.009      -510.646 not_reset 
    Info (332119):   -34.921      -486.346 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -13.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.330      -124.755 not_reset 
    Info (332119):   -12.976      -119.445 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -13.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.990     -1804.729 not_reset 
    Info (332119):   -13.548     -1834.791 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|or_0|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datac  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.600
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.600       -13.541 ASSERT_CONTROL 
    Info (332119):    -7.641       -12.212 not_reset 
Info (332146): Worst-case hold slack is -2.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.003        -3.444 not_reset 
    Info (332119):    -1.885        -3.090 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -11.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.932      -166.063 ASSERT_CONTROL 
    Info (332119):   -11.928      -173.676 not_reset 
Info (332146): Worst-case removal slack is -4.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.665       -43.676 not_reset 
    Info (332119):    -4.547       -41.906 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -4.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.603      -525.302 not_reset 
    Info (332119):    -4.489      -542.940 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1583 warnings
    Info: Peak virtual memory: 607 megabytes
    Info: Processing ended: Sun Jan 15 21:34:12 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


