#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x63c320eccff0 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale 0 0;
v0x63c320faf850_0 .var "adr", 2 0;
v0x63c320faf980_0 .var "inp", 7 0;
v0x63c320fafa40_0 .var "op", 0 0;
RS_0x761ad40b8188 .resolv tri, L_0x63c320fb32b0, L_0x63c320fb6910, L_0x63c320fba290, L_0x63c320fbd4f0, L_0x63c320fc0880, L_0x63c320fc3c10, L_0x63c320fc77f0, L_0x63c320fcad80;
v0x63c320fafae0_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  8 drivers
v0x63c320fafb80_0 .var "sel", 0 0;
S_0x63c320ecd180 .scope module, "ram_inst1" "ram" 2 11, 3 10 0, S_0x63c320eccff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
v0x63c320faf140_0 .net "adr", 2 0, v0x63c320faf850_0;  1 drivers
v0x63c320faf200_0 .net "inp", 7 0, v0x63c320faf980_0;  1 drivers
v0x63c320faf2a0_0 .net "op", 0 0, v0x63c320fafa40_0;  1 drivers
v0x63c320faf480_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320faf630_0 .net "outp_demux", 7 0, L_0x63c320fcd1c0;  1 drivers
v0x63c320faf6f0_0 .net "sel", 0 0, v0x63c320fafb80_0;  1 drivers
L_0x63c320fb3620 .part L_0x63c320fcd1c0, 0, 1;
L_0x63c320fb6c80 .part L_0x63c320fcd1c0, 1, 1;
L_0x63c320fba600 .part L_0x63c320fcd1c0, 2, 1;
L_0x63c320fbd860 .part L_0x63c320fcd1c0, 3, 1;
L_0x63c320fc0bf0 .part L_0x63c320fcd1c0, 4, 1;
L_0x63c320fc3f80 .part L_0x63c320fcd1c0, 5, 1;
L_0x63c320fc7c80 .part L_0x63c320fcd1c0, 6, 1;
L_0x63c320fcb0f0 .part L_0x63c320fcd1c0, 7, 1;
S_0x63c320ecf220 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320ecf400 .param/l "i" 0 3 29, +C4<00>;
S_0x63c320ecf4a0 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320ecf220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fafcc0 .functor AND 1, L_0x63c320fb3620, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fafd50 .functor AND 1, L_0x63c320fb3620, L_0x63c320fafe30, C4<1>, C4<1>;
L_0x63c320fafe30 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320f82080_0 .net *"_ivl_2", 0 0, L_0x63c320fafe30;  1 drivers
v0x63c320f82180_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320f82260_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320f82300_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320f823e0_0 .net "re", 0 0, L_0x63c320fafd50;  1 drivers
v0x63c320f82480_0 .net "sel", 0 0, L_0x63c320fb3620;  1 drivers
v0x63c320f82540_0 .net "we", 0 0, L_0x63c320fafcc0;  1 drivers
L_0x63c320fb2ae0 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fb2b80 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fb2c20 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fb2cc0 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fb2d90 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fb2e30 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fb2f10 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fb31c0 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fb32b0_0_0 .concat [ 1 1 1 1], L_0x63c320fb0380, L_0x63c320fb0870, L_0x63c320fb0d60, L_0x63c320fb1460;
LS_0x63c320fb32b0_0_4 .concat [ 1 1 1 1], L_0x63c320fb1950, L_0x63c320fb1e40, L_0x63c320fb2330, L_0x63c320fb2a30;
L_0x63c320fb32b0 .concat [ 4 4 0 0], LS_0x63c320fb32b0_0_0, LS_0x63c320fb32b0_0_4;
S_0x63c320ed47d0 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fafef0 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2ae0, C4<1>, C4<1>;
L_0x63c320faff80 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb0020, C4<1>, C4<1>;
L_0x63c320fb0020 .functor NOT 1, L_0x63c320fb2ae0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb0130 .functor NAND 1, L_0x63c320fafef0, L_0x63c320fb0220, C4<1>, C4<1>;
L_0x63c320fb0220 .functor NAND 1, L_0x63c320faff80, L_0x63c320fb0130, C4<1>, C4<1>;
L_0x63c320fb0380 .functor NMOS 1, L_0x63c320fb0130, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f56c00_0 .net "Q0", 0 0, L_0x63c320fb0130;  1 drivers
v0x63c320f55b40_0 .net "Q1", 0 0, L_0x63c320fafef0;  1 drivers
v0x63c320f53470_0 .net "Qn0", 0 0, L_0x63c320fb0220;  1 drivers
v0x63c320f7d290_0 .net "Qn1", 0 0, L_0x63c320faff80;  1 drivers
v0x63c320f7d350_0 .net *"_ivl_2", 0 0, L_0x63c320fb0020;  1 drivers
v0x63c320f7d480_0 .net "inp", 0 0, L_0x63c320fb2ae0;  1 drivers
v0x63c320f7d540_0 .net8 "outp", 0 0, L_0x63c320fb0380;  1 drivers, strength-aware
v0x63c320f7d600_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f7d6c0_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f7d800 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb0430 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2b80, C4<1>, C4<1>;
L_0x63c320fb04a0 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb0510, C4<1>, C4<1>;
L_0x63c320fb0510 .functor NOT 1, L_0x63c320fb2b80, C4<0>, C4<0>, C4<0>;
L_0x63c320fb0620 .functor NAND 1, L_0x63c320fb0430, L_0x63c320fb0710, C4<1>, C4<1>;
L_0x63c320fb0710 .functor NAND 1, L_0x63c320fb04a0, L_0x63c320fb0620, C4<1>, C4<1>;
L_0x63c320fb0870 .functor NMOS 1, L_0x63c320fb0620, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f7da40_0 .net "Q0", 0 0, L_0x63c320fb0620;  1 drivers
v0x63c320f7db00_0 .net "Q1", 0 0, L_0x63c320fb0430;  1 drivers
v0x63c320f7dbc0_0 .net "Qn0", 0 0, L_0x63c320fb0710;  1 drivers
v0x63c320f7dc60_0 .net "Qn1", 0 0, L_0x63c320fb04a0;  1 drivers
v0x63c320f7dd20_0 .net *"_ivl_2", 0 0, L_0x63c320fb0510;  1 drivers
v0x63c320f7de50_0 .net "inp", 0 0, L_0x63c320fb2b80;  1 drivers
v0x63c320f7df10_0 .net8 "outp", 0 0, L_0x63c320fb0870;  1 drivers, strength-aware
v0x63c320f7dfd0_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f7e070_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f7e1b0 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb0920 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2c20, C4<1>, C4<1>;
L_0x63c320fb0990 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb0a00, C4<1>, C4<1>;
L_0x63c320fb0a00 .functor NOT 1, L_0x63c320fb2c20, C4<0>, C4<0>, C4<0>;
L_0x63c320fb0b10 .functor NAND 1, L_0x63c320fb0920, L_0x63c320fb0c00, C4<1>, C4<1>;
L_0x63c320fb0c00 .functor NAND 1, L_0x63c320fb0990, L_0x63c320fb0b10, C4<1>, C4<1>;
L_0x63c320fb0d60 .functor NMOS 1, L_0x63c320fb0b10, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f7e400_0 .net "Q0", 0 0, L_0x63c320fb0b10;  1 drivers
v0x63c320f7e4c0_0 .net "Q1", 0 0, L_0x63c320fb0920;  1 drivers
v0x63c320f7e580_0 .net "Qn0", 0 0, L_0x63c320fb0c00;  1 drivers
v0x63c320f7e650_0 .net "Qn1", 0 0, L_0x63c320fb0990;  1 drivers
v0x63c320f7e710_0 .net *"_ivl_2", 0 0, L_0x63c320fb0a00;  1 drivers
v0x63c320f7e840_0 .net "inp", 0 0, L_0x63c320fb2c20;  1 drivers
v0x63c320f7e900_0 .net8 "outp", 0 0, L_0x63c320fb0d60;  1 drivers, strength-aware
v0x63c320f7e9c0_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f7eab0_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f7ec60 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb0e10 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2cc0, C4<1>, C4<1>;
L_0x63c320fb1090 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb1100, C4<1>, C4<1>;
L_0x63c320fb1100 .functor NOT 1, L_0x63c320fb2cc0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb1210 .functor NAND 1, L_0x63c320fb0e10, L_0x63c320fb1300, C4<1>, C4<1>;
L_0x63c320fb1300 .functor NAND 1, L_0x63c320fb1090, L_0x63c320fb1210, C4<1>, C4<1>;
L_0x63c320fb1460 .functor NMOS 1, L_0x63c320fb1210, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f7eed0_0 .net "Q0", 0 0, L_0x63c320fb1210;  1 drivers
v0x63c320f7efb0_0 .net "Q1", 0 0, L_0x63c320fb0e10;  1 drivers
v0x63c320f7f070_0 .net "Qn0", 0 0, L_0x63c320fb1300;  1 drivers
v0x63c320f7f110_0 .net "Qn1", 0 0, L_0x63c320fb1090;  1 drivers
v0x63c320f7f1d0_0 .net *"_ivl_2", 0 0, L_0x63c320fb1100;  1 drivers
v0x63c320f7f300_0 .net "inp", 0 0, L_0x63c320fb2cc0;  1 drivers
v0x63c320f7f3c0_0 .net8 "outp", 0 0, L_0x63c320fb1460;  1 drivers, strength-aware
v0x63c320f7f480_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f7f520_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f7f6d0 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb1510 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2d90, C4<1>, C4<1>;
L_0x63c320fb1580 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb15f0, C4<1>, C4<1>;
L_0x63c320fb15f0 .functor NOT 1, L_0x63c320fb2d90, C4<0>, C4<0>, C4<0>;
L_0x63c320fb1700 .functor NAND 1, L_0x63c320fb1510, L_0x63c320fb17f0, C4<1>, C4<1>;
L_0x63c320fb17f0 .functor NAND 1, L_0x63c320fb1580, L_0x63c320fb1700, C4<1>, C4<1>;
L_0x63c320fb1950 .functor NMOS 1, L_0x63c320fb1700, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f7f940_0 .net "Q0", 0 0, L_0x63c320fb1700;  1 drivers
v0x63c320f7fa20_0 .net "Q1", 0 0, L_0x63c320fb1510;  1 drivers
v0x63c320f7fae0_0 .net "Qn0", 0 0, L_0x63c320fb17f0;  1 drivers
v0x63c320f7fb80_0 .net "Qn1", 0 0, L_0x63c320fb1580;  1 drivers
v0x63c320f7fc40_0 .net *"_ivl_2", 0 0, L_0x63c320fb15f0;  1 drivers
v0x63c320f7fd70_0 .net "inp", 0 0, L_0x63c320fb2d90;  1 drivers
v0x63c320f7fe30_0 .net8 "outp", 0 0, L_0x63c320fb1950;  1 drivers, strength-aware
v0x63c320f7fef0_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f80020_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f80260 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb1a00 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2e30, C4<1>, C4<1>;
L_0x63c320fb1a70 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb1ae0, C4<1>, C4<1>;
L_0x63c320fb1ae0 .functor NOT 1, L_0x63c320fb2e30, C4<0>, C4<0>, C4<0>;
L_0x63c320fb1bf0 .functor NAND 1, L_0x63c320fb1a00, L_0x63c320fb1ce0, C4<1>, C4<1>;
L_0x63c320fb1ce0 .functor NAND 1, L_0x63c320fb1a70, L_0x63c320fb1bf0, C4<1>, C4<1>;
L_0x63c320fb1e40 .functor NMOS 1, L_0x63c320fb1bf0, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f80480_0 .net "Q0", 0 0, L_0x63c320fb1bf0;  1 drivers
v0x63c320f80560_0 .net "Q1", 0 0, L_0x63c320fb1a00;  1 drivers
v0x63c320f80620_0 .net "Qn0", 0 0, L_0x63c320fb1ce0;  1 drivers
v0x63c320f806c0_0 .net "Qn1", 0 0, L_0x63c320fb1a70;  1 drivers
v0x63c320f80780_0 .net *"_ivl_2", 0 0, L_0x63c320fb1ae0;  1 drivers
v0x63c320f80860_0 .net "inp", 0 0, L_0x63c320fb2e30;  1 drivers
v0x63c320f80920_0 .net8 "outp", 0 0, L_0x63c320fb1e40;  1 drivers, strength-aware
v0x63c320f809e0_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f80a80_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f80c30 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb1ef0 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb2f10, C4<1>, C4<1>;
L_0x63c320fb1f60 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb1fd0, C4<1>, C4<1>;
L_0x63c320fb1fd0 .functor NOT 1, L_0x63c320fb2f10, C4<0>, C4<0>, C4<0>;
L_0x63c320fb20e0 .functor NAND 1, L_0x63c320fb1ef0, L_0x63c320fb21d0, C4<1>, C4<1>;
L_0x63c320fb21d0 .functor NAND 1, L_0x63c320fb1f60, L_0x63c320fb20e0, C4<1>, C4<1>;
L_0x63c320fb2330 .functor NMOS 1, L_0x63c320fb20e0, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f80e50_0 .net "Q0", 0 0, L_0x63c320fb20e0;  1 drivers
v0x63c320f80f30_0 .net "Q1", 0 0, L_0x63c320fb1ef0;  1 drivers
v0x63c320f80ff0_0 .net "Qn0", 0 0, L_0x63c320fb21d0;  1 drivers
v0x63c320f810c0_0 .net "Qn1", 0 0, L_0x63c320fb1f60;  1 drivers
v0x63c320f81180_0 .net *"_ivl_2", 0 0, L_0x63c320fb1fd0;  1 drivers
v0x63c320f81260_0 .net "inp", 0 0, L_0x63c320fb2f10;  1 drivers
v0x63c320f81320_0 .net8 "outp", 0 0, L_0x63c320fb2330;  1 drivers, strength-aware
v0x63c320f813e0_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f81480_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f81630 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320ecf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb25f0 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb31c0, C4<1>, C4<1>;
L_0x63c320fb2660 .functor NAND 1, L_0x63c320fafcc0, L_0x63c320fb26d0, C4<1>, C4<1>;
L_0x63c320fb26d0 .functor NOT 1, L_0x63c320fb31c0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb27e0 .functor NAND 1, L_0x63c320fb25f0, L_0x63c320fb28d0, C4<1>, C4<1>;
L_0x63c320fb28d0 .functor NAND 1, L_0x63c320fb2660, L_0x63c320fb27e0, C4<1>, C4<1>;
L_0x63c320fb2a30 .functor NMOS 1, L_0x63c320fb27e0, L_0x63c320fafd50, C4<0>, C4<0>;
v0x63c320f81850_0 .net "Q0", 0 0, L_0x63c320fb27e0;  1 drivers
v0x63c320f81930_0 .net "Q1", 0 0, L_0x63c320fb25f0;  1 drivers
v0x63c320f819f0_0 .net "Qn0", 0 0, L_0x63c320fb28d0;  1 drivers
v0x63c320f81ac0_0 .net "Qn1", 0 0, L_0x63c320fb2660;  1 drivers
v0x63c320f81b80_0 .net *"_ivl_2", 0 0, L_0x63c320fb26d0;  1 drivers
v0x63c320f81cb0_0 .net "inp", 0 0, L_0x63c320fb31c0;  1 drivers
v0x63c320f81d70_0 .net8 "outp", 0 0, L_0x63c320fb2a30;  1 drivers, strength-aware
v0x63c320f81e30_0 .net "re", 0 0, L_0x63c320fafd50;  alias, 1 drivers
v0x63c320f81ed0_0 .net "we", 0 0, L_0x63c320fafcc0;  alias, 1 drivers
S_0x63c320f82660 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320f82880 .param/l "i" 0 3 29, +C4<01>;
S_0x63c320f82940 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320f82660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fb3710 .functor AND 1, L_0x63c320fb6c80, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fb3780 .functor AND 1, L_0x63c320fb6c80, L_0x63c320fb3840, C4<1>, C4<1>;
L_0x63c320fb3840 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320f87ee0_0 .net *"_ivl_2", 0 0, L_0x63c320fb3840;  1 drivers
v0x63c320f87fe0_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320f880a0_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320f881a0_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320f88270_0 .net "re", 0 0, L_0x63c320fb3780;  1 drivers
v0x63c320f88420_0 .net "sel", 0 0, L_0x63c320fb6c80;  1 drivers
v0x63c320f884c0_0 .net "we", 0 0, L_0x63c320fb3710;  1 drivers
L_0x63c320fb6350 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fb63f0 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fb6490 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fb6530 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fb6600 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fb66a0 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fb6780 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fb6820 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fb6910_0_0 .concat [ 1 1 1 1], L_0x63c320fb3d10, L_0x63c320fb41d0, L_0x63c320fb4690, L_0x63c320fb4d60;
LS_0x63c320fb6910_0_4 .concat [ 1 1 1 1], L_0x63c320fb5220, L_0x63c320fb56e0, L_0x63c320fb5ba0, L_0x63c320fb62a0;
L_0x63c320fb6910 .concat [ 4 4 0 0], LS_0x63c320fb6910_0_0, LS_0x63c320fb6910_0_4;
S_0x63c320f82b90 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb3900 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6350, C4<1>, C4<1>;
L_0x63c320fb3970 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb39e0, C4<1>, C4<1>;
L_0x63c320fb39e0 .functor NOT 1, L_0x63c320fb6350, C4<0>, C4<0>, C4<0>;
L_0x63c320fb3af0 .functor NAND 1, L_0x63c320fb3900, L_0x63c320fb3bb0, C4<1>, C4<1>;
L_0x63c320fb3bb0 .functor NAND 1, L_0x63c320fb3970, L_0x63c320fb3af0, C4<1>, C4<1>;
L_0x63c320fb3d10 .functor NMOS 1, L_0x63c320fb3af0, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f82e50_0 .net "Q0", 0 0, L_0x63c320fb3af0;  1 drivers
v0x63c320f82f30_0 .net "Q1", 0 0, L_0x63c320fb3900;  1 drivers
v0x63c320f82ff0_0 .net "Qn0", 0 0, L_0x63c320fb3bb0;  1 drivers
v0x63c320f830c0_0 .net "Qn1", 0 0, L_0x63c320fb3970;  1 drivers
v0x63c320f83180_0 .net *"_ivl_2", 0 0, L_0x63c320fb39e0;  1 drivers
v0x63c320f832b0_0 .net "inp", 0 0, L_0x63c320fb6350;  1 drivers
v0x63c320f83370_0 .net8 "outp", 0 0, L_0x63c320fb3d10;  1 drivers, strength-aware
v0x63c320f83430_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f834f0_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f83630 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb3dc0 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb63f0, C4<1>, C4<1>;
L_0x63c320fb3e30 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb3ea0, C4<1>, C4<1>;
L_0x63c320fb3ea0 .functor NOT 1, L_0x63c320fb63f0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb3fb0 .functor NAND 1, L_0x63c320fb3dc0, L_0x63c320fb4070, C4<1>, C4<1>;
L_0x63c320fb4070 .functor NAND 1, L_0x63c320fb3e30, L_0x63c320fb3fb0, C4<1>, C4<1>;
L_0x63c320fb41d0 .functor NMOS 1, L_0x63c320fb3fb0, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f83870_0 .net "Q0", 0 0, L_0x63c320fb3fb0;  1 drivers
v0x63c320f83930_0 .net "Q1", 0 0, L_0x63c320fb3dc0;  1 drivers
v0x63c320f839f0_0 .net "Qn0", 0 0, L_0x63c320fb4070;  1 drivers
v0x63c320f83ac0_0 .net "Qn1", 0 0, L_0x63c320fb3e30;  1 drivers
v0x63c320f83b80_0 .net *"_ivl_2", 0 0, L_0x63c320fb3ea0;  1 drivers
v0x63c320f83cb0_0 .net "inp", 0 0, L_0x63c320fb63f0;  1 drivers
v0x63c320f83d70_0 .net8 "outp", 0 0, L_0x63c320fb41d0;  1 drivers, strength-aware
v0x63c320f83e30_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f83ed0_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f84010 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb4280 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6490, C4<1>, C4<1>;
L_0x63c320fb42f0 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb4360, C4<1>, C4<1>;
L_0x63c320fb4360 .functor NOT 1, L_0x63c320fb6490, C4<0>, C4<0>, C4<0>;
L_0x63c320fb4470 .functor NAND 1, L_0x63c320fb4280, L_0x63c320fb4530, C4<1>, C4<1>;
L_0x63c320fb4530 .functor NAND 1, L_0x63c320fb42f0, L_0x63c320fb4470, C4<1>, C4<1>;
L_0x63c320fb4690 .functor NMOS 1, L_0x63c320fb4470, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f84260_0 .net "Q0", 0 0, L_0x63c320fb4470;  1 drivers
v0x63c320f84320_0 .net "Q1", 0 0, L_0x63c320fb4280;  1 drivers
v0x63c320f843e0_0 .net "Qn0", 0 0, L_0x63c320fb4530;  1 drivers
v0x63c320f844b0_0 .net "Qn1", 0 0, L_0x63c320fb42f0;  1 drivers
v0x63c320f84570_0 .net *"_ivl_2", 0 0, L_0x63c320fb4360;  1 drivers
v0x63c320f846a0_0 .net "inp", 0 0, L_0x63c320fb6490;  1 drivers
v0x63c320f84760_0 .net8 "outp", 0 0, L_0x63c320fb4690;  1 drivers, strength-aware
v0x63c320f84820_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f84910_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f84ac0 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb4740 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6530, C4<1>, C4<1>;
L_0x63c320fb49c0 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb4a30, C4<1>, C4<1>;
L_0x63c320fb4a30 .functor NOT 1, L_0x63c320fb6530, C4<0>, C4<0>, C4<0>;
L_0x63c320fb4b40 .functor NAND 1, L_0x63c320fb4740, L_0x63c320fb4c00, C4<1>, C4<1>;
L_0x63c320fb4c00 .functor NAND 1, L_0x63c320fb49c0, L_0x63c320fb4b40, C4<1>, C4<1>;
L_0x63c320fb4d60 .functor NMOS 1, L_0x63c320fb4b40, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f84d30_0 .net "Q0", 0 0, L_0x63c320fb4b40;  1 drivers
v0x63c320f84e10_0 .net "Q1", 0 0, L_0x63c320fb4740;  1 drivers
v0x63c320f84ed0_0 .net "Qn0", 0 0, L_0x63c320fb4c00;  1 drivers
v0x63c320f84f70_0 .net "Qn1", 0 0, L_0x63c320fb49c0;  1 drivers
v0x63c320f85030_0 .net *"_ivl_2", 0 0, L_0x63c320fb4a30;  1 drivers
v0x63c320f85160_0 .net "inp", 0 0, L_0x63c320fb6530;  1 drivers
v0x63c320f85220_0 .net8 "outp", 0 0, L_0x63c320fb4d60;  1 drivers, strength-aware
v0x63c320f852e0_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f85380_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f85530 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb4e10 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6600, C4<1>, C4<1>;
L_0x63c320fb4e80 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb4ef0, C4<1>, C4<1>;
L_0x63c320fb4ef0 .functor NOT 1, L_0x63c320fb6600, C4<0>, C4<0>, C4<0>;
L_0x63c320fb5000 .functor NAND 1, L_0x63c320fb4e10, L_0x63c320fb50c0, C4<1>, C4<1>;
L_0x63c320fb50c0 .functor NAND 1, L_0x63c320fb4e80, L_0x63c320fb5000, C4<1>, C4<1>;
L_0x63c320fb5220 .functor NMOS 1, L_0x63c320fb5000, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f857a0_0 .net "Q0", 0 0, L_0x63c320fb5000;  1 drivers
v0x63c320f85880_0 .net "Q1", 0 0, L_0x63c320fb4e10;  1 drivers
v0x63c320f85940_0 .net "Qn0", 0 0, L_0x63c320fb50c0;  1 drivers
v0x63c320f859e0_0 .net "Qn1", 0 0, L_0x63c320fb4e80;  1 drivers
v0x63c320f85aa0_0 .net *"_ivl_2", 0 0, L_0x63c320fb4ef0;  1 drivers
v0x63c320f85bd0_0 .net "inp", 0 0, L_0x63c320fb6600;  1 drivers
v0x63c320f85c90_0 .net8 "outp", 0 0, L_0x63c320fb5220;  1 drivers, strength-aware
v0x63c320f85d50_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f85e80_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f860c0 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb52d0 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb66a0, C4<1>, C4<1>;
L_0x63c320fb5340 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb53b0, C4<1>, C4<1>;
L_0x63c320fb53b0 .functor NOT 1, L_0x63c320fb66a0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb54c0 .functor NAND 1, L_0x63c320fb52d0, L_0x63c320fb5580, C4<1>, C4<1>;
L_0x63c320fb5580 .functor NAND 1, L_0x63c320fb5340, L_0x63c320fb54c0, C4<1>, C4<1>;
L_0x63c320fb56e0 .functor NMOS 1, L_0x63c320fb54c0, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f862e0_0 .net "Q0", 0 0, L_0x63c320fb54c0;  1 drivers
v0x63c320f863c0_0 .net "Q1", 0 0, L_0x63c320fb52d0;  1 drivers
v0x63c320f86480_0 .net "Qn0", 0 0, L_0x63c320fb5580;  1 drivers
v0x63c320f86520_0 .net "Qn1", 0 0, L_0x63c320fb5340;  1 drivers
v0x63c320f865e0_0 .net *"_ivl_2", 0 0, L_0x63c320fb53b0;  1 drivers
v0x63c320f866c0_0 .net "inp", 0 0, L_0x63c320fb66a0;  1 drivers
v0x63c320f86780_0 .net8 "outp", 0 0, L_0x63c320fb56e0;  1 drivers, strength-aware
v0x63c320f86840_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f868e0_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f86a90 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb5790 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6780, C4<1>, C4<1>;
L_0x63c320fb5800 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb5870, C4<1>, C4<1>;
L_0x63c320fb5870 .functor NOT 1, L_0x63c320fb6780, C4<0>, C4<0>, C4<0>;
L_0x63c320fb5980 .functor NAND 1, L_0x63c320fb5790, L_0x63c320fb5a40, C4<1>, C4<1>;
L_0x63c320fb5a40 .functor NAND 1, L_0x63c320fb5800, L_0x63c320fb5980, C4<1>, C4<1>;
L_0x63c320fb5ba0 .functor NMOS 1, L_0x63c320fb5980, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f86cb0_0 .net "Q0", 0 0, L_0x63c320fb5980;  1 drivers
v0x63c320f86d90_0 .net "Q1", 0 0, L_0x63c320fb5790;  1 drivers
v0x63c320f86e50_0 .net "Qn0", 0 0, L_0x63c320fb5a40;  1 drivers
v0x63c320f86f20_0 .net "Qn1", 0 0, L_0x63c320fb5800;  1 drivers
v0x63c320f86fe0_0 .net *"_ivl_2", 0 0, L_0x63c320fb5870;  1 drivers
v0x63c320f870c0_0 .net "inp", 0 0, L_0x63c320fb6780;  1 drivers
v0x63c320f87180_0 .net8 "outp", 0 0, L_0x63c320fb5ba0;  1 drivers, strength-aware
v0x63c320f87240_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f872e0_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f87490 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320f82940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb5e60 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb6820, C4<1>, C4<1>;
L_0x63c320fb5ed0 .functor NAND 1, L_0x63c320fb3710, L_0x63c320fb5f40, C4<1>, C4<1>;
L_0x63c320fb5f40 .functor NOT 1, L_0x63c320fb6820, C4<0>, C4<0>, C4<0>;
L_0x63c320fb6050 .functor NAND 1, L_0x63c320fb5e60, L_0x63c320fb6140, C4<1>, C4<1>;
L_0x63c320fb6140 .functor NAND 1, L_0x63c320fb5ed0, L_0x63c320fb6050, C4<1>, C4<1>;
L_0x63c320fb62a0 .functor NMOS 1, L_0x63c320fb6050, L_0x63c320fb3780, C4<0>, C4<0>;
v0x63c320f876b0_0 .net "Q0", 0 0, L_0x63c320fb6050;  1 drivers
v0x63c320f87790_0 .net "Q1", 0 0, L_0x63c320fb5e60;  1 drivers
v0x63c320f87850_0 .net "Qn0", 0 0, L_0x63c320fb6140;  1 drivers
v0x63c320f87920_0 .net "Qn1", 0 0, L_0x63c320fb5ed0;  1 drivers
v0x63c320f879e0_0 .net *"_ivl_2", 0 0, L_0x63c320fb5f40;  1 drivers
v0x63c320f87b10_0 .net "inp", 0 0, L_0x63c320fb6820;  1 drivers
v0x63c320f87bd0_0 .net8 "outp", 0 0, L_0x63c320fb62a0;  1 drivers, strength-aware
v0x63c320f87c90_0 .net "re", 0 0, L_0x63c320fb3780;  alias, 1 drivers
v0x63c320f87d30_0 .net "we", 0 0, L_0x63c320fb3710;  alias, 1 drivers
S_0x63c320f886b0 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320f888b0 .param/l "i" 0 3 29, +C4<010>;
S_0x63c320f88970 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320f886b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fb6d20 .functor AND 1, L_0x63c320fba600, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fb6d90 .functor AND 1, L_0x63c320fba600, L_0x63c320fb6e50, C4<1>, C4<1>;
L_0x63c320fb6e50 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320f8df40_0 .net *"_ivl_2", 0 0, L_0x63c320fb6e50;  1 drivers
v0x63c320f8e040_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320f8e100_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320f8e1f0_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320f8e2e0_0 .net "re", 0 0, L_0x63c320fb6d90;  1 drivers
v0x63c320f8e4e0_0 .net "sel", 0 0, L_0x63c320fba600;  1 drivers
v0x63c320f8e5a0_0 .net "we", 0 0, L_0x63c320fb6d20;  1 drivers
L_0x63c320fb98f0 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fb9990 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fb9a30 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fb9ad0 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fb9b70 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fb9c10 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fb9cf0 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fba1a0 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fba290_0_0 .concat [ 1 1 1 1], L_0x63c320fb7320, L_0x63c320fb77a0, L_0x63c320fb7c60, L_0x63c320fb8330;
LS_0x63c320fba290_0_4 .concat [ 1 1 1 1], L_0x63c320fb87f0, L_0x63c320fb8cb0, L_0x63c320fb9170, L_0x63c320fb9840;
L_0x63c320fba290 .concat [ 4 4 0 0], LS_0x63c320fba290_0_0, LS_0x63c320fba290_0_4;
S_0x63c320f88bf0 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb6f10 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb98f0, C4<1>, C4<1>;
L_0x63c320fb6f80 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb6ff0, C4<1>, C4<1>;
L_0x63c320fb6ff0 .functor NOT 1, L_0x63c320fb98f0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb7100 .functor NAND 1, L_0x63c320fb6f10, L_0x63c320fb71c0, C4<1>, C4<1>;
L_0x63c320fb71c0 .functor NAND 1, L_0x63c320fb6f80, L_0x63c320fb7100, C4<1>, C4<1>;
L_0x63c320fb7320 .functor NMOS 1, L_0x63c320fb7100, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f88eb0_0 .net "Q0", 0 0, L_0x63c320fb7100;  1 drivers
v0x63c320f88f90_0 .net "Q1", 0 0, L_0x63c320fb6f10;  1 drivers
v0x63c320f89050_0 .net "Qn0", 0 0, L_0x63c320fb71c0;  1 drivers
v0x63c320f89120_0 .net "Qn1", 0 0, L_0x63c320fb6f80;  1 drivers
v0x63c320f891e0_0 .net *"_ivl_2", 0 0, L_0x63c320fb6ff0;  1 drivers
v0x63c320f89310_0 .net "inp", 0 0, L_0x63c320fb98f0;  1 drivers
v0x63c320f893d0_0 .net8 "outp", 0 0, L_0x63c320fb7320;  1 drivers, strength-aware
v0x63c320f89490_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f89550_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f89690 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb7390 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9990, C4<1>, C4<1>;
L_0x63c320fb7400 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb7470, C4<1>, C4<1>;
L_0x63c320fb7470 .functor NOT 1, L_0x63c320fb9990, C4<0>, C4<0>, C4<0>;
L_0x63c320fb7580 .functor NAND 1, L_0x63c320fb7390, L_0x63c320fb7640, C4<1>, C4<1>;
L_0x63c320fb7640 .functor NAND 1, L_0x63c320fb7400, L_0x63c320fb7580, C4<1>, C4<1>;
L_0x63c320fb77a0 .functor NMOS 1, L_0x63c320fb7580, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f898d0_0 .net "Q0", 0 0, L_0x63c320fb7580;  1 drivers
v0x63c320f89990_0 .net "Q1", 0 0, L_0x63c320fb7390;  1 drivers
v0x63c320f89a50_0 .net "Qn0", 0 0, L_0x63c320fb7640;  1 drivers
v0x63c320f89b20_0 .net "Qn1", 0 0, L_0x63c320fb7400;  1 drivers
v0x63c320f89be0_0 .net *"_ivl_2", 0 0, L_0x63c320fb7470;  1 drivers
v0x63c320f89d10_0 .net "inp", 0 0, L_0x63c320fb9990;  1 drivers
v0x63c320f89dd0_0 .net8 "outp", 0 0, L_0x63c320fb77a0;  1 drivers, strength-aware
v0x63c320f89e90_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f89f30_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8a070 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb7850 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9a30, C4<1>, C4<1>;
L_0x63c320fb78c0 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb7930, C4<1>, C4<1>;
L_0x63c320fb7930 .functor NOT 1, L_0x63c320fb9a30, C4<0>, C4<0>, C4<0>;
L_0x63c320fb7a40 .functor NAND 1, L_0x63c320fb7850, L_0x63c320fb7b00, C4<1>, C4<1>;
L_0x63c320fb7b00 .functor NAND 1, L_0x63c320fb78c0, L_0x63c320fb7a40, C4<1>, C4<1>;
L_0x63c320fb7c60 .functor NMOS 1, L_0x63c320fb7a40, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8a2c0_0 .net "Q0", 0 0, L_0x63c320fb7a40;  1 drivers
v0x63c320f8a380_0 .net "Q1", 0 0, L_0x63c320fb7850;  1 drivers
v0x63c320f8a440_0 .net "Qn0", 0 0, L_0x63c320fb7b00;  1 drivers
v0x63c320f8a510_0 .net "Qn1", 0 0, L_0x63c320fb78c0;  1 drivers
v0x63c320f8a5d0_0 .net *"_ivl_2", 0 0, L_0x63c320fb7930;  1 drivers
v0x63c320f8a700_0 .net "inp", 0 0, L_0x63c320fb9a30;  1 drivers
v0x63c320f8a7c0_0 .net8 "outp", 0 0, L_0x63c320fb7c60;  1 drivers, strength-aware
v0x63c320f8a880_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8a970_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8ab20 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb7d10 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9ad0, C4<1>, C4<1>;
L_0x63c320fb7f90 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb8000, C4<1>, C4<1>;
L_0x63c320fb8000 .functor NOT 1, L_0x63c320fb9ad0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb8110 .functor NAND 1, L_0x63c320fb7d10, L_0x63c320fb81d0, C4<1>, C4<1>;
L_0x63c320fb81d0 .functor NAND 1, L_0x63c320fb7f90, L_0x63c320fb8110, C4<1>, C4<1>;
L_0x63c320fb8330 .functor NMOS 1, L_0x63c320fb8110, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8ad90_0 .net "Q0", 0 0, L_0x63c320fb8110;  1 drivers
v0x63c320f8ae70_0 .net "Q1", 0 0, L_0x63c320fb7d10;  1 drivers
v0x63c320f8af30_0 .net "Qn0", 0 0, L_0x63c320fb81d0;  1 drivers
v0x63c320f8afd0_0 .net "Qn1", 0 0, L_0x63c320fb7f90;  1 drivers
v0x63c320f8b090_0 .net *"_ivl_2", 0 0, L_0x63c320fb8000;  1 drivers
v0x63c320f8b1c0_0 .net "inp", 0 0, L_0x63c320fb9ad0;  1 drivers
v0x63c320f8b280_0 .net8 "outp", 0 0, L_0x63c320fb8330;  1 drivers, strength-aware
v0x63c320f8b340_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8b3e0_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8b590 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb83e0 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9b70, C4<1>, C4<1>;
L_0x63c320fb8450 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb84c0, C4<1>, C4<1>;
L_0x63c320fb84c0 .functor NOT 1, L_0x63c320fb9b70, C4<0>, C4<0>, C4<0>;
L_0x63c320fb85d0 .functor NAND 1, L_0x63c320fb83e0, L_0x63c320fb8690, C4<1>, C4<1>;
L_0x63c320fb8690 .functor NAND 1, L_0x63c320fb8450, L_0x63c320fb85d0, C4<1>, C4<1>;
L_0x63c320fb87f0 .functor NMOS 1, L_0x63c320fb85d0, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8b800_0 .net "Q0", 0 0, L_0x63c320fb85d0;  1 drivers
v0x63c320f8b8e0_0 .net "Q1", 0 0, L_0x63c320fb83e0;  1 drivers
v0x63c320f8b9a0_0 .net "Qn0", 0 0, L_0x63c320fb8690;  1 drivers
v0x63c320f8ba40_0 .net "Qn1", 0 0, L_0x63c320fb8450;  1 drivers
v0x63c320f8bb00_0 .net *"_ivl_2", 0 0, L_0x63c320fb84c0;  1 drivers
v0x63c320f8bc30_0 .net "inp", 0 0, L_0x63c320fb9b70;  1 drivers
v0x63c320f8bcf0_0 .net8 "outp", 0 0, L_0x63c320fb87f0;  1 drivers, strength-aware
v0x63c320f8bdb0_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8bee0_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8c120 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb88a0 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9c10, C4<1>, C4<1>;
L_0x63c320fb8910 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb8980, C4<1>, C4<1>;
L_0x63c320fb8980 .functor NOT 1, L_0x63c320fb9c10, C4<0>, C4<0>, C4<0>;
L_0x63c320fb8a90 .functor NAND 1, L_0x63c320fb88a0, L_0x63c320fb8b50, C4<1>, C4<1>;
L_0x63c320fb8b50 .functor NAND 1, L_0x63c320fb8910, L_0x63c320fb8a90, C4<1>, C4<1>;
L_0x63c320fb8cb0 .functor NMOS 1, L_0x63c320fb8a90, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8c340_0 .net "Q0", 0 0, L_0x63c320fb8a90;  1 drivers
v0x63c320f8c420_0 .net "Q1", 0 0, L_0x63c320fb88a0;  1 drivers
v0x63c320f8c4e0_0 .net "Qn0", 0 0, L_0x63c320fb8b50;  1 drivers
v0x63c320f8c580_0 .net "Qn1", 0 0, L_0x63c320fb8910;  1 drivers
v0x63c320f8c640_0 .net *"_ivl_2", 0 0, L_0x63c320fb8980;  1 drivers
v0x63c320f8c720_0 .net "inp", 0 0, L_0x63c320fb9c10;  1 drivers
v0x63c320f8c7e0_0 .net8 "outp", 0 0, L_0x63c320fb8cb0;  1 drivers, strength-aware
v0x63c320f8c8a0_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8c940_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8caf0 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb8d60 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9cf0, C4<1>, C4<1>;
L_0x63c320fb8dd0 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb8e40, C4<1>, C4<1>;
L_0x63c320fb8e40 .functor NOT 1, L_0x63c320fb9cf0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb8f50 .functor NAND 1, L_0x63c320fb8d60, L_0x63c320fb9010, C4<1>, C4<1>;
L_0x63c320fb9010 .functor NAND 1, L_0x63c320fb8dd0, L_0x63c320fb8f50, C4<1>, C4<1>;
L_0x63c320fb9170 .functor NMOS 1, L_0x63c320fb8f50, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8cd10_0 .net "Q0", 0 0, L_0x63c320fb8f50;  1 drivers
v0x63c320f8cdf0_0 .net "Q1", 0 0, L_0x63c320fb8d60;  1 drivers
v0x63c320f8ceb0_0 .net "Qn0", 0 0, L_0x63c320fb9010;  1 drivers
v0x63c320f8cf80_0 .net "Qn1", 0 0, L_0x63c320fb8dd0;  1 drivers
v0x63c320f8d040_0 .net *"_ivl_2", 0 0, L_0x63c320fb8e40;  1 drivers
v0x63c320f8d120_0 .net "inp", 0 0, L_0x63c320fb9cf0;  1 drivers
v0x63c320f8d1e0_0 .net8 "outp", 0 0, L_0x63c320fb9170;  1 drivers, strength-aware
v0x63c320f8d2a0_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8d340_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8d4f0 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320f88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fb9430 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fba1a0, C4<1>, C4<1>;
L_0x63c320fb94a0 .functor NAND 1, L_0x63c320fb6d20, L_0x63c320fb9510, C4<1>, C4<1>;
L_0x63c320fb9510 .functor NOT 1, L_0x63c320fba1a0, C4<0>, C4<0>, C4<0>;
L_0x63c320fb9620 .functor NAND 1, L_0x63c320fb9430, L_0x63c320fb96e0, C4<1>, C4<1>;
L_0x63c320fb96e0 .functor NAND 1, L_0x63c320fb94a0, L_0x63c320fb9620, C4<1>, C4<1>;
L_0x63c320fb9840 .functor NMOS 1, L_0x63c320fb9620, L_0x63c320fb6d90, C4<0>, C4<0>;
v0x63c320f8d710_0 .net "Q0", 0 0, L_0x63c320fb9620;  1 drivers
v0x63c320f8d7f0_0 .net "Q1", 0 0, L_0x63c320fb9430;  1 drivers
v0x63c320f8d8b0_0 .net "Qn0", 0 0, L_0x63c320fb96e0;  1 drivers
v0x63c320f8d980_0 .net "Qn1", 0 0, L_0x63c320fb94a0;  1 drivers
v0x63c320f8da40_0 .net *"_ivl_2", 0 0, L_0x63c320fb9510;  1 drivers
v0x63c320f8db70_0 .net "inp", 0 0, L_0x63c320fba1a0;  1 drivers
v0x63c320f8dc30_0 .net8 "outp", 0 0, L_0x63c320fb9840;  1 drivers, strength-aware
v0x63c320f8dcf0_0 .net "re", 0 0, L_0x63c320fb6d90;  alias, 1 drivers
v0x63c320f8dd90_0 .net "we", 0 0, L_0x63c320fb6d20;  alias, 1 drivers
S_0x63c320f8e7d0 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320f8e9d0 .param/l "i" 0 3 29, +C4<011>;
S_0x63c320f8eab0 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320f8e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fba6a0 .functor AND 1, L_0x63c320fbd860, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320faf370 .functor AND 1, L_0x63c320fbd860, L_0x63c320faf3e0, C4<1>, C4<1>;
L_0x63c320faf3e0 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320f93fc0_0 .net *"_ivl_2", 0 0, L_0x63c320faf3e0;  1 drivers
v0x63c320f940c0_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320f94180_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320f94220_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320f942c0_0 .net "re", 0 0, L_0x63c320faf370;  1 drivers
v0x63c320f94470_0 .net "sel", 0 0, L_0x63c320fbd860;  1 drivers
v0x63c320f94530_0 .net "we", 0 0, L_0x63c320fba6a0;  1 drivers
L_0x63c320fbcf60 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fbd000 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fbd0a0 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fbd140 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fbd1e0 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fbd280 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fbd360 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fbd400 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fbd4f0_0_0 .concat [ 1 1 1 1], L_0x63c320fbab70, L_0x63c320fbaff0, L_0x63c320fbb4b0, L_0x63c320fbbaa0;
LS_0x63c320fbd4f0_0_4 .concat [ 1 1 1 1], L_0x63c320fbbf60, L_0x63c320fbc420, L_0x63c320fbc8e0, L_0x63c320fbceb0;
L_0x63c320fbd4f0 .concat [ 4 4 0 0], LS_0x63c320fbd4f0_0_0, LS_0x63c320fbd4f0_0_4;
S_0x63c320f8ed00 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fba760 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbcf60, C4<1>, C4<1>;
L_0x63c320fba7d0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fba840, C4<1>, C4<1>;
L_0x63c320fba840 .functor NOT 1, L_0x63c320fbcf60, C4<0>, C4<0>, C4<0>;
L_0x63c320fba950 .functor NAND 1, L_0x63c320fba760, L_0x63c320fbaa10, C4<1>, C4<1>;
L_0x63c320fbaa10 .functor NAND 1, L_0x63c320fba7d0, L_0x63c320fba950, C4<1>, C4<1>;
L_0x63c320fbab70 .functor NMOS 1, L_0x63c320fba950, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f8ef90_0 .net "Q0", 0 0, L_0x63c320fba950;  1 drivers
v0x63c320f8f070_0 .net "Q1", 0 0, L_0x63c320fba760;  1 drivers
v0x63c320f8f130_0 .net "Qn0", 0 0, L_0x63c320fbaa10;  1 drivers
v0x63c320f8f1d0_0 .net "Qn1", 0 0, L_0x63c320fba7d0;  1 drivers
v0x63c320f8f290_0 .net *"_ivl_2", 0 0, L_0x63c320fba840;  1 drivers
v0x63c320f8f3c0_0 .net "inp", 0 0, L_0x63c320fbcf60;  1 drivers
v0x63c320f8f480_0 .net8 "outp", 0 0, L_0x63c320fbab70;  1 drivers, strength-aware
v0x63c320f8f540_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f8f600_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f8f740 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbabe0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd000, C4<1>, C4<1>;
L_0x63c320fbac50 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbacc0, C4<1>, C4<1>;
L_0x63c320fbacc0 .functor NOT 1, L_0x63c320fbd000, C4<0>, C4<0>, C4<0>;
L_0x63c320fbadd0 .functor NAND 1, L_0x63c320fbabe0, L_0x63c320fbae90, C4<1>, C4<1>;
L_0x63c320fbae90 .functor NAND 1, L_0x63c320fbac50, L_0x63c320fbadd0, C4<1>, C4<1>;
L_0x63c320fbaff0 .functor NMOS 1, L_0x63c320fbadd0, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f8f980_0 .net "Q0", 0 0, L_0x63c320fbadd0;  1 drivers
v0x63c320f8fa40_0 .net "Q1", 0 0, L_0x63c320fbabe0;  1 drivers
v0x63c320f8fb00_0 .net "Qn0", 0 0, L_0x63c320fbae90;  1 drivers
v0x63c320f8fba0_0 .net "Qn1", 0 0, L_0x63c320fbac50;  1 drivers
v0x63c320f8fc60_0 .net *"_ivl_2", 0 0, L_0x63c320fbacc0;  1 drivers
v0x63c320f8fd90_0 .net "inp", 0 0, L_0x63c320fbd000;  1 drivers
v0x63c320f8fe50_0 .net8 "outp", 0 0, L_0x63c320fbaff0;  1 drivers, strength-aware
v0x63c320f8ff10_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f8ffb0_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f900f0 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbb0a0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd0a0, C4<1>, C4<1>;
L_0x63c320fbb110 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbb180, C4<1>, C4<1>;
L_0x63c320fbb180 .functor NOT 1, L_0x63c320fbd0a0, C4<0>, C4<0>, C4<0>;
L_0x63c320fbb290 .functor NAND 1, L_0x63c320fbb0a0, L_0x63c320fbb350, C4<1>, C4<1>;
L_0x63c320fbb350 .functor NAND 1, L_0x63c320fbb110, L_0x63c320fbb290, C4<1>, C4<1>;
L_0x63c320fbb4b0 .functor NMOS 1, L_0x63c320fbb290, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f90340_0 .net "Q0", 0 0, L_0x63c320fbb290;  1 drivers
v0x63c320f90400_0 .net "Q1", 0 0, L_0x63c320fbb0a0;  1 drivers
v0x63c320f904c0_0 .net "Qn0", 0 0, L_0x63c320fbb350;  1 drivers
v0x63c320f90590_0 .net "Qn1", 0 0, L_0x63c320fbb110;  1 drivers
v0x63c320f90650_0 .net *"_ivl_2", 0 0, L_0x63c320fbb180;  1 drivers
v0x63c320f90780_0 .net "inp", 0 0, L_0x63c320fbd0a0;  1 drivers
v0x63c320f90840_0 .net8 "outp", 0 0, L_0x63c320fbb4b0;  1 drivers, strength-aware
v0x63c320f90900_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f909f0_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f90ba0 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbb560 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd140, C4<1>, C4<1>;
L_0x63c320f945d0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320f94640, C4<1>, C4<1>;
L_0x63c320f94640 .functor NOT 1, L_0x63c320fbd140, C4<0>, C4<0>, C4<0>;
L_0x63c320fbb880 .functor NAND 1, L_0x63c320fbb560, L_0x63c320fbb940, C4<1>, C4<1>;
L_0x63c320fbb940 .functor NAND 1, L_0x63c320f945d0, L_0x63c320fbb880, C4<1>, C4<1>;
L_0x63c320fbbaa0 .functor NMOS 1, L_0x63c320fbb880, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f90e10_0 .net "Q0", 0 0, L_0x63c320fbb880;  1 drivers
v0x63c320f90ef0_0 .net "Q1", 0 0, L_0x63c320fbb560;  1 drivers
v0x63c320f90fb0_0 .net "Qn0", 0 0, L_0x63c320fbb940;  1 drivers
v0x63c320f91050_0 .net "Qn1", 0 0, L_0x63c320f945d0;  1 drivers
v0x63c320f91110_0 .net *"_ivl_2", 0 0, L_0x63c320f94640;  1 drivers
v0x63c320f91240_0 .net "inp", 0 0, L_0x63c320fbd140;  1 drivers
v0x63c320f91300_0 .net8 "outp", 0 0, L_0x63c320fbbaa0;  1 drivers, strength-aware
v0x63c320f913c0_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f91460_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f91610 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbbb50 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd1e0, C4<1>, C4<1>;
L_0x63c320fbbbc0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbbc30, C4<1>, C4<1>;
L_0x63c320fbbc30 .functor NOT 1, L_0x63c320fbd1e0, C4<0>, C4<0>, C4<0>;
L_0x63c320fbbd40 .functor NAND 1, L_0x63c320fbbb50, L_0x63c320fbbe00, C4<1>, C4<1>;
L_0x63c320fbbe00 .functor NAND 1, L_0x63c320fbbbc0, L_0x63c320fbbd40, C4<1>, C4<1>;
L_0x63c320fbbf60 .functor NMOS 1, L_0x63c320fbbd40, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f91880_0 .net "Q0", 0 0, L_0x63c320fbbd40;  1 drivers
v0x63c320f91960_0 .net "Q1", 0 0, L_0x63c320fbbb50;  1 drivers
v0x63c320f91a20_0 .net "Qn0", 0 0, L_0x63c320fbbe00;  1 drivers
v0x63c320f91ac0_0 .net "Qn1", 0 0, L_0x63c320fbbbc0;  1 drivers
v0x63c320f91b80_0 .net *"_ivl_2", 0 0, L_0x63c320fbbc30;  1 drivers
v0x63c320f91cb0_0 .net "inp", 0 0, L_0x63c320fbd1e0;  1 drivers
v0x63c320f91d70_0 .net8 "outp", 0 0, L_0x63c320fbbf60;  1 drivers, strength-aware
v0x63c320f91e30_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f91f60_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f921a0 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbc010 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd280, C4<1>, C4<1>;
L_0x63c320fbc080 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbc0f0, C4<1>, C4<1>;
L_0x63c320fbc0f0 .functor NOT 1, L_0x63c320fbd280, C4<0>, C4<0>, C4<0>;
L_0x63c320fbc200 .functor NAND 1, L_0x63c320fbc010, L_0x63c320fbc2c0, C4<1>, C4<1>;
L_0x63c320fbc2c0 .functor NAND 1, L_0x63c320fbc080, L_0x63c320fbc200, C4<1>, C4<1>;
L_0x63c320fbc420 .functor NMOS 1, L_0x63c320fbc200, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f923c0_0 .net "Q0", 0 0, L_0x63c320fbc200;  1 drivers
v0x63c320f924a0_0 .net "Q1", 0 0, L_0x63c320fbc010;  1 drivers
v0x63c320f92560_0 .net "Qn0", 0 0, L_0x63c320fbc2c0;  1 drivers
v0x63c320f92600_0 .net "Qn1", 0 0, L_0x63c320fbc080;  1 drivers
v0x63c320f926c0_0 .net *"_ivl_2", 0 0, L_0x63c320fbc0f0;  1 drivers
v0x63c320f927a0_0 .net "inp", 0 0, L_0x63c320fbd280;  1 drivers
v0x63c320f92860_0 .net8 "outp", 0 0, L_0x63c320fbc420;  1 drivers, strength-aware
v0x63c320f92920_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f929c0_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f92b70 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbc4d0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd360, C4<1>, C4<1>;
L_0x63c320fbc540 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbc5b0, C4<1>, C4<1>;
L_0x63c320fbc5b0 .functor NOT 1, L_0x63c320fbd360, C4<0>, C4<0>, C4<0>;
L_0x63c320fbc6c0 .functor NAND 1, L_0x63c320fbc4d0, L_0x63c320fbc780, C4<1>, C4<1>;
L_0x63c320fbc780 .functor NAND 1, L_0x63c320fbc540, L_0x63c320fbc6c0, C4<1>, C4<1>;
L_0x63c320fbc8e0 .functor NMOS 1, L_0x63c320fbc6c0, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f92d90_0 .net "Q0", 0 0, L_0x63c320fbc6c0;  1 drivers
v0x63c320f92e70_0 .net "Q1", 0 0, L_0x63c320fbc4d0;  1 drivers
v0x63c320f92f30_0 .net "Qn0", 0 0, L_0x63c320fbc780;  1 drivers
v0x63c320f93000_0 .net "Qn1", 0 0, L_0x63c320fbc540;  1 drivers
v0x63c320f930c0_0 .net *"_ivl_2", 0 0, L_0x63c320fbc5b0;  1 drivers
v0x63c320f931a0_0 .net "inp", 0 0, L_0x63c320fbd360;  1 drivers
v0x63c320f93260_0 .net8 "outp", 0 0, L_0x63c320fbc8e0;  1 drivers, strength-aware
v0x63c320f93320_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f933c0_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f93570 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320f8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320f943a0 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbd400, C4<1>, C4<1>;
L_0x63c320fbcb60 .functor NAND 1, L_0x63c320fba6a0, L_0x63c320fbcbd0, C4<1>, C4<1>;
L_0x63c320fbcbd0 .functor NOT 1, L_0x63c320fbd400, C4<0>, C4<0>, C4<0>;
L_0x63c320fbcc90 .functor NAND 1, L_0x63c320f943a0, L_0x63c320fbcd50, C4<1>, C4<1>;
L_0x63c320fbcd50 .functor NAND 1, L_0x63c320fbcb60, L_0x63c320fbcc90, C4<1>, C4<1>;
L_0x63c320fbceb0 .functor NMOS 1, L_0x63c320fbcc90, L_0x63c320faf370, C4<0>, C4<0>;
v0x63c320f93790_0 .net "Q0", 0 0, L_0x63c320fbcc90;  1 drivers
v0x63c320f93870_0 .net "Q1", 0 0, L_0x63c320f943a0;  1 drivers
v0x63c320f93930_0 .net "Qn0", 0 0, L_0x63c320fbcd50;  1 drivers
v0x63c320f93a00_0 .net "Qn1", 0 0, L_0x63c320fbcb60;  1 drivers
v0x63c320f93ac0_0 .net *"_ivl_2", 0 0, L_0x63c320fbcbd0;  1 drivers
v0x63c320f93bf0_0 .net "inp", 0 0, L_0x63c320fbd400;  1 drivers
v0x63c320f93cb0_0 .net8 "outp", 0 0, L_0x63c320fbceb0;  1 drivers, strength-aware
v0x63c320f93d70_0 .net "re", 0 0, L_0x63c320faf370;  alias, 1 drivers
v0x63c320f93e10_0 .net "we", 0 0, L_0x63c320fba6a0;  alias, 1 drivers
S_0x63c320f94760 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320f949b0 .param/l "i" 0 3 29, +C4<0100>;
S_0x63c320f94a90 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320f94760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fbd900 .functor AND 1, L_0x63c320fc0bf0, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fbd970 .functor AND 1, L_0x63c320fc0bf0, L_0x63c320fbda30, C4<1>, C4<1>;
L_0x63c320fbda30 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320f9a000_0 .net *"_ivl_2", 0 0, L_0x63c320fbda30;  1 drivers
v0x63c320f9a100_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320f9a250_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320f9a380_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320f9a4b0_0 .net "re", 0 0, L_0x63c320fbd970;  1 drivers
v0x63c320f9a660_0 .net "sel", 0 0, L_0x63c320fc0bf0;  1 drivers
v0x63c320f9a720_0 .net "we", 0 0, L_0x63c320fbd900;  1 drivers
L_0x63c320fc02f0 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fc0390 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fc0430 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fc04d0 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fc0570 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fc0610 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fc06f0 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fc0790 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fc0880_0_0 .concat [ 1 1 1 1], L_0x63c320fbdf00, L_0x63c320fbe380, L_0x63c320fbe840, L_0x63c320fbee30;
LS_0x63c320fc0880_0_4 .concat [ 1 1 1 1], L_0x63c320fbf2f0, L_0x63c320fbf7b0, L_0x63c320fbfc70, L_0x63c320fc0240;
L_0x63c320fc0880 .concat [ 4 4 0 0], LS_0x63c320fc0880_0_0, LS_0x63c320fc0880_0_4;
S_0x63c320f94ce0 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbdaf0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc02f0, C4<1>, C4<1>;
L_0x63c320fbdb60 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbdbd0, C4<1>, C4<1>;
L_0x63c320fbdbd0 .functor NOT 1, L_0x63c320fc02f0, C4<0>, C4<0>, C4<0>;
L_0x63c320fbdce0 .functor NAND 1, L_0x63c320fbdaf0, L_0x63c320fbdda0, C4<1>, C4<1>;
L_0x63c320fbdda0 .functor NAND 1, L_0x63c320fbdb60, L_0x63c320fbdce0, C4<1>, C4<1>;
L_0x63c320fbdf00 .functor NMOS 1, L_0x63c320fbdce0, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f94f70_0 .net "Q0", 0 0, L_0x63c320fbdce0;  1 drivers
v0x63c320f95050_0 .net "Q1", 0 0, L_0x63c320fbdaf0;  1 drivers
v0x63c320f95110_0 .net "Qn0", 0 0, L_0x63c320fbdda0;  1 drivers
v0x63c320f951e0_0 .net "Qn1", 0 0, L_0x63c320fbdb60;  1 drivers
v0x63c320f952a0_0 .net *"_ivl_2", 0 0, L_0x63c320fbdbd0;  1 drivers
v0x63c320f953d0_0 .net "inp", 0 0, L_0x63c320fc02f0;  1 drivers
v0x63c320f95490_0 .net8 "outp", 0 0, L_0x63c320fbdf00;  1 drivers, strength-aware
v0x63c320f95550_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f95610_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f95750 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbdf70 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc0390, C4<1>, C4<1>;
L_0x63c320fbdfe0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbe050, C4<1>, C4<1>;
L_0x63c320fbe050 .functor NOT 1, L_0x63c320fc0390, C4<0>, C4<0>, C4<0>;
L_0x63c320fbe160 .functor NAND 1, L_0x63c320fbdf70, L_0x63c320fbe220, C4<1>, C4<1>;
L_0x63c320fbe220 .functor NAND 1, L_0x63c320fbdfe0, L_0x63c320fbe160, C4<1>, C4<1>;
L_0x63c320fbe380 .functor NMOS 1, L_0x63c320fbe160, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f95990_0 .net "Q0", 0 0, L_0x63c320fbe160;  1 drivers
v0x63c320f95a50_0 .net "Q1", 0 0, L_0x63c320fbdf70;  1 drivers
v0x63c320f95b10_0 .net "Qn0", 0 0, L_0x63c320fbe220;  1 drivers
v0x63c320f95be0_0 .net "Qn1", 0 0, L_0x63c320fbdfe0;  1 drivers
v0x63c320f95ca0_0 .net *"_ivl_2", 0 0, L_0x63c320fbe050;  1 drivers
v0x63c320f95dd0_0 .net "inp", 0 0, L_0x63c320fc0390;  1 drivers
v0x63c320f95e90_0 .net8 "outp", 0 0, L_0x63c320fbe380;  1 drivers, strength-aware
v0x63c320f95f50_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f95ff0_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f96130 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbe430 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc0430, C4<1>, C4<1>;
L_0x63c320fbe4a0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbe510, C4<1>, C4<1>;
L_0x63c320fbe510 .functor NOT 1, L_0x63c320fc0430, C4<0>, C4<0>, C4<0>;
L_0x63c320fbe620 .functor NAND 1, L_0x63c320fbe430, L_0x63c320fbe6e0, C4<1>, C4<1>;
L_0x63c320fbe6e0 .functor NAND 1, L_0x63c320fbe4a0, L_0x63c320fbe620, C4<1>, C4<1>;
L_0x63c320fbe840 .functor NMOS 1, L_0x63c320fbe620, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f96380_0 .net "Q0", 0 0, L_0x63c320fbe620;  1 drivers
v0x63c320f96440_0 .net "Q1", 0 0, L_0x63c320fbe430;  1 drivers
v0x63c320f96500_0 .net "Qn0", 0 0, L_0x63c320fbe6e0;  1 drivers
v0x63c320f965d0_0 .net "Qn1", 0 0, L_0x63c320fbe4a0;  1 drivers
v0x63c320f96690_0 .net *"_ivl_2", 0 0, L_0x63c320fbe510;  1 drivers
v0x63c320f967c0_0 .net "inp", 0 0, L_0x63c320fc0430;  1 drivers
v0x63c320f96880_0 .net8 "outp", 0 0, L_0x63c320fbe840;  1 drivers, strength-aware
v0x63c320f96940_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f96a30_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f96be0 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbe8f0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc04d0, C4<1>, C4<1>;
L_0x63c320f9a7c0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320f9a830, C4<1>, C4<1>;
L_0x63c320f9a830 .functor NOT 1, L_0x63c320fc04d0, C4<0>, C4<0>, C4<0>;
L_0x63c320fbec10 .functor NAND 1, L_0x63c320fbe8f0, L_0x63c320fbecd0, C4<1>, C4<1>;
L_0x63c320fbecd0 .functor NAND 1, L_0x63c320f9a7c0, L_0x63c320fbec10, C4<1>, C4<1>;
L_0x63c320fbee30 .functor NMOS 1, L_0x63c320fbec10, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f96e50_0 .net "Q0", 0 0, L_0x63c320fbec10;  1 drivers
v0x63c320f96f30_0 .net "Q1", 0 0, L_0x63c320fbe8f0;  1 drivers
v0x63c320f96ff0_0 .net "Qn0", 0 0, L_0x63c320fbecd0;  1 drivers
v0x63c320f97090_0 .net "Qn1", 0 0, L_0x63c320f9a7c0;  1 drivers
v0x63c320f97150_0 .net *"_ivl_2", 0 0, L_0x63c320f9a830;  1 drivers
v0x63c320f97280_0 .net "inp", 0 0, L_0x63c320fc04d0;  1 drivers
v0x63c320f97340_0 .net8 "outp", 0 0, L_0x63c320fbee30;  1 drivers, strength-aware
v0x63c320f97400_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f974a0_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f97650 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbeee0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc0570, C4<1>, C4<1>;
L_0x63c320fbef50 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbefc0, C4<1>, C4<1>;
L_0x63c320fbefc0 .functor NOT 1, L_0x63c320fc0570, C4<0>, C4<0>, C4<0>;
L_0x63c320fbf0d0 .functor NAND 1, L_0x63c320fbeee0, L_0x63c320fbf190, C4<1>, C4<1>;
L_0x63c320fbf190 .functor NAND 1, L_0x63c320fbef50, L_0x63c320fbf0d0, C4<1>, C4<1>;
L_0x63c320fbf2f0 .functor NMOS 1, L_0x63c320fbf0d0, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f978c0_0 .net "Q0", 0 0, L_0x63c320fbf0d0;  1 drivers
v0x63c320f979a0_0 .net "Q1", 0 0, L_0x63c320fbeee0;  1 drivers
v0x63c320f97a60_0 .net "Qn0", 0 0, L_0x63c320fbf190;  1 drivers
v0x63c320f97b00_0 .net "Qn1", 0 0, L_0x63c320fbef50;  1 drivers
v0x63c320f97bc0_0 .net *"_ivl_2", 0 0, L_0x63c320fbefc0;  1 drivers
v0x63c320f97cf0_0 .net "inp", 0 0, L_0x63c320fc0570;  1 drivers
v0x63c320f97db0_0 .net8 "outp", 0 0, L_0x63c320fbf2f0;  1 drivers, strength-aware
v0x63c320f97e70_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f97fa0_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f981e0 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbf3a0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc0610, C4<1>, C4<1>;
L_0x63c320fbf410 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbf480, C4<1>, C4<1>;
L_0x63c320fbf480 .functor NOT 1, L_0x63c320fc0610, C4<0>, C4<0>, C4<0>;
L_0x63c320fbf590 .functor NAND 1, L_0x63c320fbf3a0, L_0x63c320fbf650, C4<1>, C4<1>;
L_0x63c320fbf650 .functor NAND 1, L_0x63c320fbf410, L_0x63c320fbf590, C4<1>, C4<1>;
L_0x63c320fbf7b0 .functor NMOS 1, L_0x63c320fbf590, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f98400_0 .net "Q0", 0 0, L_0x63c320fbf590;  1 drivers
v0x63c320f984e0_0 .net "Q1", 0 0, L_0x63c320fbf3a0;  1 drivers
v0x63c320f985a0_0 .net "Qn0", 0 0, L_0x63c320fbf650;  1 drivers
v0x63c320f98640_0 .net "Qn1", 0 0, L_0x63c320fbf410;  1 drivers
v0x63c320f98700_0 .net *"_ivl_2", 0 0, L_0x63c320fbf480;  1 drivers
v0x63c320f987e0_0 .net "inp", 0 0, L_0x63c320fc0610;  1 drivers
v0x63c320f988a0_0 .net8 "outp", 0 0, L_0x63c320fbf7b0;  1 drivers, strength-aware
v0x63c320f98960_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f98a00_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f98bb0 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fbf860 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc06f0, C4<1>, C4<1>;
L_0x63c320fbf8d0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbf940, C4<1>, C4<1>;
L_0x63c320fbf940 .functor NOT 1, L_0x63c320fc06f0, C4<0>, C4<0>, C4<0>;
L_0x63c320fbfa50 .functor NAND 1, L_0x63c320fbf860, L_0x63c320fbfb10, C4<1>, C4<1>;
L_0x63c320fbfb10 .functor NAND 1, L_0x63c320fbf8d0, L_0x63c320fbfa50, C4<1>, C4<1>;
L_0x63c320fbfc70 .functor NMOS 1, L_0x63c320fbfa50, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f98dd0_0 .net "Q0", 0 0, L_0x63c320fbfa50;  1 drivers
v0x63c320f98eb0_0 .net "Q1", 0 0, L_0x63c320fbf860;  1 drivers
v0x63c320f98f70_0 .net "Qn0", 0 0, L_0x63c320fbfb10;  1 drivers
v0x63c320f99040_0 .net "Qn1", 0 0, L_0x63c320fbf8d0;  1 drivers
v0x63c320f99100_0 .net *"_ivl_2", 0 0, L_0x63c320fbf940;  1 drivers
v0x63c320f991e0_0 .net "inp", 0 0, L_0x63c320fc06f0;  1 drivers
v0x63c320f992a0_0 .net8 "outp", 0 0, L_0x63c320fbfc70;  1 drivers, strength-aware
v0x63c320f99360_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f99400_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f995b0 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320f9a590 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fc0790, C4<1>, C4<1>;
L_0x63c320fbfef0 .functor NAND 1, L_0x63c320fbd900, L_0x63c320fbff60, C4<1>, C4<1>;
L_0x63c320fbff60 .functor NOT 1, L_0x63c320fc0790, C4<0>, C4<0>, C4<0>;
L_0x63c320fc0020 .functor NAND 1, L_0x63c320f9a590, L_0x63c320fc00e0, C4<1>, C4<1>;
L_0x63c320fc00e0 .functor NAND 1, L_0x63c320fbfef0, L_0x63c320fc0020, C4<1>, C4<1>;
L_0x63c320fc0240 .functor NMOS 1, L_0x63c320fc0020, L_0x63c320fbd970, C4<0>, C4<0>;
v0x63c320f997d0_0 .net "Q0", 0 0, L_0x63c320fc0020;  1 drivers
v0x63c320f998b0_0 .net "Q1", 0 0, L_0x63c320f9a590;  1 drivers
v0x63c320f99970_0 .net "Qn0", 0 0, L_0x63c320fc00e0;  1 drivers
v0x63c320f99a40_0 .net "Qn1", 0 0, L_0x63c320fbfef0;  1 drivers
v0x63c320f99b00_0 .net *"_ivl_2", 0 0, L_0x63c320fbff60;  1 drivers
v0x63c320f99c30_0 .net "inp", 0 0, L_0x63c320fc0790;  1 drivers
v0x63c320f99cf0_0 .net8 "outp", 0 0, L_0x63c320fc0240;  1 drivers, strength-aware
v0x63c320f99db0_0 .net "re", 0 0, L_0x63c320fbd970;  alias, 1 drivers
v0x63c320f99e50_0 .net "we", 0 0, L_0x63c320fbd900;  alias, 1 drivers
S_0x63c320f9a950 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320f8dae0 .param/l "i" 0 3 29, +C4<0101>;
S_0x63c320f9ab90 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320f9a950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fc0c90 .functor AND 1, L_0x63c320fc3f80, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fc0d00 .functor AND 1, L_0x63c320fc3f80, L_0x63c320fc0dc0, C4<1>, C4<1>;
L_0x63c320fc0dc0 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320fa00e0_0 .net *"_ivl_2", 0 0, L_0x63c320fc0dc0;  1 drivers
v0x63c320fa01e0_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320fa02a0_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320fa0340_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320fa03e0_0 .net "re", 0 0, L_0x63c320fc0d00;  1 drivers
v0x63c320fa0590_0 .net "sel", 0 0, L_0x63c320fc3f80;  1 drivers
v0x63c320fa0650_0 .net "we", 0 0, L_0x63c320fc0c90;  1 drivers
L_0x63c320fc3680 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fc3720 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fc37c0 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fc3860 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fc3900 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fc39a0 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fc3a80 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fc3b20 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fc3c10_0_0 .concat [ 1 1 1 1], L_0x63c320fc1290, L_0x63c320fc1710, L_0x63c320fc1bd0, L_0x63c320fc21c0;
LS_0x63c320fc3c10_0_4 .concat [ 1 1 1 1], L_0x63c320fc2680, L_0x63c320fc2b40, L_0x63c320fc3000, L_0x63c320fc35d0;
L_0x63c320fc3c10 .concat [ 4 4 0 0], LS_0x63c320fc3c10_0_0, LS_0x63c320fc3c10_0_4;
S_0x63c320f9ad90 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc0e80 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3680, C4<1>, C4<1>;
L_0x63c320fc0ef0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc0f60, C4<1>, C4<1>;
L_0x63c320fc0f60 .functor NOT 1, L_0x63c320fc3680, C4<0>, C4<0>, C4<0>;
L_0x63c320fc1070 .functor NAND 1, L_0x63c320fc0e80, L_0x63c320fc1130, C4<1>, C4<1>;
L_0x63c320fc1130 .functor NAND 1, L_0x63c320fc0ef0, L_0x63c320fc1070, C4<1>, C4<1>;
L_0x63c320fc1290 .functor NMOS 1, L_0x63c320fc1070, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9b050_0 .net "Q0", 0 0, L_0x63c320fc1070;  1 drivers
v0x63c320f9b130_0 .net "Q1", 0 0, L_0x63c320fc0e80;  1 drivers
v0x63c320f9b1f0_0 .net "Qn0", 0 0, L_0x63c320fc1130;  1 drivers
v0x63c320f9b2c0_0 .net "Qn1", 0 0, L_0x63c320fc0ef0;  1 drivers
v0x63c320f9b380_0 .net *"_ivl_2", 0 0, L_0x63c320fc0f60;  1 drivers
v0x63c320f9b4b0_0 .net "inp", 0 0, L_0x63c320fc3680;  1 drivers
v0x63c320f9b570_0 .net8 "outp", 0 0, L_0x63c320fc1290;  1 drivers, strength-aware
v0x63c320f9b630_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9b6f0_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9b830 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc1300 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3720, C4<1>, C4<1>;
L_0x63c320fc1370 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc13e0, C4<1>, C4<1>;
L_0x63c320fc13e0 .functor NOT 1, L_0x63c320fc3720, C4<0>, C4<0>, C4<0>;
L_0x63c320fc14f0 .functor NAND 1, L_0x63c320fc1300, L_0x63c320fc15b0, C4<1>, C4<1>;
L_0x63c320fc15b0 .functor NAND 1, L_0x63c320fc1370, L_0x63c320fc14f0, C4<1>, C4<1>;
L_0x63c320fc1710 .functor NMOS 1, L_0x63c320fc14f0, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9ba70_0 .net "Q0", 0 0, L_0x63c320fc14f0;  1 drivers
v0x63c320f9bb30_0 .net "Q1", 0 0, L_0x63c320fc1300;  1 drivers
v0x63c320f9bbf0_0 .net "Qn0", 0 0, L_0x63c320fc15b0;  1 drivers
v0x63c320f9bcc0_0 .net "Qn1", 0 0, L_0x63c320fc1370;  1 drivers
v0x63c320f9bd80_0 .net *"_ivl_2", 0 0, L_0x63c320fc13e0;  1 drivers
v0x63c320f9beb0_0 .net "inp", 0 0, L_0x63c320fc3720;  1 drivers
v0x63c320f9bf70_0 .net8 "outp", 0 0, L_0x63c320fc1710;  1 drivers, strength-aware
v0x63c320f9c030_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9c0d0_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9c210 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc17c0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc37c0, C4<1>, C4<1>;
L_0x63c320fc1830 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc18a0, C4<1>, C4<1>;
L_0x63c320fc18a0 .functor NOT 1, L_0x63c320fc37c0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc19b0 .functor NAND 1, L_0x63c320fc17c0, L_0x63c320fc1a70, C4<1>, C4<1>;
L_0x63c320fc1a70 .functor NAND 1, L_0x63c320fc1830, L_0x63c320fc19b0, C4<1>, C4<1>;
L_0x63c320fc1bd0 .functor NMOS 1, L_0x63c320fc19b0, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9c460_0 .net "Q0", 0 0, L_0x63c320fc19b0;  1 drivers
v0x63c320f9c520_0 .net "Q1", 0 0, L_0x63c320fc17c0;  1 drivers
v0x63c320f9c5e0_0 .net "Qn0", 0 0, L_0x63c320fc1a70;  1 drivers
v0x63c320f9c6b0_0 .net "Qn1", 0 0, L_0x63c320fc1830;  1 drivers
v0x63c320f9c770_0 .net *"_ivl_2", 0 0, L_0x63c320fc18a0;  1 drivers
v0x63c320f9c8a0_0 .net "inp", 0 0, L_0x63c320fc37c0;  1 drivers
v0x63c320f9c960_0 .net8 "outp", 0 0, L_0x63c320fc1bd0;  1 drivers, strength-aware
v0x63c320f9ca20_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9cb10_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9ccc0 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc1c80 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3860, C4<1>, C4<1>;
L_0x63c320fa06f0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fa0760, C4<1>, C4<1>;
L_0x63c320fa0760 .functor NOT 1, L_0x63c320fc3860, C4<0>, C4<0>, C4<0>;
L_0x63c320fc1fa0 .functor NAND 1, L_0x63c320fc1c80, L_0x63c320fc2060, C4<1>, C4<1>;
L_0x63c320fc2060 .functor NAND 1, L_0x63c320fa06f0, L_0x63c320fc1fa0, C4<1>, C4<1>;
L_0x63c320fc21c0 .functor NMOS 1, L_0x63c320fc1fa0, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9cf30_0 .net "Q0", 0 0, L_0x63c320fc1fa0;  1 drivers
v0x63c320f9d010_0 .net "Q1", 0 0, L_0x63c320fc1c80;  1 drivers
v0x63c320f9d0d0_0 .net "Qn0", 0 0, L_0x63c320fc2060;  1 drivers
v0x63c320f9d170_0 .net "Qn1", 0 0, L_0x63c320fa06f0;  1 drivers
v0x63c320f9d230_0 .net *"_ivl_2", 0 0, L_0x63c320fa0760;  1 drivers
v0x63c320f9d360_0 .net "inp", 0 0, L_0x63c320fc3860;  1 drivers
v0x63c320f9d420_0 .net8 "outp", 0 0, L_0x63c320fc21c0;  1 drivers, strength-aware
v0x63c320f9d4e0_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9d580_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9d730 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc2270 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3900, C4<1>, C4<1>;
L_0x63c320fc22e0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc2350, C4<1>, C4<1>;
L_0x63c320fc2350 .functor NOT 1, L_0x63c320fc3900, C4<0>, C4<0>, C4<0>;
L_0x63c320fc2460 .functor NAND 1, L_0x63c320fc2270, L_0x63c320fc2520, C4<1>, C4<1>;
L_0x63c320fc2520 .functor NAND 1, L_0x63c320fc22e0, L_0x63c320fc2460, C4<1>, C4<1>;
L_0x63c320fc2680 .functor NMOS 1, L_0x63c320fc2460, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9d9a0_0 .net "Q0", 0 0, L_0x63c320fc2460;  1 drivers
v0x63c320f9da80_0 .net "Q1", 0 0, L_0x63c320fc2270;  1 drivers
v0x63c320f9db40_0 .net "Qn0", 0 0, L_0x63c320fc2520;  1 drivers
v0x63c320f9dbe0_0 .net "Qn1", 0 0, L_0x63c320fc22e0;  1 drivers
v0x63c320f9dca0_0 .net *"_ivl_2", 0 0, L_0x63c320fc2350;  1 drivers
v0x63c320f9ddd0_0 .net "inp", 0 0, L_0x63c320fc3900;  1 drivers
v0x63c320f9de90_0 .net8 "outp", 0 0, L_0x63c320fc2680;  1 drivers, strength-aware
v0x63c320f9df50_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9e080_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9e2c0 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc2730 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc39a0, C4<1>, C4<1>;
L_0x63c320fc27a0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc2810, C4<1>, C4<1>;
L_0x63c320fc2810 .functor NOT 1, L_0x63c320fc39a0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc2920 .functor NAND 1, L_0x63c320fc2730, L_0x63c320fc29e0, C4<1>, C4<1>;
L_0x63c320fc29e0 .functor NAND 1, L_0x63c320fc27a0, L_0x63c320fc2920, C4<1>, C4<1>;
L_0x63c320fc2b40 .functor NMOS 1, L_0x63c320fc2920, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9e4e0_0 .net "Q0", 0 0, L_0x63c320fc2920;  1 drivers
v0x63c320f9e5c0_0 .net "Q1", 0 0, L_0x63c320fc2730;  1 drivers
v0x63c320f9e680_0 .net "Qn0", 0 0, L_0x63c320fc29e0;  1 drivers
v0x63c320f9e720_0 .net "Qn1", 0 0, L_0x63c320fc27a0;  1 drivers
v0x63c320f9e7e0_0 .net *"_ivl_2", 0 0, L_0x63c320fc2810;  1 drivers
v0x63c320f9e8c0_0 .net "inp", 0 0, L_0x63c320fc39a0;  1 drivers
v0x63c320f9e980_0 .net8 "outp", 0 0, L_0x63c320fc2b40;  1 drivers, strength-aware
v0x63c320f9ea40_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9eae0_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9ec90 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc2bf0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3a80, C4<1>, C4<1>;
L_0x63c320fc2c60 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc2cd0, C4<1>, C4<1>;
L_0x63c320fc2cd0 .functor NOT 1, L_0x63c320fc3a80, C4<0>, C4<0>, C4<0>;
L_0x63c320fc2de0 .functor NAND 1, L_0x63c320fc2bf0, L_0x63c320fc2ea0, C4<1>, C4<1>;
L_0x63c320fc2ea0 .functor NAND 1, L_0x63c320fc2c60, L_0x63c320fc2de0, C4<1>, C4<1>;
L_0x63c320fc3000 .functor NMOS 1, L_0x63c320fc2de0, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9eeb0_0 .net "Q0", 0 0, L_0x63c320fc2de0;  1 drivers
v0x63c320f9ef90_0 .net "Q1", 0 0, L_0x63c320fc2bf0;  1 drivers
v0x63c320f9f050_0 .net "Qn0", 0 0, L_0x63c320fc2ea0;  1 drivers
v0x63c320f9f120_0 .net "Qn1", 0 0, L_0x63c320fc2c60;  1 drivers
v0x63c320f9f1e0_0 .net *"_ivl_2", 0 0, L_0x63c320fc2cd0;  1 drivers
v0x63c320f9f2c0_0 .net "inp", 0 0, L_0x63c320fc3a80;  1 drivers
v0x63c320f9f380_0 .net8 "outp", 0 0, L_0x63c320fc3000;  1 drivers, strength-aware
v0x63c320f9f440_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9f4e0_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320f9f690 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320f9ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fa04c0 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc3b20, C4<1>, C4<1>;
L_0x63c320fc3280 .functor NAND 1, L_0x63c320fc0c90, L_0x63c320fc32f0, C4<1>, C4<1>;
L_0x63c320fc32f0 .functor NOT 1, L_0x63c320fc3b20, C4<0>, C4<0>, C4<0>;
L_0x63c320fc33b0 .functor NAND 1, L_0x63c320fa04c0, L_0x63c320fc3470, C4<1>, C4<1>;
L_0x63c320fc3470 .functor NAND 1, L_0x63c320fc3280, L_0x63c320fc33b0, C4<1>, C4<1>;
L_0x63c320fc35d0 .functor NMOS 1, L_0x63c320fc33b0, L_0x63c320fc0d00, C4<0>, C4<0>;
v0x63c320f9f8b0_0 .net "Q0", 0 0, L_0x63c320fc33b0;  1 drivers
v0x63c320f9f990_0 .net "Q1", 0 0, L_0x63c320fa04c0;  1 drivers
v0x63c320f9fa50_0 .net "Qn0", 0 0, L_0x63c320fc3470;  1 drivers
v0x63c320f9fb20_0 .net "Qn1", 0 0, L_0x63c320fc3280;  1 drivers
v0x63c320f9fbe0_0 .net *"_ivl_2", 0 0, L_0x63c320fc32f0;  1 drivers
v0x63c320f9fd10_0 .net "inp", 0 0, L_0x63c320fc3b20;  1 drivers
v0x63c320f9fdd0_0 .net8 "outp", 0 0, L_0x63c320fc35d0;  1 drivers, strength-aware
v0x63c320f9fe90_0 .net "re", 0 0, L_0x63c320fc0d00;  alias, 1 drivers
v0x63c320f9ff30_0 .net "we", 0 0, L_0x63c320fc0c90;  alias, 1 drivers
S_0x63c320fa0880 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320fa0a80 .param/l "i" 0 3 29, +C4<0110>;
S_0x63c320fa0b60 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320fa0880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fc4020 .functor AND 1, L_0x63c320fc7c80, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fc4090 .functor AND 1, L_0x63c320fc7c80, L_0x63c320fc4150, C4<1>, C4<1>;
L_0x63c320fc4150 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320fa6100_0 .net *"_ivl_2", 0 0, L_0x63c320fc4150;  1 drivers
v0x63c320fa6200_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320fa62c0_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320fa6360_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320fa6400_0 .net "re", 0 0, L_0x63c320fc4090;  1 drivers
v0x63c320fa65b0_0 .net "sel", 0 0, L_0x63c320fc7c80;  1 drivers
v0x63c320fa6670_0 .net "we", 0 0, L_0x63c320fc4020;  1 drivers
L_0x63c320fc6a50 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fc6af0 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fc6b90 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fc6c30 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fc6cd0 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fc6d70 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fc6e50 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fc7700 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fc77f0_0_0 .concat [ 1 1 1 1], L_0x63c320fc4620, L_0x63c320fc4ae0, L_0x63c320fc4fa0, L_0x63c320fc5590;
LS_0x63c320fc77f0_0_4 .concat [ 1 1 1 1], L_0x63c320fc5a50, L_0x63c320fc5f10, L_0x63c320fc63d0, L_0x63c320fc69a0;
L_0x63c320fc77f0 .concat [ 4 4 0 0], LS_0x63c320fc77f0_0_0, LS_0x63c320fc77f0_0_4;
S_0x63c320fa0db0 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc4210 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6a50, C4<1>, C4<1>;
L_0x63c320fc4280 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc42f0, C4<1>, C4<1>;
L_0x63c320fc42f0 .functor NOT 1, L_0x63c320fc6a50, C4<0>, C4<0>, C4<0>;
L_0x63c320fc4400 .functor NAND 1, L_0x63c320fc4210, L_0x63c320fc44c0, C4<1>, C4<1>;
L_0x63c320fc44c0 .functor NAND 1, L_0x63c320fc4280, L_0x63c320fc4400, C4<1>, C4<1>;
L_0x63c320fc4620 .functor NMOS 1, L_0x63c320fc4400, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa1070_0 .net "Q0", 0 0, L_0x63c320fc4400;  1 drivers
v0x63c320fa1150_0 .net "Q1", 0 0, L_0x63c320fc4210;  1 drivers
v0x63c320fa1210_0 .net "Qn0", 0 0, L_0x63c320fc44c0;  1 drivers
v0x63c320fa12e0_0 .net "Qn1", 0 0, L_0x63c320fc4280;  1 drivers
v0x63c320fa13a0_0 .net *"_ivl_2", 0 0, L_0x63c320fc42f0;  1 drivers
v0x63c320fa14d0_0 .net "inp", 0 0, L_0x63c320fc6a50;  1 drivers
v0x63c320fa1590_0 .net8 "outp", 0 0, L_0x63c320fc4620;  1 drivers, strength-aware
v0x63c320fa1650_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa1710_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa1850 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc46d0 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6af0, C4<1>, C4<1>;
L_0x63c320fc4740 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc47b0, C4<1>, C4<1>;
L_0x63c320fc47b0 .functor NOT 1, L_0x63c320fc6af0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc48c0 .functor NAND 1, L_0x63c320fc46d0, L_0x63c320fc4980, C4<1>, C4<1>;
L_0x63c320fc4980 .functor NAND 1, L_0x63c320fc4740, L_0x63c320fc48c0, C4<1>, C4<1>;
L_0x63c320fc4ae0 .functor NMOS 1, L_0x63c320fc48c0, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa1a90_0 .net "Q0", 0 0, L_0x63c320fc48c0;  1 drivers
v0x63c320fa1b50_0 .net "Q1", 0 0, L_0x63c320fc46d0;  1 drivers
v0x63c320fa1c10_0 .net "Qn0", 0 0, L_0x63c320fc4980;  1 drivers
v0x63c320fa1ce0_0 .net "Qn1", 0 0, L_0x63c320fc4740;  1 drivers
v0x63c320fa1da0_0 .net *"_ivl_2", 0 0, L_0x63c320fc47b0;  1 drivers
v0x63c320fa1ed0_0 .net "inp", 0 0, L_0x63c320fc6af0;  1 drivers
v0x63c320fa1f90_0 .net8 "outp", 0 0, L_0x63c320fc4ae0;  1 drivers, strength-aware
v0x63c320fa2050_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa20f0_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa2230 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc4b90 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6b90, C4<1>, C4<1>;
L_0x63c320fc4c00 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc4c70, C4<1>, C4<1>;
L_0x63c320fc4c70 .functor NOT 1, L_0x63c320fc6b90, C4<0>, C4<0>, C4<0>;
L_0x63c320fc4d80 .functor NAND 1, L_0x63c320fc4b90, L_0x63c320fc4e40, C4<1>, C4<1>;
L_0x63c320fc4e40 .functor NAND 1, L_0x63c320fc4c00, L_0x63c320fc4d80, C4<1>, C4<1>;
L_0x63c320fc4fa0 .functor NMOS 1, L_0x63c320fc4d80, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa2480_0 .net "Q0", 0 0, L_0x63c320fc4d80;  1 drivers
v0x63c320fa2540_0 .net "Q1", 0 0, L_0x63c320fc4b90;  1 drivers
v0x63c320fa2600_0 .net "Qn0", 0 0, L_0x63c320fc4e40;  1 drivers
v0x63c320fa26d0_0 .net "Qn1", 0 0, L_0x63c320fc4c00;  1 drivers
v0x63c320fa2790_0 .net *"_ivl_2", 0 0, L_0x63c320fc4c70;  1 drivers
v0x63c320fa28c0_0 .net "inp", 0 0, L_0x63c320fc6b90;  1 drivers
v0x63c320fa2980_0 .net8 "outp", 0 0, L_0x63c320fc4fa0;  1 drivers, strength-aware
v0x63c320fa2a40_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa2b30_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa2ce0 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc5050 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6c30, C4<1>, C4<1>;
L_0x63c320fa6710 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fa6780, C4<1>, C4<1>;
L_0x63c320fa6780 .functor NOT 1, L_0x63c320fc6c30, C4<0>, C4<0>, C4<0>;
L_0x63c320fc5370 .functor NAND 1, L_0x63c320fc5050, L_0x63c320fc5430, C4<1>, C4<1>;
L_0x63c320fc5430 .functor NAND 1, L_0x63c320fa6710, L_0x63c320fc5370, C4<1>, C4<1>;
L_0x63c320fc5590 .functor NMOS 1, L_0x63c320fc5370, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa2f50_0 .net "Q0", 0 0, L_0x63c320fc5370;  1 drivers
v0x63c320fa3030_0 .net "Q1", 0 0, L_0x63c320fc5050;  1 drivers
v0x63c320fa30f0_0 .net "Qn0", 0 0, L_0x63c320fc5430;  1 drivers
v0x63c320fa3190_0 .net "Qn1", 0 0, L_0x63c320fa6710;  1 drivers
v0x63c320fa3250_0 .net *"_ivl_2", 0 0, L_0x63c320fa6780;  1 drivers
v0x63c320fa3380_0 .net "inp", 0 0, L_0x63c320fc6c30;  1 drivers
v0x63c320fa3440_0 .net8 "outp", 0 0, L_0x63c320fc5590;  1 drivers, strength-aware
v0x63c320fa3500_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa35a0_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa3750 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc5640 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6cd0, C4<1>, C4<1>;
L_0x63c320fc56b0 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc5720, C4<1>, C4<1>;
L_0x63c320fc5720 .functor NOT 1, L_0x63c320fc6cd0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc5830 .functor NAND 1, L_0x63c320fc5640, L_0x63c320fc58f0, C4<1>, C4<1>;
L_0x63c320fc58f0 .functor NAND 1, L_0x63c320fc56b0, L_0x63c320fc5830, C4<1>, C4<1>;
L_0x63c320fc5a50 .functor NMOS 1, L_0x63c320fc5830, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa39c0_0 .net "Q0", 0 0, L_0x63c320fc5830;  1 drivers
v0x63c320fa3aa0_0 .net "Q1", 0 0, L_0x63c320fc5640;  1 drivers
v0x63c320fa3b60_0 .net "Qn0", 0 0, L_0x63c320fc58f0;  1 drivers
v0x63c320fa3c00_0 .net "Qn1", 0 0, L_0x63c320fc56b0;  1 drivers
v0x63c320fa3cc0_0 .net *"_ivl_2", 0 0, L_0x63c320fc5720;  1 drivers
v0x63c320fa3df0_0 .net "inp", 0 0, L_0x63c320fc6cd0;  1 drivers
v0x63c320fa3eb0_0 .net8 "outp", 0 0, L_0x63c320fc5a50;  1 drivers, strength-aware
v0x63c320fa3f70_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa40a0_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa42e0 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc5b00 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6d70, C4<1>, C4<1>;
L_0x63c320fc5b70 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc5be0, C4<1>, C4<1>;
L_0x63c320fc5be0 .functor NOT 1, L_0x63c320fc6d70, C4<0>, C4<0>, C4<0>;
L_0x63c320fc5cf0 .functor NAND 1, L_0x63c320fc5b00, L_0x63c320fc5db0, C4<1>, C4<1>;
L_0x63c320fc5db0 .functor NAND 1, L_0x63c320fc5b70, L_0x63c320fc5cf0, C4<1>, C4<1>;
L_0x63c320fc5f10 .functor NMOS 1, L_0x63c320fc5cf0, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa4500_0 .net "Q0", 0 0, L_0x63c320fc5cf0;  1 drivers
v0x63c320fa45e0_0 .net "Q1", 0 0, L_0x63c320fc5b00;  1 drivers
v0x63c320fa46a0_0 .net "Qn0", 0 0, L_0x63c320fc5db0;  1 drivers
v0x63c320fa4740_0 .net "Qn1", 0 0, L_0x63c320fc5b70;  1 drivers
v0x63c320fa4800_0 .net *"_ivl_2", 0 0, L_0x63c320fc5be0;  1 drivers
v0x63c320fa48e0_0 .net "inp", 0 0, L_0x63c320fc6d70;  1 drivers
v0x63c320fa49a0_0 .net8 "outp", 0 0, L_0x63c320fc5f10;  1 drivers, strength-aware
v0x63c320fa4a60_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa4b00_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa4cb0 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc5fc0 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc6e50, C4<1>, C4<1>;
L_0x63c320fc6030 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc60a0, C4<1>, C4<1>;
L_0x63c320fc60a0 .functor NOT 1, L_0x63c320fc6e50, C4<0>, C4<0>, C4<0>;
L_0x63c320fc61b0 .functor NAND 1, L_0x63c320fc5fc0, L_0x63c320fc6270, C4<1>, C4<1>;
L_0x63c320fc6270 .functor NAND 1, L_0x63c320fc6030, L_0x63c320fc61b0, C4<1>, C4<1>;
L_0x63c320fc63d0 .functor NMOS 1, L_0x63c320fc61b0, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa4ed0_0 .net "Q0", 0 0, L_0x63c320fc61b0;  1 drivers
v0x63c320fa4fb0_0 .net "Q1", 0 0, L_0x63c320fc5fc0;  1 drivers
v0x63c320fa5070_0 .net "Qn0", 0 0, L_0x63c320fc6270;  1 drivers
v0x63c320fa5140_0 .net "Qn1", 0 0, L_0x63c320fc6030;  1 drivers
v0x63c320fa5200_0 .net *"_ivl_2", 0 0, L_0x63c320fc60a0;  1 drivers
v0x63c320fa52e0_0 .net "inp", 0 0, L_0x63c320fc6e50;  1 drivers
v0x63c320fa53a0_0 .net8 "outp", 0 0, L_0x63c320fc63d0;  1 drivers, strength-aware
v0x63c320fa5460_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa5500_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa56b0 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320fa0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fa64e0 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc7700, C4<1>, C4<1>;
L_0x63c320fc6650 .functor NAND 1, L_0x63c320fc4020, L_0x63c320fc66c0, C4<1>, C4<1>;
L_0x63c320fc66c0 .functor NOT 1, L_0x63c320fc7700, C4<0>, C4<0>, C4<0>;
L_0x63c320fc6780 .functor NAND 1, L_0x63c320fa64e0, L_0x63c320fc6840, C4<1>, C4<1>;
L_0x63c320fc6840 .functor NAND 1, L_0x63c320fc6650, L_0x63c320fc6780, C4<1>, C4<1>;
L_0x63c320fc69a0 .functor NMOS 1, L_0x63c320fc6780, L_0x63c320fc4090, C4<0>, C4<0>;
v0x63c320fa58d0_0 .net "Q0", 0 0, L_0x63c320fc6780;  1 drivers
v0x63c320fa59b0_0 .net "Q1", 0 0, L_0x63c320fa64e0;  1 drivers
v0x63c320fa5a70_0 .net "Qn0", 0 0, L_0x63c320fc6840;  1 drivers
v0x63c320fa5b40_0 .net "Qn1", 0 0, L_0x63c320fc6650;  1 drivers
v0x63c320fa5c00_0 .net *"_ivl_2", 0 0, L_0x63c320fc66c0;  1 drivers
v0x63c320fa5d30_0 .net "inp", 0 0, L_0x63c320fc7700;  1 drivers
v0x63c320fa5df0_0 .net8 "outp", 0 0, L_0x63c320fc69a0;  1 drivers, strength-aware
v0x63c320fa5eb0_0 .net "re", 0 0, L_0x63c320fc4090;  alias, 1 drivers
v0x63c320fa5f50_0 .net "we", 0 0, L_0x63c320fc4020;  alias, 1 drivers
S_0x63c320fa68a0 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 3 29, 3 29 0, S_0x63c320ecd180;
 .timescale 0 0;
P_0x63c320fa6aa0 .param/l "i" 0 3 29, +C4<0111>;
S_0x63c320fa6b80 .scope module, "bytecell_inst" "bytecell" 3 30, 4 12 0, S_0x63c320fa68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
L_0x63c320fc7d20 .functor AND 1, L_0x63c320fcb0f0, v0x63c320fafa40_0, C4<1>, C4<1>;
L_0x63c320fc7d90 .functor AND 1, L_0x63c320fcb0f0, L_0x63c320fc7e50, C4<1>, C4<1>;
L_0x63c320fc7e50 .functor NOT 1, v0x63c320fafa40_0, C4<0>, C4<0>, C4<0>;
v0x63c320fac120_0 .net *"_ivl_2", 0 0, L_0x63c320fc7e50;  1 drivers
v0x63c320fac220_0 .net "inp", 7 0, v0x63c320faf980_0;  alias, 1 drivers
v0x63c320fac2e0_0 .net "op", 0 0, v0x63c320fafa40_0;  alias, 1 drivers
v0x63c320fac380_0 .net8 "outp", 7 0, RS_0x761ad40b8188;  alias, 8 drivers
v0x63c320fac420_0 .net "re", 0 0, L_0x63c320fc7d90;  1 drivers
v0x63c320fac5d0_0 .net "sel", 0 0, L_0x63c320fcb0f0;  1 drivers
v0x63c320fac690_0 .net "we", 0 0, L_0x63c320fc7d20;  1 drivers
L_0x63c320fca7f0 .part v0x63c320faf980_0, 0, 1;
L_0x63c320fca890 .part v0x63c320faf980_0, 1, 1;
L_0x63c320fca930 .part v0x63c320faf980_0, 2, 1;
L_0x63c320fca9d0 .part v0x63c320faf980_0, 3, 1;
L_0x63c320fcaa70 .part v0x63c320faf980_0, 4, 1;
L_0x63c320fcab10 .part v0x63c320faf980_0, 5, 1;
L_0x63c320fcabf0 .part v0x63c320faf980_0, 6, 1;
L_0x63c320fcac90 .part v0x63c320faf980_0, 7, 1;
LS_0x63c320fcad80_0_0 .concat [ 1 1 1 1], L_0x63c320fc8320, L_0x63c320fc87a0, L_0x63c320fc8c60, L_0x63c320fc9330;
LS_0x63c320fcad80_0_4 .concat [ 1 1 1 1], L_0x63c320fc97f0, L_0x63c320fc9cb0, L_0x63c320fca170, L_0x63c320fca740;
L_0x63c320fcad80 .concat [ 4 4 0 0], LS_0x63c320fcad80_0_0, LS_0x63c320fcad80_0_4;
S_0x63c320fa6dd0 .scope module, "bitcells[0]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc7f10 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fca7f0, C4<1>, C4<1>;
L_0x63c320fc7f80 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc7ff0, C4<1>, C4<1>;
L_0x63c320fc7ff0 .functor NOT 1, L_0x63c320fca7f0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc8100 .functor NAND 1, L_0x63c320fc7f10, L_0x63c320fc81c0, C4<1>, C4<1>;
L_0x63c320fc81c0 .functor NAND 1, L_0x63c320fc7f80, L_0x63c320fc8100, C4<1>, C4<1>;
L_0x63c320fc8320 .functor NMOS 1, L_0x63c320fc8100, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fa7090_0 .net "Q0", 0 0, L_0x63c320fc8100;  1 drivers
v0x63c320fa7170_0 .net "Q1", 0 0, L_0x63c320fc7f10;  1 drivers
v0x63c320fa7230_0 .net "Qn0", 0 0, L_0x63c320fc81c0;  1 drivers
v0x63c320fa7300_0 .net "Qn1", 0 0, L_0x63c320fc7f80;  1 drivers
v0x63c320fa73c0_0 .net *"_ivl_2", 0 0, L_0x63c320fc7ff0;  1 drivers
v0x63c320fa74f0_0 .net "inp", 0 0, L_0x63c320fca7f0;  1 drivers
v0x63c320fa75b0_0 .net8 "outp", 0 0, L_0x63c320fc8320;  1 drivers, strength-aware
v0x63c320fa7670_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fa7730_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fa7870 .scope module, "bitcells[1]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc8390 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fca890, C4<1>, C4<1>;
L_0x63c320fc8400 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc8470, C4<1>, C4<1>;
L_0x63c320fc8470 .functor NOT 1, L_0x63c320fca890, C4<0>, C4<0>, C4<0>;
L_0x63c320fc8580 .functor NAND 1, L_0x63c320fc8390, L_0x63c320fc8640, C4<1>, C4<1>;
L_0x63c320fc8640 .functor NAND 1, L_0x63c320fc8400, L_0x63c320fc8580, C4<1>, C4<1>;
L_0x63c320fc87a0 .functor NMOS 1, L_0x63c320fc8580, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fa7ab0_0 .net "Q0", 0 0, L_0x63c320fc8580;  1 drivers
v0x63c320fa7b70_0 .net "Q1", 0 0, L_0x63c320fc8390;  1 drivers
v0x63c320fa7c30_0 .net "Qn0", 0 0, L_0x63c320fc8640;  1 drivers
v0x63c320fa7d00_0 .net "Qn1", 0 0, L_0x63c320fc8400;  1 drivers
v0x63c320fa7dc0_0 .net *"_ivl_2", 0 0, L_0x63c320fc8470;  1 drivers
v0x63c320fa7ef0_0 .net "inp", 0 0, L_0x63c320fca890;  1 drivers
v0x63c320fa7fb0_0 .net8 "outp", 0 0, L_0x63c320fc87a0;  1 drivers, strength-aware
v0x63c320fa8070_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fa8110_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fa8250 .scope module, "bitcells[2]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc8850 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fca930, C4<1>, C4<1>;
L_0x63c320fc88c0 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc8930, C4<1>, C4<1>;
L_0x63c320fc8930 .functor NOT 1, L_0x63c320fca930, C4<0>, C4<0>, C4<0>;
L_0x63c320fc8a40 .functor NAND 1, L_0x63c320fc8850, L_0x63c320fc8b00, C4<1>, C4<1>;
L_0x63c320fc8b00 .functor NAND 1, L_0x63c320fc88c0, L_0x63c320fc8a40, C4<1>, C4<1>;
L_0x63c320fc8c60 .functor NMOS 1, L_0x63c320fc8a40, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fa84a0_0 .net "Q0", 0 0, L_0x63c320fc8a40;  1 drivers
v0x63c320fa8560_0 .net "Q1", 0 0, L_0x63c320fc8850;  1 drivers
v0x63c320fa8620_0 .net "Qn0", 0 0, L_0x63c320fc8b00;  1 drivers
v0x63c320fa86f0_0 .net "Qn1", 0 0, L_0x63c320fc88c0;  1 drivers
v0x63c320fa87b0_0 .net *"_ivl_2", 0 0, L_0x63c320fc8930;  1 drivers
v0x63c320fa88e0_0 .net "inp", 0 0, L_0x63c320fca930;  1 drivers
v0x63c320fa89a0_0 .net8 "outp", 0 0, L_0x63c320fc8c60;  1 drivers, strength-aware
v0x63c320fa8a60_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fa8b50_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fa8d00 .scope module, "bitcells[3]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc8d10 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fca9d0, C4<1>, C4<1>;
L_0x63c320fc8f90 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc9000, C4<1>, C4<1>;
L_0x63c320fc9000 .functor NOT 1, L_0x63c320fca9d0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc9110 .functor NAND 1, L_0x63c320fc8d10, L_0x63c320fc91d0, C4<1>, C4<1>;
L_0x63c320fc91d0 .functor NAND 1, L_0x63c320fc8f90, L_0x63c320fc9110, C4<1>, C4<1>;
L_0x63c320fc9330 .functor NMOS 1, L_0x63c320fc9110, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fa8f70_0 .net "Q0", 0 0, L_0x63c320fc9110;  1 drivers
v0x63c320fa9050_0 .net "Q1", 0 0, L_0x63c320fc8d10;  1 drivers
v0x63c320fa9110_0 .net "Qn0", 0 0, L_0x63c320fc91d0;  1 drivers
v0x63c320fa91b0_0 .net "Qn1", 0 0, L_0x63c320fc8f90;  1 drivers
v0x63c320fa9270_0 .net *"_ivl_2", 0 0, L_0x63c320fc9000;  1 drivers
v0x63c320fa93a0_0 .net "inp", 0 0, L_0x63c320fca9d0;  1 drivers
v0x63c320fa9460_0 .net8 "outp", 0 0, L_0x63c320fc9330;  1 drivers, strength-aware
v0x63c320fa9520_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fa95c0_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fa9770 .scope module, "bitcells[4]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc93e0 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fcaa70, C4<1>, C4<1>;
L_0x63c320fc9450 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc94c0, C4<1>, C4<1>;
L_0x63c320fc94c0 .functor NOT 1, L_0x63c320fcaa70, C4<0>, C4<0>, C4<0>;
L_0x63c320fc95d0 .functor NAND 1, L_0x63c320fc93e0, L_0x63c320fc9690, C4<1>, C4<1>;
L_0x63c320fc9690 .functor NAND 1, L_0x63c320fc9450, L_0x63c320fc95d0, C4<1>, C4<1>;
L_0x63c320fc97f0 .functor NMOS 1, L_0x63c320fc95d0, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fa99e0_0 .net "Q0", 0 0, L_0x63c320fc95d0;  1 drivers
v0x63c320fa9ac0_0 .net "Q1", 0 0, L_0x63c320fc93e0;  1 drivers
v0x63c320fa9b80_0 .net "Qn0", 0 0, L_0x63c320fc9690;  1 drivers
v0x63c320fa9c20_0 .net "Qn1", 0 0, L_0x63c320fc9450;  1 drivers
v0x63c320fa9ce0_0 .net *"_ivl_2", 0 0, L_0x63c320fc94c0;  1 drivers
v0x63c320fa9e10_0 .net "inp", 0 0, L_0x63c320fcaa70;  1 drivers
v0x63c320fa9ed0_0 .net8 "outp", 0 0, L_0x63c320fc97f0;  1 drivers, strength-aware
v0x63c320fa9f90_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320faa0c0_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320faa300 .scope module, "bitcells[5]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc98a0 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fcab10, C4<1>, C4<1>;
L_0x63c320fc9910 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc9980, C4<1>, C4<1>;
L_0x63c320fc9980 .functor NOT 1, L_0x63c320fcab10, C4<0>, C4<0>, C4<0>;
L_0x63c320fc9a90 .functor NAND 1, L_0x63c320fc98a0, L_0x63c320fc9b50, C4<1>, C4<1>;
L_0x63c320fc9b50 .functor NAND 1, L_0x63c320fc9910, L_0x63c320fc9a90, C4<1>, C4<1>;
L_0x63c320fc9cb0 .functor NMOS 1, L_0x63c320fc9a90, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320faa520_0 .net "Q0", 0 0, L_0x63c320fc9a90;  1 drivers
v0x63c320faa600_0 .net "Q1", 0 0, L_0x63c320fc98a0;  1 drivers
v0x63c320faa6c0_0 .net "Qn0", 0 0, L_0x63c320fc9b50;  1 drivers
v0x63c320faa760_0 .net "Qn1", 0 0, L_0x63c320fc9910;  1 drivers
v0x63c320faa820_0 .net *"_ivl_2", 0 0, L_0x63c320fc9980;  1 drivers
v0x63c320faa900_0 .net "inp", 0 0, L_0x63c320fcab10;  1 drivers
v0x63c320faa9c0_0 .net8 "outp", 0 0, L_0x63c320fc9cb0;  1 drivers, strength-aware
v0x63c320faaa80_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320faab20_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320faacd0 .scope module, "bitcells[6]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fc9d60 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fcabf0, C4<1>, C4<1>;
L_0x63c320fc9dd0 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fc9e40, C4<1>, C4<1>;
L_0x63c320fc9e40 .functor NOT 1, L_0x63c320fcabf0, C4<0>, C4<0>, C4<0>;
L_0x63c320fc9f50 .functor NAND 1, L_0x63c320fc9d60, L_0x63c320fca010, C4<1>, C4<1>;
L_0x63c320fca010 .functor NAND 1, L_0x63c320fc9dd0, L_0x63c320fc9f50, C4<1>, C4<1>;
L_0x63c320fca170 .functor NMOS 1, L_0x63c320fc9f50, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320faaef0_0 .net "Q0", 0 0, L_0x63c320fc9f50;  1 drivers
v0x63c320faafd0_0 .net "Q1", 0 0, L_0x63c320fc9d60;  1 drivers
v0x63c320fab090_0 .net "Qn0", 0 0, L_0x63c320fca010;  1 drivers
v0x63c320fab160_0 .net "Qn1", 0 0, L_0x63c320fc9dd0;  1 drivers
v0x63c320fab220_0 .net *"_ivl_2", 0 0, L_0x63c320fc9e40;  1 drivers
v0x63c320fab300_0 .net "inp", 0 0, L_0x63c320fcabf0;  1 drivers
v0x63c320fab3c0_0 .net8 "outp", 0 0, L_0x63c320fca170;  1 drivers, strength-aware
v0x63c320fab480_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fab520_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fab6d0 .scope module, "bitcells[7]" "bitcell" 4 27, 5 6 0, S_0x63c320fa6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "re";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "outp";
L_0x63c320fac500 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fcac90, C4<1>, C4<1>;
L_0x63c320fca3f0 .functor NAND 1, L_0x63c320fc7d20, L_0x63c320fca460, C4<1>, C4<1>;
L_0x63c320fca460 .functor NOT 1, L_0x63c320fcac90, C4<0>, C4<0>, C4<0>;
L_0x63c320fca520 .functor NAND 1, L_0x63c320fac500, L_0x63c320fca5e0, C4<1>, C4<1>;
L_0x63c320fca5e0 .functor NAND 1, L_0x63c320fca3f0, L_0x63c320fca520, C4<1>, C4<1>;
L_0x63c320fca740 .functor NMOS 1, L_0x63c320fca520, L_0x63c320fc7d90, C4<0>, C4<0>;
v0x63c320fab8f0_0 .net "Q0", 0 0, L_0x63c320fca520;  1 drivers
v0x63c320fab9d0_0 .net "Q1", 0 0, L_0x63c320fac500;  1 drivers
v0x63c320faba90_0 .net "Qn0", 0 0, L_0x63c320fca5e0;  1 drivers
v0x63c320fabb60_0 .net "Qn1", 0 0, L_0x63c320fca3f0;  1 drivers
v0x63c320fabc20_0 .net *"_ivl_2", 0 0, L_0x63c320fca460;  1 drivers
v0x63c320fabd50_0 .net "inp", 0 0, L_0x63c320fcac90;  1 drivers
v0x63c320fabe10_0 .net8 "outp", 0 0, L_0x63c320fca740;  1 drivers, strength-aware
v0x63c320fabed0_0 .net "re", 0 0, L_0x63c320fc7d90;  alias, 1 drivers
v0x63c320fabf70_0 .net "we", 0 0, L_0x63c320fc7d20;  alias, 1 drivers
S_0x63c320fac8c0 .scope module, "demux1to8bit_inst1" "demux1to8bit" 3 21, 6 5 0, S_0x63c320ecd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /OUTPUT 8 "outp";
L_0x63c320fcb1e0 .functor NOT 1, L_0x63c320fcb250, C4<0>, C4<0>, C4<0>;
L_0x63c320fcb340 .functor NOT 1, L_0x63c320fcb3b0, C4<0>, C4<0>, C4<0>;
L_0x63c320fcb590 .functor NOT 1, L_0x63c320fcb650, C4<0>, C4<0>, C4<0>;
L_0x63c320fcb740 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcb7b0, L_0x63c320fcb8f0, L_0x63c320fcb9e0;
L_0x63c320fcbad0 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcbb40, L_0x63c320fcbc30, L_0x63c320fcbcd0;
L_0x63c320fcbe20 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcbe90, L_0x63c320fcbf30, L_0x63c320fcc090;
L_0x63c320fcc180 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcc1f0, L_0x63c320fcc360, L_0x63c320fcc450;
L_0x63c320fcc020 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcc620, L_0x63c320fcc710, L_0x63c320fcc8a0;
L_0x63c320fcc990 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcca00, L_0x63c320fcc800, L_0x63c320fccbf0;
L_0x63c320fccda0 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcce70, L_0x63c320fccf10, L_0x63c320fcd0d0;
L_0x63c320fcd5c0 .functor AND 1, v0x63c320fafb80_0, L_0x63c320fcd680, L_0x63c320fcd770, L_0x63c320fcdb60;
v0x63c320facac0_0 .net *"_ivl_1", 0 0, L_0x63c320fcb1e0;  1 drivers
v0x63c320facbc0_0 .net *"_ivl_11", 0 0, L_0x63c320fcb590;  1 drivers
v0x63c320facca0_0 .net *"_ivl_15", 0 0, L_0x63c320fcb650;  1 drivers
v0x63c320facd60_0 .net *"_ivl_17", 0 0, L_0x63c320fcb740;  1 drivers
v0x63c320face40_0 .net *"_ivl_20", 0 0, L_0x63c320fcb7b0;  1 drivers
v0x63c320facf70_0 .net *"_ivl_22", 0 0, L_0x63c320fcb8f0;  1 drivers
v0x63c320fad050_0 .net *"_ivl_24", 0 0, L_0x63c320fcb9e0;  1 drivers
v0x63c320fad130_0 .net *"_ivl_26", 0 0, L_0x63c320fcbad0;  1 drivers
v0x63c320fad210_0 .net *"_ivl_29", 0 0, L_0x63c320fcbb40;  1 drivers
v0x63c320fad2f0_0 .net *"_ivl_31", 0 0, L_0x63c320fcbc30;  1 drivers
v0x63c320fad3d0_0 .net *"_ivl_33", 0 0, L_0x63c320fcbcd0;  1 drivers
v0x63c320fad4b0_0 .net *"_ivl_35", 0 0, L_0x63c320fcbe20;  1 drivers
v0x63c320fad590_0 .net *"_ivl_38", 0 0, L_0x63c320fcbe90;  1 drivers
v0x63c320fad670_0 .net *"_ivl_4", 0 0, L_0x63c320fcb250;  1 drivers
v0x63c320fad750_0 .net *"_ivl_40", 0 0, L_0x63c320fcbf30;  1 drivers
v0x63c320fad830_0 .net *"_ivl_42", 0 0, L_0x63c320fcc090;  1 drivers
v0x63c320fad910_0 .net *"_ivl_44", 0 0, L_0x63c320fcc180;  1 drivers
v0x63c320fadb00_0 .net *"_ivl_47", 0 0, L_0x63c320fcc1f0;  1 drivers
v0x63c320fadbe0_0 .net *"_ivl_49", 0 0, L_0x63c320fcc360;  1 drivers
v0x63c320fadcc0_0 .net *"_ivl_51", 0 0, L_0x63c320fcc450;  1 drivers
v0x63c320fadda0_0 .net *"_ivl_53", 0 0, L_0x63c320fcc020;  1 drivers
v0x63c320fade80_0 .net *"_ivl_56", 0 0, L_0x63c320fcc620;  1 drivers
v0x63c320fadf60_0 .net *"_ivl_58", 0 0, L_0x63c320fcc710;  1 drivers
v0x63c320fae040_0 .net *"_ivl_6", 0 0, L_0x63c320fcb340;  1 drivers
v0x63c320fae120_0 .net *"_ivl_60", 0 0, L_0x63c320fcc8a0;  1 drivers
v0x63c320fae200_0 .net *"_ivl_62", 0 0, L_0x63c320fcc990;  1 drivers
v0x63c320fae2e0_0 .net *"_ivl_65", 0 0, L_0x63c320fcca00;  1 drivers
v0x63c320fae3c0_0 .net *"_ivl_67", 0 0, L_0x63c320fcc800;  1 drivers
v0x63c320fae4a0_0 .net *"_ivl_69", 0 0, L_0x63c320fccbf0;  1 drivers
v0x63c320fae580_0 .net *"_ivl_71", 0 0, L_0x63c320fccda0;  1 drivers
v0x63c320fae660_0 .net *"_ivl_74", 0 0, L_0x63c320fcce70;  1 drivers
v0x63c320fae740_0 .net *"_ivl_76", 0 0, L_0x63c320fccf10;  1 drivers
v0x63c320fae820_0 .net *"_ivl_78", 0 0, L_0x63c320fcd0d0;  1 drivers
v0x63c320fae900_0 .net *"_ivl_80", 0 0, L_0x63c320fcd5c0;  1 drivers
v0x63c320fae9e0_0 .net *"_ivl_84", 0 0, L_0x63c320fcd680;  1 drivers
v0x63c320faeac0_0 .net *"_ivl_86", 0 0, L_0x63c320fcd770;  1 drivers
v0x63c320faeba0_0 .net *"_ivl_88", 0 0, L_0x63c320fcdb60;  1 drivers
v0x63c320faec80_0 .net *"_ivl_9", 0 0, L_0x63c320fcb3b0;  1 drivers
v0x63c320faed60_0 .net "adr", 2 0, v0x63c320faf850_0;  alias, 1 drivers
v0x63c320faee40_0 .net "inp", 0 0, v0x63c320fafb80_0;  alias, 1 drivers
v0x63c320faef00_0 .net "not_adr", 2 0, L_0x63c320fcb4a0;  1 drivers
v0x63c320faefe0_0 .net "outp", 7 0, L_0x63c320fcd1c0;  alias, 1 drivers
L_0x63c320fcb250 .part v0x63c320faf850_0, 0, 1;
L_0x63c320fcb3b0 .part v0x63c320faf850_0, 1, 1;
L_0x63c320fcb4a0 .concat8 [ 1 1 1 0], L_0x63c320fcb1e0, L_0x63c320fcb340, L_0x63c320fcb590;
L_0x63c320fcb650 .part v0x63c320faf850_0, 2, 1;
L_0x63c320fcb7b0 .part L_0x63c320fcb4a0, 2, 1;
L_0x63c320fcb8f0 .part L_0x63c320fcb4a0, 1, 1;
L_0x63c320fcb9e0 .part L_0x63c320fcb4a0, 0, 1;
L_0x63c320fcbb40 .part L_0x63c320fcb4a0, 2, 1;
L_0x63c320fcbc30 .part L_0x63c320fcb4a0, 1, 1;
L_0x63c320fcbcd0 .part v0x63c320faf850_0, 0, 1;
L_0x63c320fcbe90 .part L_0x63c320fcb4a0, 2, 1;
L_0x63c320fcbf30 .part v0x63c320faf850_0, 1, 1;
L_0x63c320fcc090 .part L_0x63c320fcb4a0, 0, 1;
L_0x63c320fcc1f0 .part L_0x63c320fcb4a0, 2, 1;
L_0x63c320fcc360 .part v0x63c320faf850_0, 1, 1;
L_0x63c320fcc450 .part v0x63c320faf850_0, 0, 1;
L_0x63c320fcc620 .part v0x63c320faf850_0, 2, 1;
L_0x63c320fcc710 .part L_0x63c320fcb4a0, 1, 1;
L_0x63c320fcc8a0 .part L_0x63c320fcb4a0, 0, 1;
L_0x63c320fcca00 .part v0x63c320faf850_0, 2, 1;
L_0x63c320fcc800 .part L_0x63c320fcb4a0, 1, 1;
L_0x63c320fccbf0 .part v0x63c320faf850_0, 0, 1;
L_0x63c320fcce70 .part v0x63c320faf850_0, 2, 1;
L_0x63c320fccf10 .part v0x63c320faf850_0, 1, 1;
L_0x63c320fcd0d0 .part L_0x63c320fcb4a0, 0, 1;
LS_0x63c320fcd1c0_0_0 .concat8 [ 1 1 1 1], L_0x63c320fcb740, L_0x63c320fcbad0, L_0x63c320fcbe20, L_0x63c320fcc180;
LS_0x63c320fcd1c0_0_4 .concat8 [ 1 1 1 1], L_0x63c320fcc020, L_0x63c320fcc990, L_0x63c320fccda0, L_0x63c320fcd5c0;
L_0x63c320fcd1c0 .concat8 [ 4 4 0 0], LS_0x63c320fcd1c0_0_0, LS_0x63c320fcd1c0_0_4;
L_0x63c320fcd680 .part v0x63c320faf850_0, 2, 1;
L_0x63c320fcd770 .part v0x63c320faf850_0, 1, 1;
L_0x63c320fcdb60 .part v0x63c320faf850_0, 0, 1;
    .scope S_0x63c320eccff0;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "ram_waveform.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x63c320eccff0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x63c320faf980_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c320faf850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c320fafa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c320fafb80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c320fafb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c320fafa40_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x63c320faf980_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63c320faf850_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c320fafb80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c320fafb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c320fafa40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63c320faf850_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c320fafb80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c320fafb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c320fafa40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63c320faf850_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c320fafa40_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x63c320faf980_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c320fafa40_0, 0;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "./ram.v";
    "./bytecell.v";
    "./bitcell.v";
    "./demux1to8bit.v";
