****************************************
Report : Averaged Power
	-hierarchy
	-nosplit
Design : pe_tile_new_unq1
Version: Q-2019.12-SP2
Date   : Mon Jan 18 23:26:10 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                      3.05e-04 2.22e-04 6.71e-07  5.28e-04 100.0
  test_pe (test_pe_unq1)              3.32e-05 4.21e-05 1.97e-07  7.55e-05  14.3
    test_opt_reg_file (test_opt_reg_file_DataWidth16) 2.01e-06 3.18e-06 1.06e-08 5.20e-06   1.0
      clk_gate_data_in_reg_reg_0_ (SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16) 5.71e-07 1.66e-07 4.41e-10 7.37e-07   0.1
    clk_gate_op_code_reg (SNPS_CLOCK_GATE_HIGH_test_pe_unq1) 5.07e-07 8.61e-10 7.28e-10 5.09e-07   0.1
    test_opt_reg_a (test_opt_reg_DataWidth16) 1.56e-06 2.89e-06 1.03e-08 4.46e-06   0.8
      clk_gate_data_in_reg_reg (SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16) 5.00e-07 2.79e-08 4.34e-10 5.28e-07   0.1
    test_opt_reg_d (test_opt_reg_DataWidth1_2) 6.26e-07 1.82e-09 8.96e-10 6.28e-07   0.1
    test_opt_reg_e (test_opt_reg_DataWidth1_1) 6.25e-07 3.32e-10 8.83e-10 6.26e-07   0.1
    test_opt_reg_f (test_opt_reg_DataWidth1_0) 6.24e-07 1.85e-11 8.75e-10 6.25e-07   0.1
    test_lut (test_lut_DataWidth1)    5.99e-07 6.43e-09 4.03e-09  6.09e-07   0.1
      clk_gate_GEN_LUT_0__lut_reg (SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1) 4.85e-07 4.53e-11 3.82e-10 4.85e-07   0.1
    test_pe_comp (test_pe_comp_unq1)  2.32e-05 2.59e-05 1.32e-07  4.92e-05   9.3
      test_shifter (test_shifter_unq1_DataWidth16) 1.70e-06 2.92e-06 8.43e-09 4.63e-06   0.9
      cmpr (test_cmpr)                6.77e-08 1.09e-07 9.01e-10  1.78e-07   0.0
      GEN_ADD_0__full_add (test_full_add_DataWidth16) 9.54e-07 9.29e-07 3.33e-09 1.89e-06   0.4
        DP_OP_5J4_122_5729 (test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0) 9.54e-07 9.29e-07 3.33e-09 1.89e-06   0.4
      test_mult_add (test_mult_add_DataWidth16) 1.70e-05 1.70e-05 8.64e-08 3.41e-05   6.5
        mult_x_1 (test_mult_add_DataWidth16_DW_mult_tc_1) 1.70e-05 1.70e-05 8.62e-08 3.41e-05   6.5
    test_debug_data (test_debug_reg_DataWidth16) 9.16e-07 1.83e-07 8.77e-09 1.11e-06   0.2
      clk_gate_debug_val_reg (SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16) 4.84e-07    0.000 4.33e-10 4.84e-07   0.1
    test_debug_bit (test_debug_reg_DataWidth1) 6.25e-07 4.07e-09 5.22e-10 6.29e-07   0.1
  sb_1b (sb_unq2)                     1.45e-05 2.27e-06 5.88e-08  1.69e-05   3.2
    clk_gate_config_sb_reg_0 (SNPS_CLOCK_GATE_HIGH_sb_unq2_2) 5.07e-07 5.25e-10 6.07e-10 5.09e-07   0.1
    clk_gate_config_sb_reg (SNPS_CLOCK_GATE_HIGH_sb_unq2_0) 5.06e-07 8.51e-11 7.28e-10 5.07e-07   0.1
    clk_gate_config_ungate_reg (SNPS_CLOCK_GATE_HIGH_sb_unq2_1) 5.06e-07    0.000 7.28e-10 5.06e-07   0.1
  sb_wide (sb_unq1)                   2.41e-04 1.47e-04 2.80e-07  3.89e-04  73.6
    clk_gate_out_3_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_5) 1.30e-06 2.43e-06 5.20e-10 3.73e-06   0.7
    clk_gate_out_1_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_11) 1.29e-06 2.37e-06 5.20e-10 3.66e-06   0.7
    clk_gate_out_0_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_16) 1.29e-06 2.22e-06 5.20e-10 3.52e-06   0.7
    clk_gate_out_1_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_14) 1.49e-06 2.55e-06 6.29e-10 4.04e-06   0.8
    clk_gate_out_0_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_19) 1.49e-06 2.33e-06 6.29e-10 3.82e-06   0.7
    clk_gate_out_3_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_1) 1.06e-06 2.26e-06 4.64e-10 3.32e-06   0.6
    clk_gate_out_2_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_6) 1.30e-06 2.41e-06 5.20e-10 3.71e-06   0.7
    clk_gate_out_2_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_9) 1.29e-06 2.45e-06 5.20e-10 3.74e-06   0.7
    clk_gate_config_sb_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_0) 5.06e-07 5.16e-10 7.28e-10 5.07e-07   0.1
    clk_gate_out_0_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_18) 1.06e-06 2.12e-06 4.64e-10 3.18e-06   0.6
    clk_gate_out_3_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_4) 1.06e-06 2.18e-06 4.64e-10 3.24e-06   0.6
    clk_gate_out_1_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_13) 1.29e-06 2.33e-06 5.20e-10 3.62e-06   0.7
    clk_gate_out_3_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_3) 1.30e-06 2.34e-06 5.20e-10 3.64e-06   0.7
    clk_gate_out_2_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_8) 1.30e-06 2.46e-06 5.20e-10 3.75e-06   0.7
    clk_gate_out_0_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_17) 1.49e-06 2.21e-06 6.29e-10 3.70e-06   0.7
    clk_gate_config_sb_reg_0 (SNPS_CLOCK_GATE_HIGH_sb_unq1_22) 5.06e-07 7.38e-10 7.28e-10 5.08e-07   0.1
    clk_gate_out_0_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_20) 1.49e-06 2.27e-06 6.29e-10 3.76e-06   0.7
    clk_gate_out_2_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_7) 1.30e-06 2.28e-06 5.20e-10 3.58e-06   0.7
    clk_gate_out_1_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_12) 1.29e-06 2.15e-06 5.20e-10 3.44e-06   0.7
    clk_gate_out_2_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_10) 1.29e-06 2.24e-06 5.20e-10 3.54e-06   0.7
    clk_gate_config_ungate_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_21) 5.06e-07    0.000 7.28e-10 5.07e-07   0.1
    clk_gate_out_1_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_15) 1.49e-06 2.26e-06 6.29e-10 3.75e-06   0.7
    clk_gate_out_3_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_2) 1.06e-06 2.24e-06 4.64e-10 3.30e-06   0.6
  cb_cg_en (cb_unq2_0)                7.79e-07 1.93e-07 1.54e-08  9.88e-07   0.2
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_data0 (cb_unq1_1)                1.44e-06 1.92e-06 2.34e-08  3.39e-06   0.6
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1) 5.07e-07 4.18e-10 7.28e-10 5.08e-07   0.1
  cb_data1 (cb_unq1_0)                1.28e-06 2.30e-06 2.30e-08  3.60e-06   0.7
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0) 5.07e-07 4.16e-10 7.28e-10 5.08e-07   0.1
  cb_bit0 (cb_unq2_3)                 7.81e-07 1.76e-07 1.58e-08  9.73e-07   0.2
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3) 5.07e-07 2.52e-10 7.28e-10 5.08e-07   0.1
  cb_bit1 (cb_unq2_2)                 7.76e-07 1.75e-07 1.53e-08  9.66e-07   0.2
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2) 5.08e-07 1.06e-10 6.07e-10 5.09e-07   0.1
  cb_bit2 (cb_unq2_1)                 7.75e-07 1.73e-07 1.54e-08  9.63e-07   0.2
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
1
