

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 18:47:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   3949|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     30|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    174|
|Register         |        0|      -|     833|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     833|   4217|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |getConvolutionResbkb_U1  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U2  |getConvolutionResbkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  30|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |tmp_3_i_fu_439_p2                 |     *    |      3|  0|   20|          32|          32|
    |tmp_8_i1_fu_707_p2                |     *    |      3|  0|   20|          32|          32|
    |ap_return                         |     +    |      0|  0|   39|          32|          32|
    |col_1_fu_493_p2                   |     +    |      0|  0|   10|           1|           2|
    |col_fu_225_p2                     |     +    |      0|  0|   10|           1|           2|
    |indvar_flatten_next1_fu_454_p2    |     +    |      0|  0|   13|           4|           1|
    |indvar_flatten_next_fu_186_p2     |     +    |      0|  0|   13|           4|           1|
    |row_fu_206_p2                     |     +    |      0|  0|   10|           1|           2|
    |row_s_fu_474_p2                   |     +    |      0|  0|   10|           1|           2|
    |summation_1_fu_711_p2             |     +    |      0|  0|   39|          32|          32|
    |summation_fu_443_p2               |     +    |      0|  0|   39|          32|          32|
    |tmp_10_fu_302_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_19_fu_345_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_20_fu_351_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_21_fu_357_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_25_fu_387_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_34_fu_528_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_35_fu_534_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_36_fu_540_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_40_fu_570_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_49_fu_613_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_4_fu_260_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_50_fu_619_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_51_fu_625_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_55_fu_655_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_5_fu_266_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_6_fu_272_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_15_fu_412_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_30_fu_430_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_45_fu_680_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_60_fu_698_p2                  |    and   |      0|  0|  103|          96|          96|
    |exitcond_flatten1_fu_448_p2       |   icmp   |      0|  0|    9|           4|           4|
    |exitcond_flatten_fu_180_p2        |   icmp   |      0|  0|    9|           4|           4|
    |exitcond_i1_fu_460_p2             |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_i_fu_192_p2              |   icmp   |      0|  0|    8|           2|           2|
    |tmp_17_fu_329_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_2_fu_244_p2                   |   icmp   |      0|  0|   11|           7|           7|
    |tmp_32_fu_512_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_47_fu_597_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_13_fu_312_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_14_fu_406_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_28_fu_397_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_29_fu_424_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_43_fu_580_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_44_fu_674_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_58_fu_665_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_59_fu_692_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_15_i_cast_mid2_v_fu_506_p2    |    or    |      0|  0|   14|           7|           5|
    |tmp_7_i_cast_mid2_v_fu_238_p2     |    or    |      0|  0|   14|           7|           5|
    |col_i7_mid2_fu_466_p3             |  select  |      0|  0|    2|           1|           1|
    |col_i_mid2_fu_198_p3              |  select  |      0|  0|    2|           1|           1|
    |tmp_14_i_cast_mid2_v_1_fu_480_p3  |  select  |      0|  0|    2|           1|           2|
    |tmp_22_fu_363_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_23_fu_371_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_24_fu_379_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_37_fu_546_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_38_fu_554_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_39_fu_562_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_52_fu_631_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_53_fu_639_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_54_fu_647_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_6_i_cast_mid2_v_s_fu_212_p3   |  select  |      0|  0|    2|           1|           2|
    |tmp_7_fu_278_p3                   |  select  |      0|  0|    7|           1|           7|
    |tmp_8_fu_286_p3                   |  select  |      0|  0|   96|           1|          96|
    |tmp_9_fu_294_p3                   |  select  |      0|  0|    7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    8|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|    8|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      6|  0| 3949|        1136|        1936|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4          |   9|          2|    1|          2|
    |ap_phi_mux_row_i2_phi_fu_150_p4  |   9|          2|    2|          4|
    |ap_phi_mux_row_i_phi_fu_105_p4   |   9|          2|    2|          4|
    |array_r_address0                 |  15|          3|    2|          6|
    |col_i7_reg_169                   |   9|          2|    2|          4|
    |col_i_reg_124                    |   9|          2|    2|          4|
    |indvar_flatten1_reg_135          |   9|          2|    4|          8|
    |indvar_flatten_reg_90            |   9|          2|    4|          8|
    |row_i2_reg_146                   |   9|          2|    2|          4|
    |row_i_reg_101                    |   9|          2|    2|          4|
    |summation_1_i6_reg_157           |   9|          2|   32|         64|
    |summation_1_i_reg_112            |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 174|         37|   91|        188|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4         |   1|   0|    1|          0|
    |col_i7_mid2_reg_801             |   2|   0|    2|          0|
    |col_i7_reg_169                  |   2|   0|    2|          0|
    |col_i_mid2_reg_731              |   2|   0|    2|          0|
    |col_i_reg_124                   |   2|   0|    2|          0|
    |exitcond_flatten1_reg_792       |   1|   0|    1|          0|
    |exitcond_flatten_reg_722        |   1|   0|    1|          0|
    |indvar_flatten1_reg_135         |   4|   0|    4|          0|
    |indvar_flatten_reg_90           |   4|   0|    4|          0|
    |row_i2_reg_146                  |   2|   0|    2|          0|
    |row_i_reg_101                   |   2|   0|    2|          0|
    |summation_1_i6_reg_157          |  32|   0|   32|          0|
    |summation_1_i_reg_112           |  32|   0|   32|          0|
    |tmp_10_reg_752                  |   6|   0|    7|          1|
    |tmp_13_reg_757                  |  96|   0|   96|          0|
    |tmp_14_i_cast_mid2_v_1_reg_806  |   2|   0|    2|          0|
    |tmp_16_reg_772                  |  32|   0|   32|          0|
    |tmp_25_reg_762                  |   6|   0|    7|          1|
    |tmp_28_reg_767                  |  96|   0|   96|          0|
    |tmp_31_reg_777                  |  32|   0|   32|          0|
    |tmp_3_i_reg_782                 |  32|   0|   32|          0|
    |tmp_40_reg_822                  |   6|   0|    7|          1|
    |tmp_43_reg_827                  |  96|   0|   96|          0|
    |tmp_46_reg_842                  |  32|   0|   32|          0|
    |tmp_55_reg_832                  |   6|   0|    7|          1|
    |tmp_58_reg_837                  |  96|   0|   96|          0|
    |tmp_61_reg_847                  |  32|   0|   32|          0|
    |tmp_6_i_cast_mid2_v_s_reg_736   |   2|   0|    2|          0|
    |tmp_8_i1_reg_852                |  32|   0|   32|          0|
    |exitcond_flatten1_reg_792       |  64|  32|    1|          0|
    |exitcond_flatten_reg_722        |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 833|  64|  711|          4|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    2|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   96|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

