{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 01:33:29 2017 " "Info: Processing started: Tue May 23 01:33:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cfpga -c cfpga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cfpga -c cfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cfpga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cfpga-logic_top " "Info: Found design unit 1: cfpga-logic_top" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cfpga " "Info: Found entity 1: cfpga" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_ctl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cmd_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_ctl-logic_cmd " "Info: Found design unit 1: cmd_ctl-logic_cmd" {  } { { "cmd_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cmd_ctl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmd_ctl " "Info: Found entity 1: cmd_ctl" {  } { { "cmd_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cmd_ctl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ahb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_ahb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ahb-logic_ahb " "Info: Found design unit 1: cpu_ahb-logic_ahb" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ahb " "Info: Found entity 1: cpu_ahb" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external_ctl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file external_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 external_ctl-logic_external " "Info: Found design unit 1: external_ctl-logic_external" {  } { { "external_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/external_ctl.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 external_ctl " "Info: Found entity 1: external_ctl" {  } { { "external_ctl.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/external_ctl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_1M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1M-logic_memy " "Info: Found design unit 1: memory_1M-logic_memy" {  } { { "memory_1M.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/memory_1M.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_1M " "Info: Found entity 1: memory_1M" {  } { { "memory_1M.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/memory_1M.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256-SYN " "Info: Found design unit 1: ram_256-SYN" {  } { { "RAM_256.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/RAM_256.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256 " "Info: Found entity 1: RAM_256" {  } { { "RAM_256.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/RAM_256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "Reg.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cfpga " "Info: Elaborating entity \"cfpga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCL cfpga.vhd(44) " "Warning (10541): VHDL Signal Declaration warning at cfpga.vhd(44): used implicit default value for signal \"I2C_SCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RECIVE cfpga.vhd(46) " "Warning (10541): VHDL Signal Declaration warning at cfpga.vhd(46): used implicit default value for signal \"RECIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CE_INTERRUPT cfpga.vhd(47) " "Warning (10541): VHDL Signal Declaration warning at cfpga.vhd(47): used implicit default value for signal \"CE_INTERRUPT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CE_BACKUP cfpga.vhd(48) " "Warning (10541): VHDL Signal Declaration warning at cfpga.vhd(48): used implicit default value for signal \"CE_BACKUP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ahb cpu_ahb:uut_ahb " "Info: Elaborating entity \"cpu_ahb\" for hierarchy \"cpu_ahb:uut_ahb\"" {  } { { "cfpga.vhd" "uut_ahb" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ARM_INT cpu_ahb.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at cpu_ahb.vhd(12): used implicit default value for signal \"ARM_INT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EXTERNAL_DEVICE_BUS1_BUFF cpu_ahb.vhd(82) " "Warning (10541): VHDL Signal Declaration warning at cpu_ahb.vhd(82): used implicit default value for signal \"EXTERNAL_DEVICE_BUS1_BUFF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ahb_ver cpu_ahb.vhd(125) " "Warning (10631): VHDL Process Statement warning at cpu_ahb.vhd(125): inferring latch(es) for signal or variable \"ahb_ver\", which holds its previous value in one or more paths through the process" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE_REG_DATA cpu_ahb.vhd(226) " "Warning (10492): VHDL Process Statement warning at cpu_ahb.vhd(226): signal \"CE_REG_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "efpga_dageH cpu_ahb.vhd(223) " "Warning (10631): VHDL Process Statement warning at cpu_ahb.vhd(223): inferring latch(es) for signal or variable \"efpga_dageH\", which holds its previous value in one or more paths through the process" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[0\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[0\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[1\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[1\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[2\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[2\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[3\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[3\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[4\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[4\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[5\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[5\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[6\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[6\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[7\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[7\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[8\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[8\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[9\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[9\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[10\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[10\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[11\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[11\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[12\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[12\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[13\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[13\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[14\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[14\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "efpga_dageH\[15\] cpu_ahb.vhd(223) " "Info (10041): Inferred latch for \"efpga_dageH\[15\]\" at cpu_ahb.vhd(223)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[0\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[0\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[1\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[1\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[2\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[2\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[3\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[3\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[4\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[4\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[5\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[5\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[6\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[6\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[7\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[7\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[8\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[8\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[9\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[9\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[10\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[10\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[11\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[11\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[12\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[12\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[13\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[13\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[14\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[14\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ahb_ver\[15\] cpu_ahb.vhd(125) " "Info (10041): Inferred latch for \"ahb_ver\[15\]\" at cpu_ahb.vhd(125)" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_ctl cmd_ctl:uut_cmd " "Info: Elaborating entity \"cmd_ctl\" for hierarchy \"cmd_ctl:uut_cmd\"" {  } { { "cfpga.vhd" "uut_cmd" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_1M memory_1M:uut_memy " "Info: Elaborating entity \"memory_1M\" for hierarchy \"memory_1M:uut_memy\"" {  } { { "cfpga.vhd" "uut_memy" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "Warning: Bidir \"I2C_SDA\" has no driver" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 43 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[0\] BASERAMDATA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[0\]\" to the node \"BASERAMDATA\[0\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[1\] BASERAMDATA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[1\]\" to the node \"BASERAMDATA\[1\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[2\] BASERAMDATA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[2\]\" to the node \"BASERAMDATA\[2\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[3\] BASERAMDATA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[3\]\" to the node \"BASERAMDATA\[3\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[4\] BASERAMDATA\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[4\]\" to the node \"BASERAMDATA\[4\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[5\] BASERAMDATA\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[5\]\" to the node \"BASERAMDATA\[5\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[6\] BASERAMDATA\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[6\]\" to the node \"BASERAMDATA\[6\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[7\] BASERAMDATA\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[7\]\" to the node \"BASERAMDATA\[7\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[8\] BASERAMDATA\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[8\]\" to the node \"BASERAMDATA\[8\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[9\] BASERAMDATA\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[9\]\" to the node \"BASERAMDATA\[9\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[10\] BASERAMDATA\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[10\]\" to the node \"BASERAMDATA\[10\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[11\] BASERAMDATA\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[11\]\" to the node \"BASERAMDATA\[11\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[12\] BASERAMDATA\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[12\]\" to the node \"BASERAMDATA\[12\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[13\] BASERAMDATA\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[13\]\" to the node \"BASERAMDATA\[13\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[14\] BASERAMDATA\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[14\]\" to the node \"BASERAMDATA\[14\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[15\] BASERAMDATA\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[15\]\" to the node \"BASERAMDATA\[15\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[16\] BASERAMDATA\[16\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[16\]\" to the node \"BASERAMDATA\[16\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[17\] BASERAMDATA\[17\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[17\]\" to the node \"BASERAMDATA\[17\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[18\] BASERAMDATA\[18\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[18\]\" to the node \"BASERAMDATA\[18\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[19\] BASERAMDATA\[19\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[19\]\" to the node \"BASERAMDATA\[19\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[20\] BASERAMDATA\[20\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[20\]\" to the node \"BASERAMDATA\[20\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[21\] BASERAMDATA\[21\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[21\]\" to the node \"BASERAMDATA\[21\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[22\] BASERAMDATA\[22\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[22\]\" to the node \"BASERAMDATA\[22\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[23\] BASERAMDATA\[23\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[23\]\" to the node \"BASERAMDATA\[23\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[24\] BASERAMDATA\[24\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[24\]\" to the node \"BASERAMDATA\[24\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[25\] BASERAMDATA\[25\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[25\]\" to the node \"BASERAMDATA\[25\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[26\] BASERAMDATA\[26\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[26\]\" to the node \"BASERAMDATA\[26\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[27\] BASERAMDATA\[27\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[27\]\" to the node \"BASERAMDATA\[27\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[28\] BASERAMDATA\[28\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[28\]\" to the node \"BASERAMDATA\[28\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[29\] BASERAMDATA\[29\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[29\]\" to the node \"BASERAMDATA\[29\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[30\] BASERAMDATA\[30\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[30\]\" to the node \"BASERAMDATA\[30\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA\[31\] BASERAMDATA\[31\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA\[31\]\" to the node \"BASERAMDATA\[31\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 41 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[0\] BASERAMDATA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[0\]\" to the node \"BASERAMDATA\[0\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[1\] BASERAMDATA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[1\]\" to the node \"BASERAMDATA\[1\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[2\] BASERAMDATA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[2\]\" to the node \"BASERAMDATA\[2\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[3\] BASERAMDATA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[3\]\" to the node \"BASERAMDATA\[3\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[4\] BASERAMDATA\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[4\]\" to the node \"BASERAMDATA\[4\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[5\] BASERAMDATA\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[5\]\" to the node \"BASERAMDATA\[5\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[6\] BASERAMDATA\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[6\]\" to the node \"BASERAMDATA\[6\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[7\] BASERAMDATA\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[7\]\" to the node \"BASERAMDATA\[7\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[8\] BASERAMDATA\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[8\]\" to the node \"BASERAMDATA\[8\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[9\] BASERAMDATA\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[9\]\" to the node \"BASERAMDATA\[9\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[10\] BASERAMDATA\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[10\]\" to the node \"BASERAMDATA\[10\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[11\] BASERAMDATA\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[11\]\" to the node \"BASERAMDATA\[11\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[12\] BASERAMDATA\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[12\]\" to the node \"BASERAMDATA\[12\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[13\] BASERAMDATA\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[13\]\" to the node \"BASERAMDATA\[13\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[14\] BASERAMDATA\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[14\]\" to the node \"BASERAMDATA\[14\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[15\] BASERAMDATA\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[15\]\" to the node \"BASERAMDATA\[15\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[16\] BASERAMDATA\[16\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[16\]\" to the node \"BASERAMDATA\[16\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[17\] BASERAMDATA\[17\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[17\]\" to the node \"BASERAMDATA\[17\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[18\] BASERAMDATA\[18\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[18\]\" to the node \"BASERAMDATA\[18\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[19\] BASERAMDATA\[19\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[19\]\" to the node \"BASERAMDATA\[19\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[20\] BASERAMDATA\[20\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[20\]\" to the node \"BASERAMDATA\[20\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[21\] BASERAMDATA\[21\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[21\]\" to the node \"BASERAMDATA\[21\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[22\] BASERAMDATA\[22\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[22\]\" to the node \"BASERAMDATA\[22\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[23\] BASERAMDATA\[23\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[23\]\" to the node \"BASERAMDATA\[23\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[24\] BASERAMDATA\[24\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[24\]\" to the node \"BASERAMDATA\[24\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[25\] BASERAMDATA\[25\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[25\]\" to the node \"BASERAMDATA\[25\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[26\] BASERAMDATA\[26\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[26\]\" to the node \"BASERAMDATA\[26\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[27\] BASERAMDATA\[27\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[27\]\" to the node \"BASERAMDATA\[27\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[28\] BASERAMDATA\[28\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[28\]\" to the node \"BASERAMDATA\[28\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[29\] BASERAMDATA\[29\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[29\]\" to the node \"BASERAMDATA\[29\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[30\] BASERAMDATA\[30\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[30\]\" to the node \"BASERAMDATA\[30\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BASERAMDATA_tmp\[31\] BASERAMDATA\[31\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BASERAMDATA_tmp\[31\]\" to the node \"BASERAMDATA\[31\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 82 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WORK_LED GND " "Warning (13410): Pin \"WORK_LED\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCL GND " "Warning (13410): Pin \"I2C_SCL\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[0\] GND " "Warning (13410): Pin \"RECIVE\[0\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[1\] GND " "Warning (13410): Pin \"RECIVE\[1\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[2\] GND " "Warning (13410): Pin \"RECIVE\[2\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[3\] GND " "Warning (13410): Pin \"RECIVE\[3\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[4\] GND " "Warning (13410): Pin \"RECIVE\[4\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RECIVE\[5\] GND " "Warning (13410): Pin \"RECIVE\[5\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_INTERRUPT\[0\] GND " "Warning (13410): Pin \"CE_INTERRUPT\[0\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_INTERRUPT\[1\] GND " "Warning (13410): Pin \"CE_INTERRUPT\[1\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_INTERRUPT\[2\] GND " "Warning (13410): Pin \"CE_INTERRUPT\[2\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_INTERRUPT\[3\] GND " "Warning (13410): Pin \"CE_INTERRUPT\[3\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_BACKUP\[0\] GND " "Warning (13410): Pin \"CE_BACKUP\[0\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_BACKUP\[1\] GND " "Warning (13410): Pin \"CE_BACKUP\[1\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_BACKUP\[2\] GND " "Warning (13410): Pin \"CE_BACKUP\[2\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CE_BACKUP\[3\] GND " "Warning (13410): Pin \"CE_BACKUP\[3\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ARM_INT\[0\] GND " "Warning (13410): Pin \"ARM_INT\[0\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ARM_INT\[1\] GND " "Warning (13410): Pin \"ARM_INT\[1\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ARM_INT\[2\] GND " "Warning (13410): Pin \"ARM_INT\[2\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ARM_INT\[3\] GND " "Warning (13410): Pin \"ARM_INT\[3\]\" is stuck at GND" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 75 " "Info: 75 registers lost all their fanouts during netlist optimizations. The first 75 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMWE_tmp " "Info: Register \"memory_1M:uut_memy\|BASERAMWE_tmp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMOE_tmp " "Info: Register \"memory_1M:uut_memy\|BASERAMOE_tmp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMCE_tmp " "Info: Register \"memory_1M:uut_memy\|BASERAMCE_tmp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[19\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[19\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[19\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[18\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[18\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[18\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[17\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[17\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[17\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[16\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[16\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[16\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[15\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[15\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[15\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[14\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[14\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[14\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[13\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[13\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[13\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[12\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[12\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[12\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[11\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[11\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[11\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[10\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[10\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[10\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[9\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[9\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[9\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[8\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[8\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[8\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[7\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[7\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[7\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[6\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[6\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[6\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[5\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[5\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[5\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[4\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[4\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[4\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[3\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[3\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[3\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[2\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[2\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[2\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[1\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[1\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[1\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[0\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[0\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMADDR_tmp\[0\]~en " "Info: Register \"memory_1M:uut_memy\|BASERAMADDR_tmp\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[0\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[0\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[1\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[1\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[2\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[2\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[3\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[3\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[4\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[4\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[5\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[5\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[6\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[6\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[7\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[7\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[8\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[8\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[9\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[9\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[10\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[10\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[11\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[11\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[12\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[12\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[13\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[13\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[14\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[14\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[15\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[15\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[16\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[16\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[17\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[17\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[18\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[18\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[19\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[19\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[20\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[20\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[21\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[21\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[22\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[22\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[23\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[23\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[24\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[24\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[25\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[25\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[26\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[26\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[27\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[27\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[28\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[28\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[29\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[29\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[30\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[30\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "memory_1M:uut_memy\|BASERAMDATA_tmp\[31\]~reg0 " "Info: Register \"memory_1M:uut_memy\|BASERAMDATA_tmp\[31\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Warning: Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK110592 " "Warning (15610): No output dependent on input pin \"CLOCK110592\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_RESET " "Warning (15610): No output dependent on input pin \"GPIO_RESET\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLK " "Warning (15610): No output dependent on input pin \"GPIO_CLK\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_25M " "Warning (15610): No output dependent on input pin \"CLK_25M\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_FPGAC_SWITCH_OE0 " "Warning (15610): No output dependent on input pin \"E_FPGAC_SWITCH_OE0\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[0\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[0\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[1\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[1\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[2\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[2\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[3\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[3\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[4\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[4\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[5\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[5\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[6\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[6\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[7\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[7\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[8\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[8\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[9\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[9\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[10\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[10\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[11\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[11\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[12\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[12\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[13\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[13\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[14\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[14\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXTERNAL_DEVICE_BUS1\[15\] " "Warning (15610): No output dependent on input pin \"EXTERNAL_DEVICE_BUS1\[15\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[0\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[0\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[1\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[1\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[2\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[2\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[3\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[3\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[4\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[4\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_ID\[5\] " "Warning (15610): No output dependent on input pin \"BOARD_ID\[5\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NRESET " "Warning (15610): No output dependent on input pin \"NRESET\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LNGCS3 " "Warning (15610): No output dependent on input pin \"LNGCS3\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LNGCS2 " "Warning (15610): No output dependent on input pin \"LNGCS2\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LNGCS1 " "Warning (15610): No output dependent on input pin \"LNGCS1\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[0\] " "Warning (15610): No output dependent on input pin \"LADDR\[0\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[1\] " "Warning (15610): No output dependent on input pin \"LADDR\[1\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[10\] " "Warning (15610): No output dependent on input pin \"LADDR\[10\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[11\] " "Warning (15610): No output dependent on input pin \"LADDR\[11\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[12\] " "Warning (15610): No output dependent on input pin \"LADDR\[12\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[13\] " "Warning (15610): No output dependent on input pin \"LADDR\[13\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[14\] " "Warning (15610): No output dependent on input pin \"LADDR\[14\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[15\] " "Warning (15610): No output dependent on input pin \"LADDR\[15\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[16\] " "Warning (15610): No output dependent on input pin \"LADDR\[16\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[17\] " "Warning (15610): No output dependent on input pin \"LADDR\[17\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[18\] " "Warning (15610): No output dependent on input pin \"LADDR\[18\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[19\] " "Warning (15610): No output dependent on input pin \"LADDR\[19\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[20\] " "Warning (15610): No output dependent on input pin \"LADDR\[20\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[23\] " "Warning (15610): No output dependent on input pin \"LADDR\[23\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LADDR\[24\] " "Warning (15610): No output dependent on input pin \"LADDR\[24\]\"" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Info: Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "124 " "Info: Implemented 124 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "129 " "Info: Implemented 129 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Info: Implemented 263 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 01:33:32 2017 " "Info: Processing ended: Tue May 23 01:33:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
