Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 16831e29f26e425ba11a93a225825913 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ripple_Adder_tb_behav xil_defaultlib.Ripple_Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/6bit_ripple_adder.v" Line 1. Module Ripple_Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/3C7/LabC/LabC-20190212T152347Z-001/LabC/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Ripple_Adder
Compiling module xil_defaultlib.Ripple_Adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ripple_Adder_tb_behav
