
---------- Begin Simulation Statistics ----------
final_tick                               2542172362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   226338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.56                       # Real time elapsed on the host
host_tick_rate                              655375942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200392                       # Number of instructions simulated
sim_ops                                       4200392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012163                       # Number of seconds simulated
sim_ticks                                 12162517500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.476316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373242                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               803080                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2724                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115221                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867315                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45197                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284249                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239052                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71813                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31871                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200392                       # Number of instructions committed
system.cpu.committedOps                       4200392                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.787879                       # CPI: cycles per instruction
system.cpu.discardedOps                        297589                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621702                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479933                       # DTB hits
system.cpu.dtb.data_misses                       8766                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419097                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875173                       # DTB read hits
system.cpu.dtb.read_misses                       7841                       # DTB read misses
system.cpu.dtb.write_accesses                  202605                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604760                       # DTB write hits
system.cpu.dtb.write_misses                       925                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18161                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3673459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163145                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688203                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17085836                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172775                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003849                       # ITB accesses
system.cpu.itb.fetch_acv                          821                       # ITB acv
system.cpu.itb.fetch_hits                      995891                       # ITB hits
system.cpu.itb.fetch_misses                      7958                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11224698500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9536500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19894500      0.16%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               912278500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12166408000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8167048000     67.13%     67.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3999360000     32.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24311362                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543965     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840402     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593280     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200392                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7225526                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22847456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22847456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22847456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22847456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117166.441026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117166.441026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117166.441026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117166.441026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13082485                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13082485                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13082485                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13082485                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67089.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67089.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67089.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67089.666667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22497959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22497959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117176.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117176.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12882988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12882988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67098.895833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67098.895833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287559                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539672222000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287559                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205472                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205472                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130814                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34904                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88798                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34527                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28961                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89388                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41321                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11399872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11399872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18131833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160085                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052295                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159646     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160085                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835769032                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378068250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474012750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5716800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10214464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5716800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5716800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470034267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369797125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839831392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470034267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470034267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183667238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183667238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183667238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470034267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369797125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023498630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192030750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123487                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2070                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5799                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040287000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4836793250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13679.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32429.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.583055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.259082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.003050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35137     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24729     29.79%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10139     12.21%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4614      5.56%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2526      3.04%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1488      1.79%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          957      1.15%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.71%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2832      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.352424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.824769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1349     18.05%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5642     75.51%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6661     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      0.98%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              505      6.76%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.32%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9545408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7769536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10214464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7903168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12162512500                       # Total gap between requests
system.mem_ctrls.avgGap                      42963.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5080512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7769536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417718782.316243350506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367102945.586717605591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638809851.661056280136                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123487                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581821250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2254972000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298674903000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28903.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32087.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418674.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318458280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169257000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568679580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314009100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5314247370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195251040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7839970050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.600927                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455274250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11301123250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274254540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145769745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496230000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319693680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5237373180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259987200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7693376025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.547992                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    623632750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11132764750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12155317500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1702923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1702923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1702923                       # number of overall hits
system.cpu.icache.overall_hits::total         1702923                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89389                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89389                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89389                       # number of overall misses
system.cpu.icache.overall_misses::total         89389                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5506465000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5506465000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5506465000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5506465000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049874                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61601.147792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61601.147792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61601.147792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61601.147792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88798                       # number of writebacks
system.cpu.icache.writebacks::total             88798                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5417077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5417077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5417077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5417077000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60601.158979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60601.158979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60601.158979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60601.158979                       # average overall mshr miss latency
system.cpu.icache.replacements                  88798                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1702923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1702923                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89389                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89389                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5506465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5506465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61601.147792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61601.147792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5417077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5417077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60601.158979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60601.158979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.789009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3674012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3674012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336938                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106033                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106033                       # number of overall misses
system.cpu.dcache.overall_misses::total        106033                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6790725500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6790725500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6790725500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6790725500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442971                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64043.510039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64043.510039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64043.510039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64043.510039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34728                       # number of writebacks
system.cpu.dcache.writebacks::total             34728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4416274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4416274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4416274000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4416274000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048102                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63625.904048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63625.904048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63625.904048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63625.904048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3316894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3316894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66843.214703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66843.214703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2694654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2694654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66639.986646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66639.986646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473831500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473831500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61580.746663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61580.746663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721619500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721619500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59419.462277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59419.462277                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63267000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63267000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71569.004525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71569.004525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70569.004525                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70569.004525                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542172362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.284112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.191013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.284112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000830                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552890256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 675899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   675890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.95                       # Real time elapsed on the host
host_tick_rate                              769116095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7403615                       # Number of instructions simulated
sim_ops                                       7403615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008425                       # Number of seconds simulated
sim_ticks                                  8424811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.604616                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  196442                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               522388                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1687                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             60517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            521277                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          232897                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200648                       # Number of indirect misses.
system.cpu.branchPred.lookups                  661936                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   54376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23084                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463987                       # Number of instructions committed
system.cpu.committedOps                       2463987                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.792343                       # CPI: cycles per instruction
system.cpu.discardedOps                        159383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168155                       # DTB accesses
system.cpu.dtb.data_acv                            71                       # DTB access violations
system.cpu.dtb.data_hits                       837288                       # DTB hits
system.cpu.dtb.data_misses                       3339                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110682                       # DTB read accesses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_hits                       494657                       # DTB read hits
system.cpu.dtb.read_misses                       2855                       # DTB read misses
system.cpu.dtb.write_accesses                   57473                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342631                       # DTB write hits
system.cpu.dtb.write_misses                       484                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4732                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2060909                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            618521                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381724                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12534386                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147225                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  362015                       # ITB accesses
system.cpu.itb.fetch_acv                          398                       # ITB acv
system.cpu.itb.fetch_hits                      358662                       # ITB hits
system.cpu.itb.fetch_misses                      3353                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5100     80.06%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.46%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6370                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9953                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2314     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5610                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2311     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2311     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6025880000     71.52%     71.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68419000      0.81%     72.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10816500      0.13%     72.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2319744500     27.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8424860000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711515                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832442                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7040882500     83.57%     83.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1383977500     16.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16736245                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43238      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524343     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3584      0.15%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486229     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339536     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58891      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463987                       # Class of committed instruction
system.cpu.quiesceCycles                       113377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4201859                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2658419298                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2658419298                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2658419298                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2658419298                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118057.522782                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118057.522782                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118057.522782                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118057.522782                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           164                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1531265423                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1531265423                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1531265423                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1531265423                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68001.839551                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68001.839551                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68001.839551                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68001.839551                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6219475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6219475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115175.462963                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115175.462963                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3519475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3519475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65175.462963                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65175.462963                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2652199823                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2652199823                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118064.450810                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118064.450810                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1527745948                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1527745948                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68008.633725                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68008.633725                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93512                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41939                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73673                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14633                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15426                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15426                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73684                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18684                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9430400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9430400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3425856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3428783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14296879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132211                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001664                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040758                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131991     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     220      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132211                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3106500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736351146                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186761750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391405750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4715328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2179456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6894784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4715328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4715328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2684096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2684096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559695404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         258694943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             818390347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559695404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559695404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318594209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318594209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318594209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559695404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        258694943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1136984557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243338750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7041                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108068                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115524                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   993                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5241                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1546206000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3467387250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15090.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33840.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    336                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.360607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.522605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.241288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26224     41.04%     41.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19030     29.78%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8145     12.75%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3631      5.68%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1939      3.03%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1043      1.63%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          645      1.01%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          450      0.70%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2788      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.553757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.836545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.250521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1468     20.85%     20.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            909     12.91%     33.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4284     60.84%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           207      2.94%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            80      1.14%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            44      0.62%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            19      0.27%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7041                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6105     86.72%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              330      4.69%     91.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              384      5.45%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.30%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.48%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6557632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  337152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7330112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6894848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7393536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       870.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    818.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8424814000                       # Total gap between requests
system.mem_ctrls.avgGap                      37736.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4386560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2171072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7330112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520671621.001349389553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257699786.974449604750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 870062485.674752712250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115524                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2302437250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1164950000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 211772176500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34208.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1833144.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258617940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137432130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           406987140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315408060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     665040480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3591148770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        212537760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5587172280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.180727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    518504000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    281320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7628985500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197813700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105125295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324998520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282678660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     665040480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3569898030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230440320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5375995005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.114612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564452500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    281320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7583055750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117259298                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1155000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1634000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789473.684211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    290260.824027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       194000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10657894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       934911                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           934911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       934911                       # number of overall hits
system.cpu.icache.overall_hits::total          934911                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73683                       # number of overall misses
system.cpu.icache.overall_misses::total         73683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4760600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4760600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4760600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4760600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1008594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1008594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1008594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1008594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64609.204294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64609.204294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64609.204294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64609.204294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73673                       # number of writebacks
system.cpu.icache.writebacks::total             73673                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4686917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4686917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4686917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4686917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63609.204294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63609.204294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63609.204294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63609.204294                       # average overall mshr miss latency
system.cpu.icache.replacements                  73673                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       934911                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          934911                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4760600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4760600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1008594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1008594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64609.204294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64609.204294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4686917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4686917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63609.204294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63609.204294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985341                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1061921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74194                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.312761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2090871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2090871                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       759011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           759011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       759011                       # number of overall hits
system.cpu.dcache.overall_hits::total          759011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51741                       # number of overall misses
system.cpu.dcache.overall_misses::total         51741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3394590500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3394590500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3394590500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3394590500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       810752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       810752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       810752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       810752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65607.361667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65607.361667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65607.361667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65607.361667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19475                       # number of writebacks
system.cpu.dcache.writebacks::total             19475                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2204417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2204417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2204417000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2204417000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233759500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233759500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65807.421339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65807.421339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65807.421339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65807.421339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120370.494336                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120370.494336                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34054                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       458415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          458415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1542010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1542010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       480253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70611.319718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70611.319718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1279285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1279285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233759500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233759500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70807.854099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70807.854099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203800.784656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203800.784656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1852580500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1852580500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61952.998027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61952.998027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925131500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925131500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59952.789839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59952.789839                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42931500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42931500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75318.421053                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75318.421053                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062363                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062363                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74342.706503                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74342.706503                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10717894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              841886                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35078                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.000399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1691424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1691424                       # Number of data accesses

---------- End Simulation Statistics   ----------
