#### PSR Register - flag bits

- Flag bits shows the results of the immediately preceding ALU calculation
  - N bit : Negative flag
    - ALU calculation generates negative values
  - Z bit : Zero flag
    - ALU calculation generates zero
  - C bit : Carry flag
    - ALU calculation or shift operation generates carry
  - V bit : Overflow bit
- Additional bits
  - Q (Saturation bit), J (Jazelle state) bits

#### PSR Register - control bits

- PSR control bits change processor operation modes, interrupts, and other processor states

  - I/F bit

    - enable/disable IRQ or FIQ

  - T bit

    - Thumb mode on/off
    - Only controlled through 'BX' instruction

  - Mode bits

    ![1570953854109](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570953854109.png)

## Memory Architecture

- Endian

  - Big / Little Endian (ARM supports both)
  - Configured through hardware setting

- Data access types

  - Byte : 8 bits
  - Halfword : 16 bits
  - Word : 32 bits (in 32 bits processors)

- Aligned/Un-aligned access

  ![1570953963063](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570953963063.png)

  - All the memory accesses should be aligned by word(half-word)
  - Modern architecture allows un-aligned accesses
    - previously always data aborts occur

### Little-Endian VS Big-Endian

![1570954055035](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954055035.png)

- Big-Endian	
  - MSB is located in lower addresses in memory(Bits 24~31 are MSB)
- Little-Endian
  - LSB is located in lower addresses in memory(Bits 0 ~ 7 are LSB)

![1570954082886](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954082886.png)

![1570954096720](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954096720.png)

## Exceptions

- Exceptions
  - Any interruption in regular control-flow execution caused by external requests, errors, and faults
  - Examples : external interrupts
- ARM exceptions
  - reset, undefined instruction, software interrupt, prefetch abort, data abort, IRQ, FIQ

### Exception Vectors

- Exception vector and Exception vector table

  - The pre-determined address to handle each exception
  - The table of exception handler addresses for all the exceptions
  - A fixed location in memory is allocated to exception vector table
  - Each entry of exception vector table is JUMP/BRANCH instruction to each exception handler
  - Default exception vector table location is 0x00000000

  ![1570954240629](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954240629.png)

### Exception Handling

![1570954253039](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954253039.png)

![1570954263511](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954263511.png)

## 32 Bits ARM Instruction Format

![1570954307515](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954307515.png)

### Conditional Execution

- Every instruction in ARM can be executed conditionally based on condition flag bits(previous ALU calculation)

- Significantly reduces branch costs causing pipeline stalls

- Condition fields

  - The condition fields of each instruction are compared with the condition flags in CPSR(Current Program Status Register)
  - The instruction can be executed only when the condition fields match condition flags in CPSR

- Condition to execute an instruction is described as postfix

  - Un-conditional execution

    ![1570954418713](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954418713.png)

  - Conditional Execution

    ![1570954433915](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954433915.png)

- Data processing instructions with postfix 'S' change condition flags in CPSR

  ![1570954454915](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954454915.png)

  - Comparison instructions always affect condition flags

### Condition Field

![1570954478796](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954478796.png)

## ARM Instruction Set Overview

![1570954524822](C:\Users\user\AppData\Roaming\Typora\typora-user-images\1570954524822.png)