# vsim -c top 
# Start time: 13:30:26 on Nov 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: sequence.sv(14): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(21): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(40): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(47): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(66): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(73): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(79): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(97): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(103): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(109): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(128): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(136): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(158): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(166): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(187): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(210): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reg_test...
# UVM_INFO sequence.sv(15) @ 10: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [10] Write Transaction 0: winc=1, wdata=130
# UVM_INFO wr_driver.sv(19) @ 10: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 130
# ** Info: Write Reset Pass
#    Time: 10 ns Started: 10 ns  Scope: top.vif File: interface.sv Line: 72
# UVM_INFO sequence.sv(41) @ 20: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [20] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 20: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Reset Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 61
# ** Info: Write Clock Toggling Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 30: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 30: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 0, data = 130, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 130}
# UVM_INFO scoreboard.sv(64) @ 30: uvm_test_top.e1.scb [scoreboard] write_count = 1, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 30: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 30: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [30] Write Transaction 1: winc=1, wdata=131
# UVM_INFO wr_driver.sv(19) @ 30: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 131
# ** Info: Valid Write Inputs Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 40 ns Started: 40 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 40 ns Started: 40 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 50: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 50: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 1, data = 131, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 50: uvm_test_top.e1.scb [scoreboard] write_count = 2, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 50: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 50: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [50] Write Transaction 2: winc=1, wdata=118
# UVM_INFO wr_driver.sv(19) @ 50: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 118
# ** Info: Valid Write Inputs Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 60: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(125) @ 60: uvm_test_top.e1.scb [scoreboard] REMPTY Mismatch, Expected = 0, Actual = 1, rbin = 0, rq2_wptr = 0
# UVM_INFO sequence.sv(41) @ 60: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [60] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 60: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 60 ns Started: 60 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 60 ns Started: 60 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 70: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 70: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 2, data = 118, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 70: uvm_test_top.e1.scb [scoreboard] write_count = 3, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 70: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 70: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [70] Write Transaction 3: winc=1, wdata=247
# UVM_INFO wr_driver.sv(19) @ 70: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 247
# ** Info: Valid Write Inputs Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 80 ns Started: 80 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 80 ns Started: 80 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 90: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 90: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 3, data = 247, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 90: uvm_test_top.e1.scb [scoreboard] write_count = 4, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 90: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 90: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [90] Write Transaction 4: winc=1, wdata=198
# UVM_INFO wr_driver.sv(19) @ 90: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 198
# ** Info: Valid Write Inputs Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [100] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 100 ns Started: 100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 100 ns Started: 100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 110: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 4, data = 198, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 110: uvm_test_top.e1.scb [scoreboard] write_count = 5, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 110: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [110] Write Transaction 5: winc=1, wdata=129
# UVM_INFO wr_driver.sv(19) @ 110: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 129
# ** Info: Valid Write Inputs Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 120 ns Started: 120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 120 ns Started: 120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 130: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 5, data = 129, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 130: uvm_test_top.e1.scb [scoreboard] write_count = 6, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 130: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [130] Write Transaction 6: winc=1, wdata=219
# UVM_INFO wr_driver.sv(19) @ 130: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 219
# ** Info: Valid Write Inputs Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [140] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 140 ns Started: 140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 140 ns Started: 140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 150: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 6, data = 219, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 150: uvm_test_top.e1.scb [scoreboard] write_count = 7, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 150: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [150] Write Transaction 7: winc=1, wdata=40
# UVM_INFO wr_driver.sv(19) @ 150: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 40
# ** Info: Valid Write Inputs Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 160 ns Started: 160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 160 ns Started: 160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 170: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 7, data = 40, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 170: uvm_test_top.e1.scb [scoreboard] write_count = 8, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 170: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [170] Write Transaction 8: winc=1, wdata=38
# UVM_INFO wr_driver.sv(19) @ 170: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 38
# ** Info: Valid Write Inputs Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [180] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 180 ns Started: 180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 180 ns Started: 180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 190: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 8, data = 38, memory  = '{0, 0, 0, 0, 0, 0, 0, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 190: uvm_test_top.e1.scb [scoreboard] write_count = 9, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 190: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [190] Write Transaction 9: winc=1, wdata=34
# UVM_INFO wr_driver.sv(19) @ 190: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 34
# ** Info: Valid Write Inputs Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 200 ns Started: 200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 200 ns Started: 200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 210: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 9, data = 34, memory  = '{0, 0, 0, 0, 0, 0, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 210: uvm_test_top.e1.scb [scoreboard] write_count = 10, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 210: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [210] Write Transaction 10: winc=1, wdata=207
# UVM_INFO wr_driver.sv(19) @ 210: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 207
# ** Info: Valid Write Inputs Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [220] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 220 ns Started: 220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 220 ns Started: 220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 230: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 10, data = 207, memory  = '{0, 0, 0, 0, 0, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 230: uvm_test_top.e1.scb [scoreboard] write_count = 11, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 230: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [230] Write Transaction 11: winc=1, wdata=96
# UVM_INFO wr_driver.sv(19) @ 230: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 96
# ** Info: Valid Write Inputs Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 240 ns Started: 240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 240 ns Started: 240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 250: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 11, data = 96, memory  = '{0, 0, 0, 0, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 250: uvm_test_top.e1.scb [scoreboard] write_count = 12, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 250: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [250] Write Transaction 12: winc=1, wdata=103
# UVM_INFO wr_driver.sv(19) @ 250: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 103
# ** Info: Valid Write Inputs Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [260] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 260 ns Started: 260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 260 ns Started: 260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 270: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 12, data = 103, memory  = '{0, 0, 0, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 270: uvm_test_top.e1.scb [scoreboard] write_count = 13, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 270: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [270] Write Transaction 13: winc=1, wdata=29
# UVM_INFO wr_driver.sv(19) @ 270: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 29
# ** Info: Valid Write Inputs Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 280 ns Started: 280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 280 ns Started: 280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 290: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 13, data = 29, memory  = '{0, 0, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 290: uvm_test_top.e1.scb [scoreboard] write_count = 14, wbin_next = 14, wgray_next = 9
# UVM_INFO scoreboard.sv(76) @ 290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 290: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [290] Write Transaction 14: winc=1, wdata=157
# UVM_INFO wr_driver.sv(19) @ 290: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 157
# ** Info: Valid Write Inputs Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [300] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 300 ns Started: 300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 300 ns Started: 300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 310: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 14, data = 157, memory  = '{0, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 310: uvm_test_top.e1.scb [scoreboard] write_count = 15, wbin_next = 15, wgray_next = 8
# UVM_INFO scoreboard.sv(76) @ 310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 14, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 310: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [310] Write Transaction 15: winc=1, wdata=107
# UVM_INFO wr_driver.sv(19) @ 310: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 107
# ** Info: Valid Write Inputs Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 320 ns Started: 320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 320 ns Started: 320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 330: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 15, data = 107, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(64) @ 330: uvm_test_top.e1.scb [scoreboard] write_count = 16, wbin_next = 16, wgray_next = 24
# UVM_INFO scoreboard.sv(76) @ 330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 330: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [330] Write Transaction 16: winc=1, wdata=128
# UVM_INFO wr_driver.sv(19) @ 330: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 128
# ** Info: Valid Write Inputs Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [340] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 340 ns Started: 340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 340 ns Started: 340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 350: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 350: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [350] Write Transaction 17: winc=1, wdata=146
# UVM_INFO wr_driver.sv(19) @ 350: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 146
# ** Info: Valid Write Inputs Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 360 ns Started: 360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 360 ns Started: 360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 370: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 370: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [370] Write Transaction 18: winc=1, wdata=169
# UVM_INFO wr_driver.sv(19) @ 370: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 169
# ** Info: Valid Write Inputs Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [380] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 380 ns Started: 380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 380 ns Started: 380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 390: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 390: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [390] Write Transaction 19: winc=1, wdata=67
# UVM_INFO wr_driver.sv(19) @ 390: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 67
# ** Info: Valid Write Inputs Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 400 ns Started: 400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 400 ns Started: 400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 410: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 410: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [410] Write Transaction 20: winc=1, wdata=154
# UVM_INFO wr_driver.sv(19) @ 410: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 154
# ** Info: Valid Write Inputs Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [420] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 420 ns Started: 420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 420 ns Started: 420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 430: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 430: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [430] Write Transaction 21: winc=1, wdata=240
# UVM_INFO wr_driver.sv(19) @ 430: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 240
# ** Info: Valid Write Inputs Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 440 ns Started: 440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 440 ns Started: 440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 450: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 450: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [450] Write Transaction 22: winc=1, wdata=242
# UVM_INFO wr_driver.sv(19) @ 450: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 242
# ** Info: Valid Write Inputs Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [460] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 460 ns Started: 460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 460 ns Started: 460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 470: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 470: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [470] Write Transaction 23: winc=1, wdata=119
# UVM_INFO wr_driver.sv(19) @ 470: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 119
# ** Info: Valid Write Inputs Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 480 ns Started: 480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 480 ns Started: 480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 490: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 490: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [490] Write Transaction 24: winc=1, wdata=218
# UVM_INFO wr_driver.sv(19) @ 490: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 218
# ** Info: Valid Write Inputs Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [500] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 500 ns Started: 500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 500 ns Started: 500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 510: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 510: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [510] Write Transaction 25: winc=1, wdata=33
# UVM_INFO wr_driver.sv(19) @ 510: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 33
# ** Info: Valid Write Inputs Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 520 ns Started: 520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 520 ns Started: 520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 530: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 530: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [530] Write Transaction 26: winc=1, wdata=15
# UVM_INFO wr_driver.sv(19) @ 530: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 15
# ** Info: Valid Write Inputs Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [540] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 540 ns Started: 540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 540 ns Started: 540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 550: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 550: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [550] Write Transaction 27: winc=1, wdata=28
# UVM_INFO wr_driver.sv(19) @ 550: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 28
# ** Info: Valid Write Inputs Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 560 ns Started: 560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 560 ns Started: 560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 570: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 570: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [570] Write Transaction 28: winc=1, wdata=75
# UVM_INFO wr_driver.sv(19) @ 570: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 75
# ** Info: Valid Write Inputs Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [580] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 580 ns Started: 580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 580 ns Started: 580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 590: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 590: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [590] Write Transaction 29: winc=1, wdata=246
# UVM_INFO wr_driver.sv(19) @ 590: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 246
# ** Info: Valid Write Inputs Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 600 ns Started: 600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 600 ns Started: 600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 610: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 610: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [610] Write Transaction 30: winc=1, wdata=65
# UVM_INFO wr_driver.sv(19) @ 610: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 65
# ** Info: Valid Write Inputs Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [620] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 620 ns Started: 620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 620 ns Started: 620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 630: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 630: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [630] Write Transaction 31: winc=1, wdata=97
# UVM_INFO wr_driver.sv(19) @ 630: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 97
# ** Info: Valid Write Inputs Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 640 ns Started: 640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 640 ns Started: 640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 650: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 650: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [650] Write Transaction 32: winc=1, wdata=252
# UVM_INFO wr_driver.sv(19) @ 650: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 252
# ** Info: Valid Write Inputs Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [660] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 660 ns Started: 660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 660 ns Started: 660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 670: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 670: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [670] Write Transaction 33: winc=1, wdata=38
# UVM_INFO wr_driver.sv(19) @ 670: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 38
# ** Info: Valid Write Inputs Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 680 ns Started: 680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 680 ns Started: 680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 690: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 690: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [690] Write Transaction 34: winc=1, wdata=216
# UVM_INFO wr_driver.sv(19) @ 690: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 216
# ** Info: Valid Write Inputs Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [700] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 700 ns Started: 700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 700 ns Started: 700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 710: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 710: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [710] Write Transaction 35: winc=1, wdata=226
# UVM_INFO wr_driver.sv(19) @ 710: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 226
# ** Info: Valid Write Inputs Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 720 ns Started: 720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 720 ns Started: 720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 730: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 730: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [730] Write Transaction 36: winc=1, wdata=95
# UVM_INFO wr_driver.sv(19) @ 730: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 95
# ** Info: Valid Write Inputs Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [740] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 740 ns Started: 740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 740 ns Started: 740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 750: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 750: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [750] Write Transaction 37: winc=1, wdata=56
# UVM_INFO wr_driver.sv(19) @ 750: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 750 ns Started: 750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 750 ns Started: 750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 760 ns Started: 760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 760 ns Started: 760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 770: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 770: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [770] Write Transaction 38: winc=1, wdata=244
# UVM_INFO wr_driver.sv(19) @ 770: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 244
# ** Info: Valid Write Inputs Pass
#    Time: 770 ns Started: 770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 770 ns Started: 770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [780] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 780 ns Started: 780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 780 ns Started: 780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 790: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 790: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [790] Write Transaction 39: winc=1, wdata=192
# UVM_INFO wr_driver.sv(19) @ 790: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 192
# ** Info: Valid Write Inputs Pass
#    Time: 790 ns Started: 790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 790 ns Started: 790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 800 ns Started: 800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 800 ns Started: 800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 810: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 810: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [810] Write Transaction 40: winc=1, wdata=30
# UVM_INFO wr_driver.sv(19) @ 810: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 30
# ** Info: Valid Write Inputs Pass
#    Time: 810 ns Started: 810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 810 ns Started: 810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [820] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 820 ns Started: 820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 820 ns Started: 820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 830: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 830: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [830] Write Transaction 41: winc=1, wdata=127
# UVM_INFO wr_driver.sv(19) @ 830: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 127
# ** Info: Valid Write Inputs Pass
#    Time: 830 ns Started: 830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 830 ns Started: 830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 840 ns Started: 840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 840 ns Started: 840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 850: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 850: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [850] Write Transaction 42: winc=1, wdata=66
# UVM_INFO wr_driver.sv(19) @ 850: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 66
# ** Info: Valid Write Inputs Pass
#    Time: 850 ns Started: 850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 850 ns Started: 850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [860] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 860 ns Started: 860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 860 ns Started: 860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 870: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 870: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [870] Write Transaction 43: winc=1, wdata=20
# UVM_INFO wr_driver.sv(19) @ 870: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 20
# ** Info: Valid Write Inputs Pass
#    Time: 870 ns Started: 870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 870 ns Started: 870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 880 ns Started: 880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 880 ns Started: 880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 890: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 890: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [890] Write Transaction 44: winc=1, wdata=200
# UVM_INFO wr_driver.sv(19) @ 890: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 200
# ** Info: Valid Write Inputs Pass
#    Time: 890 ns Started: 890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 890 ns Started: 890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [900] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 900 ns Started: 900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 900 ns Started: 900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 910: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 910: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [910] Write Transaction 45: winc=1, wdata=11
# UVM_INFO wr_driver.sv(19) @ 910: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 11
# ** Info: Valid Write Inputs Pass
#    Time: 910 ns Started: 910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 910 ns Started: 910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 920 ns Started: 920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 920 ns Started: 920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 930: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 930: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [930] Write Transaction 46: winc=1, wdata=233
# UVM_INFO wr_driver.sv(19) @ 930: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 233
# ** Info: Valid Write Inputs Pass
#    Time: 930 ns Started: 930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 930 ns Started: 930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [940] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 940 ns Started: 940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 940 ns Started: 940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 950: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 950: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [950] Write Transaction 47: winc=1, wdata=76
# UVM_INFO wr_driver.sv(19) @ 950: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 76
# ** Info: Valid Write Inputs Pass
#    Time: 950 ns Started: 950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 950 ns Started: 950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 960 ns Started: 960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 960 ns Started: 960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 970: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 970: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [970] Write Transaction 48: winc=1, wdata=150
# UVM_INFO wr_driver.sv(19) @ 970: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 150
# ** Info: Valid Write Inputs Pass
#    Time: 970 ns Started: 970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 970 ns Started: 970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [980] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 980 ns Started: 980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 980 ns Started: 980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 990: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 990: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [990] Write Transaction 49: winc=1, wdata=2
# UVM_INFO wr_driver.sv(19) @ 990: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 2
# ** Info: Valid Write Inputs Pass
#    Time: 990 ns Started: 990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 990 ns Started: 990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1 us Started: 1 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1 us Started: 1 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1010: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1010: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1010] Write Transaction 50: winc=1, wdata=201
# UVM_INFO wr_driver.sv(19) @ 1010: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 201
# ** Info: Valid Write Inputs Pass
#    Time: 1010 ns Started: 1010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1010 ns Started: 1010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1020] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1020 ns Started: 1020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1020 ns Started: 1020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1030: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1030: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1030] Write Transaction 51: winc=1, wdata=253
# UVM_INFO wr_driver.sv(19) @ 1030: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 253
# ** Info: Valid Write Inputs Pass
#    Time: 1030 ns Started: 1030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1030 ns Started: 1030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1040 ns Started: 1040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1040 ns Started: 1040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1050: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1050: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1050] Write Transaction 52: winc=1, wdata=183
# UVM_INFO wr_driver.sv(19) @ 1050: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 183
# ** Info: Valid Write Inputs Pass
#    Time: 1050 ns Started: 1050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1050 ns Started: 1050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1060] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1060 ns Started: 1060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1060 ns Started: 1060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1070: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1070: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1070] Write Transaction 53: winc=1, wdata=47
# UVM_INFO wr_driver.sv(19) @ 1070: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 47
# ** Info: Valid Write Inputs Pass
#    Time: 1070 ns Started: 1070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1070 ns Started: 1070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1080 ns Started: 1080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1080 ns Started: 1080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1090: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1090: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1090] Write Transaction 54: winc=1, wdata=29
# UVM_INFO wr_driver.sv(19) @ 1090: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 29
# ** Info: Valid Write Inputs Pass
#    Time: 1090 ns Started: 1090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1090 ns Started: 1090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1100] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1100 ns Started: 1100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1100 ns Started: 1100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1110: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1110: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1110] Write Transaction 55: winc=1, wdata=165
# UVM_INFO wr_driver.sv(19) @ 1110: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 165
# ** Info: Valid Write Inputs Pass
#    Time: 1110 ns Started: 1110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1110 ns Started: 1110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1120 ns Started: 1120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1120 ns Started: 1120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1130: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1130: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1130] Write Transaction 56: winc=1, wdata=36
# UVM_INFO wr_driver.sv(19) @ 1130: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 36
# ** Info: Valid Write Inputs Pass
#    Time: 1130 ns Started: 1130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1130 ns Started: 1130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1140] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1140 ns Started: 1140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1140 ns Started: 1140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1150: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1150: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1150] Write Transaction 57: winc=1, wdata=196
# UVM_INFO wr_driver.sv(19) @ 1150: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 196
# ** Info: Valid Write Inputs Pass
#    Time: 1150 ns Started: 1150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1150 ns Started: 1150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1160 ns Started: 1160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1160 ns Started: 1160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1170: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1170: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1170] Write Transaction 58: winc=1, wdata=66
# UVM_INFO wr_driver.sv(19) @ 1170: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 66
# ** Info: Valid Write Inputs Pass
#    Time: 1170 ns Started: 1170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1170 ns Started: 1170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1180] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1180 ns Started: 1180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1180 ns Started: 1180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1190: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1190: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1190] Write Transaction 59: winc=1, wdata=135
# UVM_INFO wr_driver.sv(19) @ 1190: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 135
# ** Info: Valid Write Inputs Pass
#    Time: 1190 ns Started: 1190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1190 ns Started: 1190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1200 ns Started: 1200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1200 ns Started: 1200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1210: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1210: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1210] Write Transaction 60: winc=1, wdata=113
# UVM_INFO wr_driver.sv(19) @ 1210: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 113
# ** Info: Valid Write Inputs Pass
#    Time: 1210 ns Started: 1210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1210 ns Started: 1210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1220] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1220 ns Started: 1220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1220 ns Started: 1220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1230: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1230: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1230] Write Transaction 61: winc=1, wdata=41
# UVM_INFO wr_driver.sv(19) @ 1230: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 41
# ** Info: Valid Write Inputs Pass
#    Time: 1230 ns Started: 1230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1230 ns Started: 1230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1240 ns Started: 1240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1240 ns Started: 1240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1250: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1250: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1250] Write Transaction 62: winc=1, wdata=242
# UVM_INFO wr_driver.sv(19) @ 1250: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 242
# ** Info: Valid Write Inputs Pass
#    Time: 1250 ns Started: 1250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1250 ns Started: 1250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1260] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1260 ns Started: 1260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1260 ns Started: 1260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1270: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1270: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1270] Write Transaction 63: winc=1, wdata=115
# UVM_INFO wr_driver.sv(19) @ 1270: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 115
# ** Info: Valid Write Inputs Pass
#    Time: 1270 ns Started: 1270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1270 ns Started: 1270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1280 ns Started: 1280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1280 ns Started: 1280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1290: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1290: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1290] Write Transaction 64: winc=1, wdata=3
# UVM_INFO wr_driver.sv(19) @ 1290: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 3
# ** Info: Valid Write Inputs Pass
#    Time: 1290 ns Started: 1290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1290 ns Started: 1290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1300] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1300 ns Started: 1300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1300 ns Started: 1300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1310: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1310: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1310] Write Transaction 65: winc=1, wdata=36
# UVM_INFO wr_driver.sv(19) @ 1310: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 36
# ** Info: Valid Write Inputs Pass
#    Time: 1310 ns Started: 1310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1310 ns Started: 1310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1320 ns Started: 1320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1320 ns Started: 1320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1330: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1330: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1330] Write Transaction 66: winc=1, wdata=68
# UVM_INFO wr_driver.sv(19) @ 1330: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 68
# ** Info: Valid Write Inputs Pass
#    Time: 1330 ns Started: 1330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1330 ns Started: 1330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1340] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1340 ns Started: 1340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1340 ns Started: 1340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1350: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1350: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1350] Write Transaction 67: winc=1, wdata=73
# UVM_INFO wr_driver.sv(19) @ 1350: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 73
# ** Info: Valid Write Inputs Pass
#    Time: 1350 ns Started: 1350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1350 ns Started: 1350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1360 ns Started: 1360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1360 ns Started: 1360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1370: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1370: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1370] Write Transaction 68: winc=1, wdata=67
# UVM_INFO wr_driver.sv(19) @ 1370: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 67
# ** Info: Valid Write Inputs Pass
#    Time: 1370 ns Started: 1370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1370 ns Started: 1370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1380] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1380 ns Started: 1380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1380 ns Started: 1380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1390: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1390: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1390] Write Transaction 69: winc=1, wdata=45
# UVM_INFO wr_driver.sv(19) @ 1390: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 45
# ** Info: Valid Write Inputs Pass
#    Time: 1390 ns Started: 1390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1390 ns Started: 1390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1400 ns Started: 1400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1400 ns Started: 1400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1410: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1410: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1410] Write Transaction 70: winc=1, wdata=9
# UVM_INFO wr_driver.sv(19) @ 1410: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 9
# ** Info: Valid Write Inputs Pass
#    Time: 1410 ns Started: 1410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1410 ns Started: 1410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1420] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1420 ns Started: 1420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1420 ns Started: 1420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1430: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1430: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1430] Write Transaction 71: winc=1, wdata=75
# UVM_INFO wr_driver.sv(19) @ 1430: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 75
# ** Info: Valid Write Inputs Pass
#    Time: 1430 ns Started: 1430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1430 ns Started: 1430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1440 ns Started: 1440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1440 ns Started: 1440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1450: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1450: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1450] Write Transaction 72: winc=1, wdata=80
# UVM_INFO wr_driver.sv(19) @ 1450: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 80
# ** Info: Valid Write Inputs Pass
#    Time: 1450 ns Started: 1450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1450 ns Started: 1450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1460] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1460 ns Started: 1460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1460 ns Started: 1460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1470: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1470: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1470] Write Transaction 73: winc=1, wdata=117
# UVM_INFO wr_driver.sv(19) @ 1470: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 117
# ** Info: Valid Write Inputs Pass
#    Time: 1470 ns Started: 1470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1470 ns Started: 1470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1480 ns Started: 1480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1480 ns Started: 1480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1490: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1490: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1490] Write Transaction 74: winc=1, wdata=16
# UVM_INFO wr_driver.sv(19) @ 1490: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 16
# ** Info: Valid Write Inputs Pass
#    Time: 1490 ns Started: 1490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1490 ns Started: 1490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1500] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1500 ns Started: 1500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1500 ns Started: 1500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1510: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1510: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1510] Write Transaction 75: winc=1, wdata=119
# UVM_INFO wr_driver.sv(19) @ 1510: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 119
# ** Info: Valid Write Inputs Pass
#    Time: 1510 ns Started: 1510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1510 ns Started: 1510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1520 ns Started: 1520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1520 ns Started: 1520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1530: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1530: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1530] Write Transaction 76: winc=1, wdata=174
# UVM_INFO wr_driver.sv(19) @ 1530: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 174
# ** Info: Valid Write Inputs Pass
#    Time: 1530 ns Started: 1530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1530 ns Started: 1530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1540] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1540 ns Started: 1540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1540 ns Started: 1540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1550: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1550: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1550] Write Transaction 77: winc=1, wdata=203
# UVM_INFO wr_driver.sv(19) @ 1550: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 203
# ** Info: Valid Write Inputs Pass
#    Time: 1550 ns Started: 1550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1550 ns Started: 1550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1560 ns Started: 1560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1560 ns Started: 1560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1570: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1570: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1570] Write Transaction 78: winc=1, wdata=97
# UVM_INFO wr_driver.sv(19) @ 1570: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 97
# ** Info: Valid Write Inputs Pass
#    Time: 1570 ns Started: 1570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1570 ns Started: 1570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1580] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1580 ns Started: 1580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1580 ns Started: 1580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1590: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1590: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1590] Write Transaction 79: winc=1, wdata=131
# UVM_INFO wr_driver.sv(19) @ 1590: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 131
# ** Info: Valid Write Inputs Pass
#    Time: 1590 ns Started: 1590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1590 ns Started: 1590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1600 ns Started: 1600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1600 ns Started: 1600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1610: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1610: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1610] Write Transaction 80: winc=1, wdata=158
# UVM_INFO wr_driver.sv(19) @ 1610: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 158
# ** Info: Valid Write Inputs Pass
#    Time: 1610 ns Started: 1610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1610 ns Started: 1610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1620] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1620 ns Started: 1620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1620 ns Started: 1620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1630: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1630: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1630] Write Transaction 81: winc=1, wdata=229
# UVM_INFO wr_driver.sv(19) @ 1630: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 229
# ** Info: Valid Write Inputs Pass
#    Time: 1630 ns Started: 1630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1630 ns Started: 1630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1640 ns Started: 1640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1640 ns Started: 1640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1650: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1650: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1650] Write Transaction 82: winc=1, wdata=110
# UVM_INFO wr_driver.sv(19) @ 1650: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 110
# ** Info: Valid Write Inputs Pass
#    Time: 1650 ns Started: 1650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1650 ns Started: 1650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1660] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1660 ns Started: 1660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1660 ns Started: 1660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1670: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1670: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1670] Write Transaction 83: winc=1, wdata=29
# UVM_INFO wr_driver.sv(19) @ 1670: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 29
# ** Info: Valid Write Inputs Pass
#    Time: 1670 ns Started: 1670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1670 ns Started: 1670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1680 ns Started: 1680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1680 ns Started: 1680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1690: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1690: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1690] Write Transaction 84: winc=1, wdata=141
# UVM_INFO wr_driver.sv(19) @ 1690: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 141
# ** Info: Valid Write Inputs Pass
#    Time: 1690 ns Started: 1690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1690 ns Started: 1690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1700] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1700 ns Started: 1700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1700 ns Started: 1700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1710: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1710: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1710] Write Transaction 85: winc=1, wdata=121
# UVM_INFO wr_driver.sv(19) @ 1710: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 121
# ** Info: Valid Write Inputs Pass
#    Time: 1710 ns Started: 1710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1710 ns Started: 1710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1720 ns Started: 1720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1720 ns Started: 1720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1730: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1730: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1730] Write Transaction 86: winc=1, wdata=96
# UVM_INFO wr_driver.sv(19) @ 1730: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 96
# ** Info: Valid Write Inputs Pass
#    Time: 1730 ns Started: 1730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1730 ns Started: 1730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1740] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1740 ns Started: 1740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1740 ns Started: 1740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1750: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1750: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1750] Write Transaction 87: winc=1, wdata=11
# UVM_INFO wr_driver.sv(19) @ 1750: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 11
# ** Info: Valid Write Inputs Pass
#    Time: 1750 ns Started: 1750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1750 ns Started: 1750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1760 ns Started: 1760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1760 ns Started: 1760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1770: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1770: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1770] Write Transaction 88: winc=1, wdata=20
# UVM_INFO wr_driver.sv(19) @ 1770: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 20
# ** Info: Valid Write Inputs Pass
#    Time: 1770 ns Started: 1770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1770 ns Started: 1770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1780] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1780 ns Started: 1780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1780 ns Started: 1780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1790: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1790: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1790] Write Transaction 89: winc=1, wdata=202
# UVM_INFO wr_driver.sv(19) @ 1790: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 202
# ** Info: Valid Write Inputs Pass
#    Time: 1790 ns Started: 1790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1790 ns Started: 1790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1800 ns Started: 1800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1800 ns Started: 1800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1810: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1810: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1810] Write Transaction 90: winc=1, wdata=33
# UVM_INFO wr_driver.sv(19) @ 1810: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 33
# ** Info: Valid Write Inputs Pass
#    Time: 1810 ns Started: 1810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1810 ns Started: 1810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1820] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1820 ns Started: 1820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1820 ns Started: 1820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1830: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1830: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1830] Write Transaction 91: winc=1, wdata=174
# UVM_INFO wr_driver.sv(19) @ 1830: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 174
# ** Info: Valid Write Inputs Pass
#    Time: 1830 ns Started: 1830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1830 ns Started: 1830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1840 ns Started: 1840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1840 ns Started: 1840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1850: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1850: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1850] Write Transaction 92: winc=1, wdata=48
# UVM_INFO wr_driver.sv(19) @ 1850: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 48
# ** Info: Valid Write Inputs Pass
#    Time: 1850 ns Started: 1850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1850 ns Started: 1850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1860] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1860 ns Started: 1860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1860 ns Started: 1860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1870: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1870: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1870] Write Transaction 93: winc=1, wdata=112
# UVM_INFO wr_driver.sv(19) @ 1870: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 112
# ** Info: Valid Write Inputs Pass
#    Time: 1870 ns Started: 1870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1870 ns Started: 1870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1880 ns Started: 1880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1880 ns Started: 1880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1890: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1890: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1890] Write Transaction 94: winc=1, wdata=74
# UVM_INFO wr_driver.sv(19) @ 1890: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 74
# ** Info: Valid Write Inputs Pass
#    Time: 1890 ns Started: 1890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1890 ns Started: 1890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1900] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1900 ns Started: 1900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1900 ns Started: 1900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1910: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1910: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1910] Write Transaction 95: winc=1, wdata=188
# UVM_INFO wr_driver.sv(19) @ 1910: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 188
# ** Info: Valid Write Inputs Pass
#    Time: 1910 ns Started: 1910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1910 ns Started: 1910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1920 ns Started: 1920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1920 ns Started: 1920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1930: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1930: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1930] Write Transaction 96: winc=1, wdata=59
# UVM_INFO wr_driver.sv(19) @ 1930: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 59
# ** Info: Valid Write Inputs Pass
#    Time: 1930 ns Started: 1930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1930 ns Started: 1930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1940] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1940 ns Started: 1940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1940 ns Started: 1940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1950: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1950: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1950] Write Transaction 97: winc=1, wdata=8
# UVM_INFO wr_driver.sv(19) @ 1950: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 8
# ** Info: Valid Write Inputs Pass
#    Time: 1950 ns Started: 1950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1950 ns Started: 1950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 1960 ns Started: 1960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1960 ns Started: 1960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1970: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1970: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1970] Write Transaction 98: winc=1, wdata=32
# UVM_INFO wr_driver.sv(19) @ 1970: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 32
# ** Info: Valid Write Inputs Pass
#    Time: 1970 ns Started: 1970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1970 ns Started: 1970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 1980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 1980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [1980] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 1980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 1980 ns Started: 1980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 1980 ns Started: 1980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 1990: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 1990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(15) @ 1990: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [1990] Write Transaction 99: winc=1, wdata=212
# UVM_INFO wr_driver.sv(19) @ 1990: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 212
# ** Info: Valid Write Inputs Pass
#    Time: 1990 ns Started: 1990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1990 ns Started: 1990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2 us Started: 2 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2 us Started: 2 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 2010: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(76) @ 2010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(22) @ 2010: uvm_test_top.e1.w_agnt.sqr@@write_seq [write_sequence] [2010] Write Transaction 100: winc=0, wdata=173
# UVM_INFO wr_driver.sv(19) @ 2010: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 0 | wdata = 173
# ** Info: Valid Write Inputs Pass
#    Time: 2010 ns Started: 2010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2010 ns Started: 2010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2020] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2020 ns Started: 2020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2020 ns Started: 2020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2030 ns Started: 2030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2030 ns Started: 2030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2040 ns Started: 2040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2040 ns Started: 2040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2050 ns Started: 2050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2050 ns Started: 2050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2060] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2060 ns Started: 2060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2060 ns Started: 2060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2070 ns Started: 2070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2070 ns Started: 2070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2080 ns Started: 2080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2080 ns Started: 2080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2090 ns Started: 2090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2090 ns Started: 2090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2100] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2100 ns Started: 2100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2100 ns Started: 2100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2110 ns Started: 2110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2110 ns Started: 2110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2120 ns Started: 2120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2120 ns Started: 2120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2130 ns Started: 2130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2130 ns Started: 2130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2140] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2140 ns Started: 2140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2140 ns Started: 2140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2150 ns Started: 2150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2150 ns Started: 2150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2160 ns Started: 2160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2160 ns Started: 2160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2170 ns Started: 2170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2170 ns Started: 2170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2180] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2180 ns Started: 2180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2180 ns Started: 2180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2190 ns Started: 2190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2190 ns Started: 2190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2200 ns Started: 2200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2200 ns Started: 2200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2210 ns Started: 2210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2210 ns Started: 2210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2220] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2220 ns Started: 2220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2220 ns Started: 2220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2230 ns Started: 2230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2230 ns Started: 2230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2240 ns Started: 2240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2240 ns Started: 2240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2250 ns Started: 2250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2250 ns Started: 2250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2260] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2260 ns Started: 2260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2260 ns Started: 2260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2270 ns Started: 2270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2270 ns Started: 2270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2280 ns Started: 2280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2280 ns Started: 2280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2290 ns Started: 2290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2290 ns Started: 2290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2300] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2300 ns Started: 2300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2300 ns Started: 2300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2310 ns Started: 2310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2310 ns Started: 2310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2320 ns Started: 2320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2320 ns Started: 2320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2330 ns Started: 2330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2330 ns Started: 2330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2340] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2340 ns Started: 2340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2340 ns Started: 2340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2350 ns Started: 2350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2350 ns Started: 2350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2360 ns Started: 2360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2360 ns Started: 2360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2370 ns Started: 2370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2370 ns Started: 2370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2380] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2380 ns Started: 2380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2380 ns Started: 2380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2390 ns Started: 2390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2390 ns Started: 2390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2400 ns Started: 2400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2400 ns Started: 2400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2410 ns Started: 2410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2410 ns Started: 2410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2420] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2420 ns Started: 2420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2420 ns Started: 2420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2430 ns Started: 2430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2430 ns Started: 2430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2440 ns Started: 2440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2440 ns Started: 2440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2450 ns Started: 2450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2450 ns Started: 2450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2460] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2460 ns Started: 2460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2460 ns Started: 2460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2470 ns Started: 2470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2470 ns Started: 2470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2480 ns Started: 2480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2480 ns Started: 2480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2490 ns Started: 2490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2490 ns Started: 2490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2500] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2500 ns Started: 2500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2500 ns Started: 2500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2510 ns Started: 2510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2510 ns Started: 2510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2520 ns Started: 2520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2520 ns Started: 2520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2530 ns Started: 2530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2530 ns Started: 2530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2540] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2540 ns Started: 2540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2540 ns Started: 2540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2550 ns Started: 2550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2550 ns Started: 2550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2560 ns Started: 2560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2560 ns Started: 2560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2570 ns Started: 2570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2570 ns Started: 2570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2580] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2580 ns Started: 2580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2580 ns Started: 2580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2590 ns Started: 2590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2590 ns Started: 2590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2600 ns Started: 2600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2600 ns Started: 2600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2610 ns Started: 2610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2610 ns Started: 2610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2620] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2620 ns Started: 2620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2620 ns Started: 2620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2630 ns Started: 2630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2630 ns Started: 2630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2640 ns Started: 2640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2640 ns Started: 2640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2650 ns Started: 2650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2650 ns Started: 2650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2660] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2660 ns Started: 2660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2660 ns Started: 2660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2670 ns Started: 2670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2670 ns Started: 2670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2680 ns Started: 2680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2680 ns Started: 2680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2690 ns Started: 2690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2690 ns Started: 2690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2700] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2700 ns Started: 2700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2700 ns Started: 2700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2710 ns Started: 2710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2710 ns Started: 2710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2720 ns Started: 2720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2720 ns Started: 2720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2730 ns Started: 2730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2730 ns Started: 2730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2740] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2740 ns Started: 2740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2740 ns Started: 2740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2750 ns Started: 2750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2750 ns Started: 2750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2760 ns Started: 2760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2760 ns Started: 2760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2770 ns Started: 2770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2770 ns Started: 2770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2780] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2780 ns Started: 2780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2780 ns Started: 2780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2790 ns Started: 2790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2790 ns Started: 2790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2800 ns Started: 2800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2800 ns Started: 2800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2810 ns Started: 2810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2810 ns Started: 2810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2820] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2820 ns Started: 2820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2820 ns Started: 2820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2830 ns Started: 2830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2830 ns Started: 2830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2840 ns Started: 2840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2840 ns Started: 2840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2850 ns Started: 2850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2850 ns Started: 2850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2860] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2860 ns Started: 2860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2860 ns Started: 2860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2870 ns Started: 2870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2870 ns Started: 2870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2880 ns Started: 2880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2880 ns Started: 2880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2890 ns Started: 2890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2890 ns Started: 2890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2900] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2900 ns Started: 2900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2900 ns Started: 2900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2910 ns Started: 2910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2910 ns Started: 2910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2920 ns Started: 2920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2920 ns Started: 2920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2930 ns Started: 2930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2930 ns Started: 2930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2940] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2940 ns Started: 2940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2940 ns Started: 2940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2950 ns Started: 2950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2950 ns Started: 2950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 2960 ns Started: 2960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2960 ns Started: 2960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2970 ns Started: 2970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2970 ns Started: 2970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 2980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 2980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [2980] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 2980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 2980 ns Started: 2980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 2980 ns Started: 2980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 2990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 2990 ns Started: 2990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2990 ns Started: 2990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3 us Started: 3 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3 us Started: 3 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3010 ns Started: 3010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3010 ns Started: 3010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3020] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3020 ns Started: 3020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3020 ns Started: 3020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3030 ns Started: 3030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3030 ns Started: 3030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3040 ns Started: 3040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3040 ns Started: 3040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3050 ns Started: 3050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3050 ns Started: 3050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3060] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3060 ns Started: 3060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3060 ns Started: 3060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3070 ns Started: 3070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3070 ns Started: 3070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3080 ns Started: 3080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3080 ns Started: 3080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3090 ns Started: 3090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3090 ns Started: 3090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3100] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3100 ns Started: 3100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3100 ns Started: 3100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3110 ns Started: 3110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3110 ns Started: 3110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3120 ns Started: 3120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3120 ns Started: 3120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3130 ns Started: 3130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3130 ns Started: 3130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3140] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3140 ns Started: 3140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3140 ns Started: 3140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3150 ns Started: 3150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3150 ns Started: 3150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3160 ns Started: 3160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3160 ns Started: 3160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3170 ns Started: 3170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3170 ns Started: 3170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3180] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3180 ns Started: 3180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3180 ns Started: 3180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3190 ns Started: 3190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3190 ns Started: 3190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3200 ns Started: 3200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3200 ns Started: 3200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3210 ns Started: 3210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3210 ns Started: 3210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3220] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3220 ns Started: 3220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3220 ns Started: 3220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3230 ns Started: 3230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3230 ns Started: 3230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3240 ns Started: 3240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3240 ns Started: 3240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3250 ns Started: 3250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3250 ns Started: 3250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3260] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3260 ns Started: 3260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3260 ns Started: 3260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3270 ns Started: 3270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3270 ns Started: 3270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3280 ns Started: 3280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3280 ns Started: 3280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3290 ns Started: 3290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3290 ns Started: 3290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3300] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3300 ns Started: 3300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3300 ns Started: 3300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3310 ns Started: 3310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3310 ns Started: 3310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3320 ns Started: 3320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3320 ns Started: 3320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3330 ns Started: 3330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3330 ns Started: 3330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3340] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3340 ns Started: 3340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3340 ns Started: 3340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3350 ns Started: 3350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3350 ns Started: 3350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3360 ns Started: 3360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3360 ns Started: 3360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3370 ns Started: 3370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3370 ns Started: 3370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3380] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3380 ns Started: 3380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3380 ns Started: 3380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3390 ns Started: 3390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3390 ns Started: 3390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3400 ns Started: 3400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3400 ns Started: 3400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3410 ns Started: 3410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3410 ns Started: 3410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3420] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3420 ns Started: 3420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3420 ns Started: 3420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3430 ns Started: 3430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3430 ns Started: 3430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3440 ns Started: 3440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3440 ns Started: 3440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3450 ns Started: 3450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3450 ns Started: 3450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3460] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3460 ns Started: 3460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3460 ns Started: 3460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3470 ns Started: 3470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3470 ns Started: 3470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3480 ns Started: 3480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3480 ns Started: 3480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3490 ns Started: 3490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3490 ns Started: 3490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3500] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3500 ns Started: 3500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3500 ns Started: 3500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3510 ns Started: 3510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3510 ns Started: 3510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3520 ns Started: 3520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3520 ns Started: 3520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3530 ns Started: 3530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3530 ns Started: 3530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3540] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3540 ns Started: 3540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3540 ns Started: 3540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3550 ns Started: 3550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3550 ns Started: 3550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3560 ns Started: 3560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3560 ns Started: 3560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3570 ns Started: 3570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3570 ns Started: 3570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3580] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3580 ns Started: 3580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3580 ns Started: 3580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3590 ns Started: 3590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3590 ns Started: 3590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3600 ns Started: 3600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3600 ns Started: 3600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3610 ns Started: 3610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3610 ns Started: 3610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3620] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3620 ns Started: 3620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3620 ns Started: 3620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3630 ns Started: 3630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3630 ns Started: 3630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3640 ns Started: 3640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3640 ns Started: 3640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3650 ns Started: 3650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3650 ns Started: 3650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3660] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3660 ns Started: 3660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3660 ns Started: 3660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3670 ns Started: 3670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3670 ns Started: 3670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3680 ns Started: 3680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3680 ns Started: 3680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3690 ns Started: 3690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3690 ns Started: 3690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3700] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3700 ns Started: 3700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3700 ns Started: 3700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3710 ns Started: 3710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3710 ns Started: 3710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3720 ns Started: 3720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3720 ns Started: 3720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3730 ns Started: 3730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3730 ns Started: 3730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3740] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3740 ns Started: 3740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3740 ns Started: 3740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3750 ns Started: 3750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3750 ns Started: 3750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3760 ns Started: 3760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3760 ns Started: 3760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3770 ns Started: 3770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3770 ns Started: 3770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3780] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3780 ns Started: 3780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3780 ns Started: 3780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3790 ns Started: 3790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3790 ns Started: 3790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3800 ns Started: 3800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3800 ns Started: 3800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3810 ns Started: 3810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3810 ns Started: 3810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3820] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3820 ns Started: 3820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3820 ns Started: 3820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3830 ns Started: 3830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3830 ns Started: 3830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3840 ns Started: 3840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3840 ns Started: 3840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3850 ns Started: 3850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3850 ns Started: 3850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3860] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3860 ns Started: 3860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3860 ns Started: 3860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3870 ns Started: 3870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3870 ns Started: 3870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3880 ns Started: 3880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3880 ns Started: 3880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3890 ns Started: 3890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3890 ns Started: 3890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3900] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3900 ns Started: 3900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3900 ns Started: 3900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3910 ns Started: 3910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3910 ns Started: 3910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3920 ns Started: 3920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3920 ns Started: 3920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3930 ns Started: 3930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3930 ns Started: 3930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3940] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3940 ns Started: 3940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3940 ns Started: 3940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3950 ns Started: 3950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3950 ns Started: 3950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 3960 ns Started: 3960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3960 ns Started: 3960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3970 ns Started: 3970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3970 ns Started: 3970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 3980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(41) @ 3980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [3980] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 3980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 3980 ns Started: 3980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 3980 ns Started: 3980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 3990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 3990 ns Started: 3990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3990 ns Started: 3990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4 us Started: 4 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4 us Started: 4 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 4010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 4010 ns Started: 4010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4010 ns Started: 4010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(129) @ 4020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4020 ns Started: 4020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4020 ns Started: 4020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 4030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 4030 ns Started: 4030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4030 ns Started: 4030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4040 ns Started: 4040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4040 ns Started: 4040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 4050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 4050 ns Started: 4050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4050 ns Started: 4050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 131
# UVM_INFO scoreboard.sv(102) @ 4060: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=0, actual=130, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4060: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4060 ns Started: 4060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4060 ns Started: 4060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 4070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 4070 ns Started: 4070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4070 ns Started: 4070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4080 ns Started: 4080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4080 ns Started: 4080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 1
# UVM_INFO scoreboard.sv(76) @ 4090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 4090 ns Started: 4090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4090 ns Started: 4090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 118
# UVM_INFO scoreboard.sv(102) @ 4100: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=130, actual=131, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4100: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4100 ns Started: 4100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4100 ns Started: 4100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 1
# ** Info: Valid Write Inputs Pass
#    Time: 4110 ns Started: 4110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4110 ns Started: 4110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4120 ns Started: 4120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4120 ns Started: 4120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 1
# ** Info: Valid Write Inputs Pass
#    Time: 4130 ns Started: 4130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4130 ns Started: 4130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 247
# UVM_INFO scoreboard.sv(102) @ 4140: uvm_test_top.e1.scb [scoreboard] READ: addr=1, expected=131, actual=118, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4140: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4140 ns Started: 4140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4140 ns Started: 4140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 3
# ** Info: Valid Write Inputs Pass
#    Time: 4150 ns Started: 4150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4150 ns Started: 4150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4160 ns Started: 4160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4160 ns Started: 4160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 3
# ** Info: Valid Write Inputs Pass
#    Time: 4170 ns Started: 4170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4170 ns Started: 4170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 198
# UVM_INFO scoreboard.sv(102) @ 4180: uvm_test_top.e1.scb [scoreboard] READ: addr=2, expected=118, actual=247, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4180: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4180 ns Started: 4180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4180 ns Started: 4180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 2
# ** Info: Valid Write Inputs Pass
#    Time: 4190 ns Started: 4190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4190 ns Started: 4190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4200 ns Started: 4200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4200 ns Started: 4200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 2
# ** Info: Valid Write Inputs Pass
#    Time: 4210 ns Started: 4210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4210 ns Started: 4210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 129
# UVM_INFO scoreboard.sv(102) @ 4220: uvm_test_top.e1.scb [scoreboard] READ: addr=3, expected=247, actual=198, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4220: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4220 ns Started: 4220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4220 ns Started: 4220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 6
# ** Info: Valid Write Inputs Pass
#    Time: 4230 ns Started: 4230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4230 ns Started: 4230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4240 ns Started: 4240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4240 ns Started: 4240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 6
# ** Info: Valid Write Inputs Pass
#    Time: 4250 ns Started: 4250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4250 ns Started: 4250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 219
# UVM_INFO scoreboard.sv(102) @ 4260: uvm_test_top.e1.scb [scoreboard] READ: addr=4, expected=198, actual=129, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4260: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4260 ns Started: 4260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4260 ns Started: 4260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 7
# ** Info: Valid Write Inputs Pass
#    Time: 4270 ns Started: 4270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4270 ns Started: 4270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4280 ns Started: 4280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4280 ns Started: 4280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 7
# ** Info: Valid Write Inputs Pass
#    Time: 4290 ns Started: 4290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4290 ns Started: 4290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 40
# UVM_INFO scoreboard.sv(102) @ 4300: uvm_test_top.e1.scb [scoreboard] READ: addr=5, expected=129, actual=219, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4300: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4300 ns Started: 4300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4300 ns Started: 4300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 5
# ** Info: Valid Write Inputs Pass
#    Time: 4310 ns Started: 4310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4310 ns Started: 4310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4320 ns Started: 4320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4320 ns Started: 4320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 5
# ** Info: Valid Write Inputs Pass
#    Time: 4330 ns Started: 4330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4330 ns Started: 4330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 38
# UVM_INFO scoreboard.sv(102) @ 4340: uvm_test_top.e1.scb [scoreboard] READ: addr=6, expected=219, actual=40, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4340: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4340 ns Started: 4340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4340 ns Started: 4340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 4
# ** Info: Valid Write Inputs Pass
#    Time: 4350 ns Started: 4350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4350 ns Started: 4350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4360 ns Started: 4360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4360 ns Started: 4360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 4
# ** Info: Valid Write Inputs Pass
#    Time: 4370 ns Started: 4370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4370 ns Started: 4370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 34
# UVM_INFO scoreboard.sv(102) @ 4380: uvm_test_top.e1.scb [scoreboard] READ: addr=7, expected=40, actual=38, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4380: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4380 ns Started: 4380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4380 ns Started: 4380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 12
# ** Info: Valid Write Inputs Pass
#    Time: 4390 ns Started: 4390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4390 ns Started: 4390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4400 ns Started: 4400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4400 ns Started: 4400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 12
# ** Info: Valid Write Inputs Pass
#    Time: 4410 ns Started: 4410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4410 ns Started: 4410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 207
# UVM_INFO scoreboard.sv(102) @ 4420: uvm_test_top.e1.scb [scoreboard] READ: addr=8, expected=38, actual=34, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4420: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4420 ns Started: 4420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4420 ns Started: 4420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 13
# ** Info: Valid Write Inputs Pass
#    Time: 4430 ns Started: 4430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4430 ns Started: 4430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4440 ns Started: 4440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4440 ns Started: 4440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 13
# ** Info: Valid Write Inputs Pass
#    Time: 4450 ns Started: 4450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4450 ns Started: 4450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 96
# UVM_INFO scoreboard.sv(102) @ 4460: uvm_test_top.e1.scb [scoreboard] READ: addr=9, expected=34, actual=207, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4460: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4460 ns Started: 4460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4460 ns Started: 4460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 15
# ** Info: Valid Write Inputs Pass
#    Time: 4470 ns Started: 4470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4470 ns Started: 4470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4480 ns Started: 4480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4480 ns Started: 4480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 15
# ** Info: Valid Write Inputs Pass
#    Time: 4490 ns Started: 4490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4490 ns Started: 4490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 103
# UVM_INFO scoreboard.sv(102) @ 4500: uvm_test_top.e1.scb [scoreboard] READ: addr=10, expected=207, actual=96, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4500: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4500 ns Started: 4500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4500 ns Started: 4500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 14
# ** Info: Valid Write Inputs Pass
#    Time: 4510 ns Started: 4510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4510 ns Started: 4510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4520 ns Started: 4520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4520 ns Started: 4520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 14
# ** Info: Valid Write Inputs Pass
#    Time: 4530 ns Started: 4530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4530 ns Started: 4530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 29
# UVM_INFO scoreboard.sv(102) @ 4540: uvm_test_top.e1.scb [scoreboard] READ: addr=11, expected=96, actual=103, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4540: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4540 ns Started: 4540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4540 ns Started: 4540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 10
# ** Info: Valid Write Inputs Pass
#    Time: 4550 ns Started: 4550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4550 ns Started: 4550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4560 ns Started: 4560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4560 ns Started: 4560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 10
# ** Info: Valid Write Inputs Pass
#    Time: 4570 ns Started: 4570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4570 ns Started: 4570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 157
# UVM_INFO scoreboard.sv(102) @ 4580: uvm_test_top.e1.scb [scoreboard] READ: addr=12, expected=103, actual=29, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4580: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4580 ns Started: 4580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4580 ns Started: 4580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 4590 ns Started: 4590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4590 ns Started: 4590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4600 ns Started: 4600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4600 ns Started: 4600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 4610 ns Started: 4610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4610 ns Started: 4610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 107
# UVM_INFO scoreboard.sv(102) @ 4620: uvm_test_top.e1.scb [scoreboard] READ: addr=13, expected=29, actual=157, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4620: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4620 ns Started: 4620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4620 ns Started: 4620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 9
# ** Info: Valid Write Inputs Pass
#    Time: 4630 ns Started: 4630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4630 ns Started: 4630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4640 ns Started: 4640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4640 ns Started: 4640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 9
# ** Info: Valid Write Inputs Pass
#    Time: 4650 ns Started: 4650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4650 ns Started: 4650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(102) @ 4660: uvm_test_top.e1.scb [scoreboard] READ: addr=14, expected=157, actual=107, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(108) @ 4660: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 4660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4660 ns Started: 4660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4660 ns Started: 4660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 8
# ** Info: Valid Write Inputs Pass
#    Time: 4670 ns Started: 4670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4670 ns Started: 4670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4680 ns Started: 4680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4680 ns Started: 4680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 8
# ** Info: Valid Write Inputs Pass
#    Time: 4690 ns Started: 4690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4690 ns Started: 4690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4700 ns Started: 4700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4700 ns Started: 4700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4710 ns Started: 4710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4710 ns Started: 4710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4720 ns Started: 4720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4720 ns Started: 4720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4730 ns Started: 4730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4730 ns Started: 4730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4740 ns Started: 4740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4740 ns Started: 4740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4750 ns Started: 4750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4750 ns Started: 4750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4760 ns Started: 4760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4760 ns Started: 4760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4770 ns Started: 4770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4770 ns Started: 4770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4780 ns Started: 4780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4780 ns Started: 4780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4790 ns Started: 4790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4790 ns Started: 4790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4800 ns Started: 4800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4800 ns Started: 4800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4810 ns Started: 4810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4810 ns Started: 4810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4820 ns Started: 4820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4820 ns Started: 4820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4830 ns Started: 4830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4830 ns Started: 4830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4840 ns Started: 4840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4840 ns Started: 4840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4850 ns Started: 4850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4850 ns Started: 4850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4860 ns Started: 4860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4860 ns Started: 4860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4870 ns Started: 4870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4870 ns Started: 4870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4880 ns Started: 4880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4880 ns Started: 4880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4890 ns Started: 4890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4890 ns Started: 4890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4900 ns Started: 4900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4900 ns Started: 4900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4910 ns Started: 4910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4910 ns Started: 4910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4920 ns Started: 4920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4920 ns Started: 4920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4930 ns Started: 4930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4930 ns Started: 4930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4940 ns Started: 4940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4940 ns Started: 4940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4950 ns Started: 4950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4950 ns Started: 4950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 4960 ns Started: 4960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4960 ns Started: 4960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4970 ns Started: 4970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4970 ns Started: 4970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 4980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 4980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 4980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [4980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4980 ns Started: 4980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 4980 ns Started: 4980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 4990 ns Started: 4990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4990 ns Started: 4990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5 us Started: 5 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5 us Started: 5 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5010 ns Started: 5010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5010 ns Started: 5010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5020 ns Started: 5020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5020 ns Started: 5020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5030 ns Started: 5030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5030 ns Started: 5030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5040 ns Started: 5040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5040 ns Started: 5040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5050 ns Started: 5050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5050 ns Started: 5050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5060: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5060 ns Started: 5060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5060 ns Started: 5060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5070 ns Started: 5070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5070 ns Started: 5070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5080 ns Started: 5080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5080 ns Started: 5080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5090 ns Started: 5090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5090 ns Started: 5090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5100: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5100 ns Started: 5100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5100 ns Started: 5100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5110 ns Started: 5110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5110 ns Started: 5110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5120 ns Started: 5120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5120 ns Started: 5120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5130 ns Started: 5130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5130 ns Started: 5130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5140: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5140 ns Started: 5140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5140 ns Started: 5140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5150 ns Started: 5150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5150 ns Started: 5150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5160 ns Started: 5160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5160 ns Started: 5160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5170 ns Started: 5170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5170 ns Started: 5170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5180: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5180 ns Started: 5180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5180 ns Started: 5180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5190 ns Started: 5190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5190 ns Started: 5190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5200 ns Started: 5200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5200 ns Started: 5200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5210 ns Started: 5210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5210 ns Started: 5210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5220: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5220 ns Started: 5220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5220 ns Started: 5220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5230 ns Started: 5230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5230 ns Started: 5230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5240 ns Started: 5240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5240 ns Started: 5240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5250 ns Started: 5250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5250 ns Started: 5250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5260: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5260 ns Started: 5260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5260 ns Started: 5260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5270 ns Started: 5270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5270 ns Started: 5270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5280 ns Started: 5280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5280 ns Started: 5280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5290 ns Started: 5290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5290 ns Started: 5290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5300: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5300 ns Started: 5300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5300 ns Started: 5300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5310 ns Started: 5310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5310 ns Started: 5310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5320 ns Started: 5320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5320 ns Started: 5320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5330 ns Started: 5330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5330 ns Started: 5330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5340: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5340 ns Started: 5340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5340 ns Started: 5340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5350 ns Started: 5350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5350 ns Started: 5350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5360 ns Started: 5360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5360 ns Started: 5360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5370 ns Started: 5370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5370 ns Started: 5370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5380: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5380 ns Started: 5380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5380 ns Started: 5380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5390 ns Started: 5390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5390 ns Started: 5390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5400 ns Started: 5400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5400 ns Started: 5400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5410 ns Started: 5410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5410 ns Started: 5410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5420: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5420 ns Started: 5420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5420 ns Started: 5420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5430 ns Started: 5430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5430 ns Started: 5430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5440 ns Started: 5440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5440 ns Started: 5440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5450 ns Started: 5450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5450 ns Started: 5450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5460: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5460 ns Started: 5460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5460 ns Started: 5460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5470 ns Started: 5470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5470 ns Started: 5470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5480 ns Started: 5480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5480 ns Started: 5480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5490 ns Started: 5490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5490 ns Started: 5490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5500: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5500 ns Started: 5500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5500 ns Started: 5500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5510 ns Started: 5510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5510 ns Started: 5510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5520 ns Started: 5520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5520 ns Started: 5520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5530 ns Started: 5530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5530 ns Started: 5530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5540: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5540 ns Started: 5540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5540 ns Started: 5540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5550 ns Started: 5550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5550 ns Started: 5550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5560 ns Started: 5560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5560 ns Started: 5560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5570 ns Started: 5570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5570 ns Started: 5570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5580: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5580 ns Started: 5580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5580 ns Started: 5580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5590 ns Started: 5590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5590 ns Started: 5590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5600 ns Started: 5600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5600 ns Started: 5600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5610 ns Started: 5610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5610 ns Started: 5610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5620: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5620 ns Started: 5620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5620 ns Started: 5620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5630 ns Started: 5630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5630 ns Started: 5630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5640 ns Started: 5640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5640 ns Started: 5640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5650 ns Started: 5650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5650 ns Started: 5650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5660: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5660 ns Started: 5660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5660 ns Started: 5660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5670 ns Started: 5670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5670 ns Started: 5670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5680 ns Started: 5680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5680 ns Started: 5680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5690 ns Started: 5690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5690 ns Started: 5690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5700 ns Started: 5700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5700 ns Started: 5700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5710 ns Started: 5710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5710 ns Started: 5710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5720 ns Started: 5720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5720 ns Started: 5720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5730 ns Started: 5730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5730 ns Started: 5730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5740 ns Started: 5740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5740 ns Started: 5740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5750 ns Started: 5750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5750 ns Started: 5750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5760 ns Started: 5760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5760 ns Started: 5760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5770 ns Started: 5770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5770 ns Started: 5770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5780 ns Started: 5780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5780 ns Started: 5780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5790 ns Started: 5790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5790 ns Started: 5790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5800 ns Started: 5800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5800 ns Started: 5800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5810 ns Started: 5810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5810 ns Started: 5810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5820 ns Started: 5820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5820 ns Started: 5820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5830 ns Started: 5830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5830 ns Started: 5830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5840 ns Started: 5840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5840 ns Started: 5840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5850 ns Started: 5850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5850 ns Started: 5850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5860 ns Started: 5860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5860 ns Started: 5860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5870 ns Started: 5870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5870 ns Started: 5870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5880 ns Started: 5880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5880 ns Started: 5880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5890 ns Started: 5890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5890 ns Started: 5890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5900 ns Started: 5900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5900 ns Started: 5900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5910 ns Started: 5910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5910 ns Started: 5910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5920 ns Started: 5920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5920 ns Started: 5920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5930 ns Started: 5930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5930 ns Started: 5930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5940 ns Started: 5940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5940 ns Started: 5940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5950 ns Started: 5950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5950 ns Started: 5950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 5960 ns Started: 5960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5960 ns Started: 5960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5970 ns Started: 5970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5970 ns Started: 5970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 5980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 5980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 5980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 5980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [5980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 5980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 5980 ns Started: 5980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 5980 ns Started: 5980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 5990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 5990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 5990 ns Started: 5990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 5990 ns Started: 5990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6 us Started: 6 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6 us Started: 6 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6010 ns Started: 6010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6010 ns Started: 6010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6020 ns Started: 6020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6020 ns Started: 6020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6030 ns Started: 6030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6030 ns Started: 6030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6040 ns Started: 6040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6040 ns Started: 6040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6050 ns Started: 6050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6050 ns Started: 6050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6060: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6060 ns Started: 6060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6060 ns Started: 6060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6070 ns Started: 6070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6070 ns Started: 6070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6080 ns Started: 6080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6080 ns Started: 6080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6090 ns Started: 6090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6090 ns Started: 6090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6100: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6100 ns Started: 6100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6100 ns Started: 6100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6110 ns Started: 6110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6110 ns Started: 6110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6120 ns Started: 6120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6120 ns Started: 6120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6130 ns Started: 6130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6130 ns Started: 6130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6140: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6140 ns Started: 6140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6140 ns Started: 6140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6150 ns Started: 6150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6150 ns Started: 6150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6160 ns Started: 6160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6160 ns Started: 6160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6170 ns Started: 6170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6170 ns Started: 6170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6180: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6180 ns Started: 6180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6180 ns Started: 6180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6190 ns Started: 6190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6190 ns Started: 6190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6200 ns Started: 6200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6200 ns Started: 6200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6210 ns Started: 6210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6210 ns Started: 6210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6220: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6220 ns Started: 6220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6220 ns Started: 6220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6230 ns Started: 6230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6230 ns Started: 6230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6240 ns Started: 6240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6240 ns Started: 6240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6250 ns Started: 6250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6250 ns Started: 6250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6260: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6260 ns Started: 6260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6260 ns Started: 6260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6270 ns Started: 6270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6270 ns Started: 6270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6280 ns Started: 6280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6280 ns Started: 6280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6290 ns Started: 6290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6290 ns Started: 6290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6300: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6300 ns Started: 6300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6300 ns Started: 6300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6310 ns Started: 6310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6310 ns Started: 6310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6320 ns Started: 6320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6320 ns Started: 6320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6330 ns Started: 6330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6330 ns Started: 6330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6340: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6340 ns Started: 6340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6340 ns Started: 6340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6350 ns Started: 6350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6350 ns Started: 6350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6360 ns Started: 6360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6360 ns Started: 6360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6370 ns Started: 6370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6370 ns Started: 6370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6380: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6380 ns Started: 6380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6380 ns Started: 6380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6390 ns Started: 6390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6390 ns Started: 6390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6400 ns Started: 6400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6400 ns Started: 6400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6410 ns Started: 6410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6410 ns Started: 6410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6420: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6420 ns Started: 6420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6420 ns Started: 6420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6430 ns Started: 6430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6430 ns Started: 6430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6440 ns Started: 6440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6440 ns Started: 6440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6450 ns Started: 6450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6450 ns Started: 6450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6460: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6460 ns Started: 6460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6460 ns Started: 6460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6470 ns Started: 6470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6470 ns Started: 6470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6480 ns Started: 6480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6480 ns Started: 6480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6490 ns Started: 6490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6490 ns Started: 6490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6500: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6500 ns Started: 6500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6500 ns Started: 6500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6510 ns Started: 6510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6510 ns Started: 6510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6520 ns Started: 6520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6520 ns Started: 6520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6530 ns Started: 6530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6530 ns Started: 6530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6540: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6540 ns Started: 6540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6540 ns Started: 6540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6550 ns Started: 6550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6550 ns Started: 6550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6560 ns Started: 6560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6560 ns Started: 6560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6570 ns Started: 6570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6570 ns Started: 6570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6580: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6580 ns Started: 6580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6580 ns Started: 6580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6590 ns Started: 6590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6590 ns Started: 6590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6600 ns Started: 6600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6600 ns Started: 6600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6610 ns Started: 6610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6610 ns Started: 6610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6620: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6620 ns Started: 6620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6620 ns Started: 6620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6630 ns Started: 6630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6630 ns Started: 6630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6640 ns Started: 6640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6640 ns Started: 6640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6650 ns Started: 6650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6650 ns Started: 6650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6660: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6660 ns Started: 6660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6660 ns Started: 6660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6670 ns Started: 6670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6670 ns Started: 6670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6680 ns Started: 6680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6680 ns Started: 6680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6690 ns Started: 6690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6690 ns Started: 6690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6700 ns Started: 6700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6700 ns Started: 6700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6710 ns Started: 6710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6710 ns Started: 6710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6720 ns Started: 6720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6720 ns Started: 6720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6730 ns Started: 6730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6730 ns Started: 6730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6740 ns Started: 6740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6740 ns Started: 6740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6750 ns Started: 6750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6750 ns Started: 6750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6760 ns Started: 6760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6760 ns Started: 6760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6770 ns Started: 6770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6770 ns Started: 6770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6780 ns Started: 6780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6780 ns Started: 6780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6790 ns Started: 6790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6790 ns Started: 6790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6800 ns Started: 6800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6800 ns Started: 6800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6810 ns Started: 6810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6810 ns Started: 6810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6820 ns Started: 6820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6820 ns Started: 6820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6830 ns Started: 6830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6830 ns Started: 6830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6840 ns Started: 6840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6840 ns Started: 6840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6850 ns Started: 6850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6850 ns Started: 6850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6860 ns Started: 6860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6860 ns Started: 6860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6870 ns Started: 6870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6870 ns Started: 6870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6880 ns Started: 6880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6880 ns Started: 6880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6890 ns Started: 6890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6890 ns Started: 6890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6900 ns Started: 6900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6900 ns Started: 6900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6910 ns Started: 6910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6910 ns Started: 6910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6920 ns Started: 6920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6920 ns Started: 6920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6930 ns Started: 6930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6930 ns Started: 6930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6940 ns Started: 6940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6940 ns Started: 6940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6950 ns Started: 6950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6950 ns Started: 6950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 6960 ns Started: 6960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6960 ns Started: 6960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6970 ns Started: 6970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6970 ns Started: 6970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 6980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 6980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 6980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 6980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [6980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 6980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 6980 ns Started: 6980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 6980 ns Started: 6980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 6990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 6990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 6990 ns Started: 6990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 6990 ns Started: 6990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7 us Started: 7 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7 us Started: 7 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7010 ns Started: 7010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7010 ns Started: 7010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7020: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7020 ns Started: 7020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7020 ns Started: 7020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7030 ns Started: 7030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7030 ns Started: 7030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7040 ns Started: 7040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7040 ns Started: 7040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7050 ns Started: 7050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7050 ns Started: 7050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7060: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7060: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7060 ns Started: 7060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7060 ns Started: 7060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7070 ns Started: 7070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7070 ns Started: 7070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7080 ns Started: 7080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7080 ns Started: 7080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7090 ns Started: 7090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7090 ns Started: 7090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7100: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7100: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7100 ns Started: 7100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7100 ns Started: 7100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7110 ns Started: 7110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7110 ns Started: 7110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7120 ns Started: 7120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7120 ns Started: 7120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7130 ns Started: 7130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7130 ns Started: 7130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7140: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7140: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7140 ns Started: 7140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7140 ns Started: 7140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7150 ns Started: 7150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7150 ns Started: 7150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7160 ns Started: 7160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7160 ns Started: 7160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7170 ns Started: 7170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7170 ns Started: 7170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7180: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7180: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7180 ns Started: 7180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7180 ns Started: 7180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7190 ns Started: 7190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7190 ns Started: 7190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7200 ns Started: 7200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7200 ns Started: 7200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7210 ns Started: 7210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7210 ns Started: 7210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7220: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7220: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7220 ns Started: 7220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7220 ns Started: 7220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7230 ns Started: 7230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7230 ns Started: 7230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7240 ns Started: 7240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7240 ns Started: 7240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7250 ns Started: 7250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7250 ns Started: 7250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7260: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7260: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7260 ns Started: 7260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7260 ns Started: 7260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7270 ns Started: 7270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7270 ns Started: 7270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7280 ns Started: 7280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7280 ns Started: 7280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7290 ns Started: 7290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7290 ns Started: 7290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7300: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7300: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7300 ns Started: 7300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7300 ns Started: 7300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7310 ns Started: 7310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7310 ns Started: 7310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7320 ns Started: 7320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7320 ns Started: 7320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7330 ns Started: 7330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7330 ns Started: 7330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7340: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7340: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7340 ns Started: 7340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7340 ns Started: 7340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7350 ns Started: 7350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7350 ns Started: 7350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7360 ns Started: 7360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7360 ns Started: 7360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7370 ns Started: 7370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7370 ns Started: 7370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7380: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7380: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7380 ns Started: 7380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7380 ns Started: 7380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7390 ns Started: 7390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7390 ns Started: 7390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7400 ns Started: 7400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7400 ns Started: 7400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7410 ns Started: 7410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7410 ns Started: 7410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7420: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7420: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7420 ns Started: 7420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7420 ns Started: 7420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7430 ns Started: 7430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7430 ns Started: 7430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7440 ns Started: 7440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7440 ns Started: 7440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7450 ns Started: 7450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7450 ns Started: 7450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7460: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7460: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7460 ns Started: 7460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7460 ns Started: 7460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7470 ns Started: 7470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7470 ns Started: 7470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7480 ns Started: 7480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7480 ns Started: 7480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7490 ns Started: 7490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7490 ns Started: 7490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7500: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7500: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7500 ns Started: 7500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7500 ns Started: 7500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7510 ns Started: 7510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7510 ns Started: 7510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7520 ns Started: 7520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7520 ns Started: 7520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7530 ns Started: 7530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7530 ns Started: 7530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7540: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7540: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7540 ns Started: 7540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7540 ns Started: 7540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7550 ns Started: 7550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7550 ns Started: 7550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7560 ns Started: 7560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7560 ns Started: 7560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7570 ns Started: 7570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7570 ns Started: 7570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7580: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7580: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7580 ns Started: 7580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7580 ns Started: 7580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7590 ns Started: 7590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7590 ns Started: 7590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7600 ns Started: 7600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7600 ns Started: 7600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7610 ns Started: 7610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7610 ns Started: 7610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7620: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7620: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7620 ns Started: 7620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7620 ns Started: 7620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7630 ns Started: 7630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7630 ns Started: 7630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7640 ns Started: 7640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7640 ns Started: 7640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7650 ns Started: 7650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7650 ns Started: 7650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7660: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7660: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7660 ns Started: 7660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7660 ns Started: 7660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7670 ns Started: 7670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7670 ns Started: 7670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7680 ns Started: 7680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7680 ns Started: 7680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7690 ns Started: 7690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7690 ns Started: 7690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7700: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7700 ns Started: 7700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7700 ns Started: 7700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7710 ns Started: 7710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7710 ns Started: 7710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7720 ns Started: 7720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7720 ns Started: 7720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7730 ns Started: 7730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7730 ns Started: 7730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7740: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7740 ns Started: 7740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7740 ns Started: 7740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7750 ns Started: 7750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7750 ns Started: 7750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7760 ns Started: 7760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7760 ns Started: 7760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7770 ns Started: 7770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7770 ns Started: 7770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7780: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7780 ns Started: 7780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7780 ns Started: 7780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7790 ns Started: 7790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7790 ns Started: 7790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7800 ns Started: 7800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7800 ns Started: 7800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7810 ns Started: 7810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7810 ns Started: 7810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7820: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7820 ns Started: 7820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7820 ns Started: 7820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7830 ns Started: 7830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7830 ns Started: 7830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7840 ns Started: 7840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7840 ns Started: 7840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7850 ns Started: 7850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7850 ns Started: 7850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7860: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7860 ns Started: 7860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7860 ns Started: 7860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7870 ns Started: 7870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7870 ns Started: 7870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7880 ns Started: 7880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7880 ns Started: 7880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7890 ns Started: 7890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7890 ns Started: 7890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7900: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7900 ns Started: 7900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7900 ns Started: 7900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7910 ns Started: 7910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7910 ns Started: 7910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7920 ns Started: 7920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7920 ns Started: 7920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7930 ns Started: 7930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7930 ns Started: 7930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7940: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7940 ns Started: 7940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7940 ns Started: 7940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7950 ns Started: 7950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7950 ns Started: 7950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 7960 ns Started: 7960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7960 ns Started: 7960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7970 ns Started: 7970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7970 ns Started: 7970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 7980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 7980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 7980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(48) @ 7980: uvm_test_top.e1.r_agnt.sqr@@read_seq [read_sequence] [7980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 7980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 7980 ns Started: 7980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 7980 ns Started: 7980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 7990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 7990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 7990 ns Started: 7990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 7990 ns Started: 7990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8 us Started: 8 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8 us Started: 8 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 8010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 8010 ns Started: 8010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8010 ns Started: 8010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 130
# UVM_INFO scoreboard.sv(121) @ 8020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 130}
# UVM_INFO scoreboard.sv(129) @ 8020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO wr_driver.sv(19) @ 8020: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 0 | wdata = 23
# UVM_INFO rd_driver.sv(18) @ 8020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 8020 ns Started: 8020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8020 ns Started: 8020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 8030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8030: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8030] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8030: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 55
# ** Info: Valid Write Inputs Pass
#    Time: 8030 ns Started: 8030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8030 ns Started: 8030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8040 ns Started: 8040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8040 ns Started: 8040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8050: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 0, data = 55, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 131, 55}
# UVM_INFO scoreboard.sv(64) @ 8050: uvm_test_top.e1.scb [scoreboard] write_count = 17, wbin_next = 17, wgray_next = 25
# UVM_INFO scoreboard.sv(76) @ 8050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8050: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8050] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8050: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 130
# ** Info: Valid Write Inputs Pass
#    Time: 8050 ns Started: 8050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8050 ns Started: 8050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 55
# UVM_INFO scoreboard.sv(129) @ 8060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8060: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8060 ns Started: 8060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8060 ns Started: 8060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8070: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 1, data = 130, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 118, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8070: uvm_test_top.e1.scb [scoreboard] write_count = 18, wbin_next = 18, wgray_next = 27
# UVM_INFO scoreboard.sv(76) @ 8070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 17, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8070: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8070] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8070: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 109
# ** Info: Valid Write Inputs Pass
#    Time: 8070 ns Started: 8070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8070 ns Started: 8070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8080 ns Started: 8080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8080 ns Started: 8080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8090: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 2, data = 109, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8090: uvm_test_top.e1.scb [scoreboard] write_count = 19, wbin_next = 19, wgray_next = 26
# UVM_INFO scoreboard.sv(76) @ 8090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 18, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8090: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8090] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8090: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 51
# ** Info: Valid Write Inputs Pass
#    Time: 8090 ns Started: 8090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8090 ns Started: 8090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 55
# UVM_INFO scoreboard.sv(121) @ 8100: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 247, 109, 130, 55}
# UVM_INFO scoreboard.sv(129) @ 8100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8100: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8100 ns Started: 8100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8100 ns Started: 8100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8110: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 3, data = 51, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 198, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8110: uvm_test_top.e1.scb [scoreboard] write_count = 20, wbin_next = 20, wgray_next = 30
# UVM_INFO scoreboard.sv(76) @ 8110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 19, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8110: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8110] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8110: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 48
# ** Info: Valid Write Inputs Pass
#    Time: 8110 ns Started: 8110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8110 ns Started: 8110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8120 ns Started: 8120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8120 ns Started: 8120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8130: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 4, data = 48, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8130: uvm_test_top.e1.scb [scoreboard] write_count = 21, wbin_next = 21, wgray_next = 31
# UVM_INFO scoreboard.sv(76) @ 8130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 20, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8130: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8130] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8130: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 91
# ** Info: Valid Write Inputs Pass
#    Time: 8130 ns Started: 8130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8130 ns Started: 8130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 55
# UVM_INFO scoreboard.sv(121) @ 8140: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 129, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(129) @ 8140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8140: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8140 ns Started: 8140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8140 ns Started: 8140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8150: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 5, data = 91, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8150: uvm_test_top.e1.scb [scoreboard] write_count = 22, wbin_next = 22, wgray_next = 29
# UVM_INFO scoreboard.sv(76) @ 8150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 21, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8150: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8150] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8150: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 219
# ** Info: Valid Write Inputs Pass
#    Time: 8150 ns Started: 8150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8150 ns Started: 8150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8160 ns Started: 8160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8160 ns Started: 8160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8170: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 6, data = 219, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8170: uvm_test_top.e1.scb [scoreboard] write_count = 23, wbin_next = 23, wgray_next = 28
# UVM_INFO scoreboard.sv(76) @ 8170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 22, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8170: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8170] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8170: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 174
# ** Info: Valid Write Inputs Pass
#    Time: 8170 ns Started: 8170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8170 ns Started: 8170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 130
# UVM_INFO scoreboard.sv(102) @ 8180: uvm_test_top.e1.scb [scoreboard] READ: addr=15, expected=107, actual=55, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 38, 40, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(108) @ 8180: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8180: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8180 ns Started: 8180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8180 ns Started: 8180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8190: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 7, data = 174, memory  = '{107, 157, 29, 103, 96, 207, 34, 38, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8190: uvm_test_top.e1.scb [scoreboard] write_count = 24, wbin_next = 24, wgray_next = 20
# UVM_INFO scoreboard.sv(76) @ 8190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 23, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8190: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8190] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8190: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 123
# ** Info: Valid Write Inputs Pass
#    Time: 8190 ns Started: 8190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8190 ns Started: 8190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8200 ns Started: 8200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8200 ns Started: 8200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8210: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 8, data = 123, memory  = '{107, 157, 29, 103, 96, 207, 34, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8210: uvm_test_top.e1.scb [scoreboard] write_count = 25, wbin_next = 25, wgray_next = 21
# UVM_INFO scoreboard.sv(76) @ 8210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 24, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 8210: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8210] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8210: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 83
# ** Info: Valid Write Inputs Pass
#    Time: 8210 ns Started: 8210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8210 ns Started: 8210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 109
# UVM_INFO scoreboard.sv(102) @ 8220: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=55, actual=130, Memory contents: '{107, 157, 29, 103, 96, 207, 34, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(108) @ 8220: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8220: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8220 ns Started: 8220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8220 ns Started: 8220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8230: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 9, data = 83, memory  = '{107, 157, 29, 103, 96, 207, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8230: uvm_test_top.e1.scb [scoreboard] write_count = 26, wbin_next = 26, wgray_next = 23
# UVM_INFO scoreboard.sv(76) @ 8230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 25, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 8230: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8230] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8230: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 65
# ** Info: Valid Write Inputs Pass
#    Time: 8230 ns Started: 8230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8230 ns Started: 8230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8240 ns Started: 8240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8240 ns Started: 8240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8250: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 10, data = 65, memory  = '{107, 157, 29, 103, 96, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8250: uvm_test_top.e1.scb [scoreboard] write_count = 27, wbin_next = 27, wgray_next = 22
# UVM_INFO scoreboard.sv(76) @ 8250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 26, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 8250: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8250] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8250: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 8250 ns Started: 8250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8250 ns Started: 8250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 51
# UVM_INFO scoreboard.sv(102) @ 8260: uvm_test_top.e1.scb [scoreboard] READ: addr=1, expected=130, actual=109, Memory contents: '{107, 157, 29, 103, 96, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(108) @ 8260: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8260: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8260 ns Started: 8260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8260 ns Started: 8260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8270: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 11, data = 56, memory  = '{107, 157, 29, 103, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8270: uvm_test_top.e1.scb [scoreboard] write_count = 28, wbin_next = 28, wgray_next = 18
# UVM_INFO scoreboard.sv(76) @ 8270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 27, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 8270: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8270] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8270: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 30
# ** Info: Valid Write Inputs Pass
#    Time: 8270 ns Started: 8270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8270 ns Started: 8270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8280 ns Started: 8280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8280 ns Started: 8280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8290: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 12, data = 30, memory  = '{107, 157, 29, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8290: uvm_test_top.e1.scb [scoreboard] write_count = 29, wbin_next = 29, wgray_next = 19
# UVM_INFO scoreboard.sv(76) @ 8290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 28, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 8290: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8290] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8290: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 158
# ** Info: Valid Write Inputs Pass
#    Time: 8290 ns Started: 8290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8290 ns Started: 8290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 48
# UVM_INFO scoreboard.sv(102) @ 8300: uvm_test_top.e1.scb [scoreboard] READ: addr=2, expected=109, actual=51, Memory contents: '{107, 157, 29, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(108) @ 8300: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8300: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8300 ns Started: 8300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8300 ns Started: 8300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8310: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 13, data = 158, memory  = '{107, 157, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8310: uvm_test_top.e1.scb [scoreboard] write_count = 30, wbin_next = 30, wgray_next = 17
# UVM_INFO scoreboard.sv(76) @ 8310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 8310: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8310] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8310: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 120
# ** Info: Valid Write Inputs Pass
#    Time: 8310 ns Started: 8310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8310 ns Started: 8310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8320 ns Started: 8320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8320 ns Started: 8320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8330: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 14, data = 120, memory  = '{107, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8330: uvm_test_top.e1.scb [scoreboard] write_count = 31, wbin_next = 31, wgray_next = 16
# UVM_INFO scoreboard.sv(76) @ 8330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 30, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 8330: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8330] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8330: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 77
# ** Info: Valid Write Inputs Pass
#    Time: 8330 ns Started: 8330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8330 ns Started: 8330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 91
# UVM_INFO scoreboard.sv(102) @ 8340: uvm_test_top.e1.scb [scoreboard] READ: addr=3, expected=51, actual=48, Memory contents: '{107, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(108) @ 8340: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8340: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8340 ns Started: 8340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8340 ns Started: 8340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8350: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 15, data = 77, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 55}
# UVM_INFO scoreboard.sv(64) @ 8350: uvm_test_top.e1.scb [scoreboard] write_count = 32, wbin_next = 0, wgray_next = 0
# UVM_INFO scoreboard.sv(76) @ 8350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 31, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 8350: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8350] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8350: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 14
# ** Info: Valid Write Inputs Pass
#    Time: 8350 ns Started: 8350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8350 ns Started: 8350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8360 ns Started: 8360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8360 ns Started: 8360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8370: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 0, data = 14, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 14}
# UVM_INFO scoreboard.sv(64) @ 8370: uvm_test_top.e1.scb [scoreboard] write_count = 33, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 8370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 8370: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8370] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8370: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 140
# ** Info: Valid Write Inputs Pass
#    Time: 8370 ns Started: 8370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8370 ns Started: 8370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 219
# UVM_INFO scoreboard.sv(102) @ 8380: uvm_test_top.e1.scb [scoreboard] READ: addr=4, expected=48, actual=91, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 130, 14}
# UVM_INFO scoreboard.sv(108) @ 8380: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8380: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8380 ns Started: 8380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8380 ns Started: 8380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8390: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 1, data = 140, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 109, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8390: uvm_test_top.e1.scb [scoreboard] write_count = 34, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 8390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 8390: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8390] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8390: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 18
# ** Info: Valid Write Inputs Pass
#    Time: 8390 ns Started: 8390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8390 ns Started: 8390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8400 ns Started: 8400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8400 ns Started: 8400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8410: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 2, data = 18, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8410: uvm_test_top.e1.scb [scoreboard] write_count = 35, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 8410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 8410: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8410] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8410: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 228
# ** Info: Valid Write Inputs Pass
#    Time: 8410 ns Started: 8410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8410 ns Started: 8410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 174
# UVM_INFO scoreboard.sv(102) @ 8420: uvm_test_top.e1.scb [scoreboard] READ: addr=5, expected=91, actual=219, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 51, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8420: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8420: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8420 ns Started: 8420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8420 ns Started: 8420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8430: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 3, data = 228, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 48, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8430: uvm_test_top.e1.scb [scoreboard] write_count = 36, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 8430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 8430: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8430] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8430: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 101
# ** Info: Valid Write Inputs Pass
#    Time: 8430 ns Started: 8430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8430 ns Started: 8430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8440 ns Started: 8440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8440 ns Started: 8440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8450: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 4, data = 101, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8450: uvm_test_top.e1.scb [scoreboard] write_count = 37, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 8450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 8450: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8450] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8450: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 152
# ** Info: Valid Write Inputs Pass
#    Time: 8450 ns Started: 8450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8450 ns Started: 8450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 123
# UVM_INFO scoreboard.sv(102) @ 8460: uvm_test_top.e1.scb [scoreboard] READ: addr=6, expected=219, actual=174, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 91, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8460: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8460: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8460 ns Started: 8460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8460 ns Started: 8460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 8470: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 5, data = 152, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 219, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8470: uvm_test_top.e1.scb [scoreboard] write_count = 38, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 8470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 8470: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8470] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8470: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 243
# ** Info: Valid Write Inputs Pass
#    Time: 8470 ns Started: 8470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8470 ns Started: 8470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8480 ns Started: 8480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8480 ns Started: 8480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8490: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 6, data = 243, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 174, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8490: uvm_test_top.e1.scb [scoreboard] write_count = 39, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 8490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 8490: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8490] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8490: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 8
# ** Info: Valid Write Inputs Pass
#    Time: 8490 ns Started: 8490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8490 ns Started: 8490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 83
# UVM_INFO scoreboard.sv(102) @ 8500: uvm_test_top.e1.scb [scoreboard] READ: addr=7, expected=174, actual=123, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 123, 174, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8500: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8500: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8500 ns Started: 8500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8500 ns Started: 8500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8510: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 56, 65, 83, 123, 174, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 8510: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8510] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8510: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 57
# ** Info: Valid Write Inputs Pass
#    Time: 8510 ns Started: 8510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8510 ns Started: 8510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8520 ns Started: 8520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8520 ns Started: 8520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8530: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 7, data = 57, memory  = '{77, 120, 158, 30, 56, 65, 83, 123, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8530: uvm_test_top.e1.scb [scoreboard] write_count = 40, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 8530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 8530: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8530] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8530: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 242
# ** Info: Valid Write Inputs Pass
#    Time: 8530 ns Started: 8530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8530 ns Started: 8530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 65
# UVM_INFO scoreboard.sv(102) @ 8540: uvm_test_top.e1.scb [scoreboard] READ: addr=8, expected=123, actual=83, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 123, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8540: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8540: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8540 ns Started: 8540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8540 ns Started: 8540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8550: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 56, 65, 83, 123, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 8550: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8550] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8550: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 168
# ** Info: Valid Write Inputs Pass
#    Time: 8550 ns Started: 8550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8550 ns Started: 8550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8560 ns Started: 8560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8560 ns Started: 8560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8570: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 8, data = 168, memory  = '{77, 120, 158, 30, 56, 65, 83, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8570: uvm_test_top.e1.scb [scoreboard] write_count = 41, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 8570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 8570: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8570] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8570: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 57
# ** Info: Valid Write Inputs Pass
#    Time: 8570 ns Started: 8570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8570 ns Started: 8570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 56
# UVM_INFO scoreboard.sv(102) @ 8580: uvm_test_top.e1.scb [scoreboard] READ: addr=9, expected=83, actual=65, Memory contents: '{77, 120, 158, 30, 56, 65, 83, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8580: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8580: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8580 ns Started: 8580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8580 ns Started: 8580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8590: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 56, 65, 83, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 8590: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8590] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8590: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 215
# ** Info: Valid Write Inputs Pass
#    Time: 8590 ns Started: 8590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8590 ns Started: 8590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8600 ns Started: 8600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8600 ns Started: 8600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8610: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 9, data = 215, memory  = '{77, 120, 158, 30, 56, 65, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8610: uvm_test_top.e1.scb [scoreboard] write_count = 42, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 8610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 8610: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8610] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8610: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 206
# ** Info: Valid Write Inputs Pass
#    Time: 8610 ns Started: 8610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8610 ns Started: 8610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 30
# UVM_INFO scoreboard.sv(102) @ 8620: uvm_test_top.e1.scb [scoreboard] READ: addr=10, expected=65, actual=56, Memory contents: '{77, 120, 158, 30, 56, 65, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8620: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8620: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8620 ns Started: 8620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8620 ns Started: 8620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8630: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 56, 65, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 8630: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8630] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8630: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 42
# ** Info: Valid Write Inputs Pass
#    Time: 8630 ns Started: 8630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8630 ns Started: 8630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8640 ns Started: 8640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8640 ns Started: 8640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8650: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 10, data = 42, memory  = '{77, 120, 158, 30, 56, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8650: uvm_test_top.e1.scb [scoreboard] write_count = 43, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 8650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 8650: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8650] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8650: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 3
# ** Info: Valid Write Inputs Pass
#    Time: 8650 ns Started: 8650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8650 ns Started: 8650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 158
# UVM_INFO scoreboard.sv(102) @ 8660: uvm_test_top.e1.scb [scoreboard] READ: addr=11, expected=56, actual=30, Memory contents: '{77, 120, 158, 30, 56, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8660: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8660: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8660 ns Started: 8660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8660 ns Started: 8660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8670: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 56, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 8670: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8670] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8670: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 142
# ** Info: Valid Write Inputs Pass
#    Time: 8670 ns Started: 8670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8670 ns Started: 8670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8680 ns Started: 8680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8680 ns Started: 8680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8690: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 11, data = 142, memory  = '{77, 120, 158, 30, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8690: uvm_test_top.e1.scb [scoreboard] write_count = 44, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 8690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 8690: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8690] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8690: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 99
# ** Info: Valid Write Inputs Pass
#    Time: 8690 ns Started: 8690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8690 ns Started: 8690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 120
# UVM_INFO scoreboard.sv(102) @ 8700: uvm_test_top.e1.scb [scoreboard] READ: addr=12, expected=30, actual=158, Memory contents: '{77, 120, 158, 30, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8700: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8700: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8700 ns Started: 8700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8700 ns Started: 8700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8710: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 30, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 8710: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8710] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8710: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 250
# ** Info: Valid Write Inputs Pass
#    Time: 8710 ns Started: 8710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8710 ns Started: 8710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8720 ns Started: 8720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8720 ns Started: 8720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8730: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 12, data = 250, memory  = '{77, 120, 158, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8730: uvm_test_top.e1.scb [scoreboard] write_count = 45, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 8730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 8730: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8730] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8730: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 64
# ** Info: Valid Write Inputs Pass
#    Time: 8730 ns Started: 8730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8730 ns Started: 8730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 77
# UVM_INFO scoreboard.sv(102) @ 8740: uvm_test_top.e1.scb [scoreboard] READ: addr=13, expected=158, actual=120, Memory contents: '{77, 120, 158, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8740: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8740: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8740 ns Started: 8740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8740 ns Started: 8740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8750: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 158, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 13, wq2_rptr = 17
# UVM_INFO sequence.sv(104) @ 8750: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8750] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8750: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 53
# ** Info: Valid Write Inputs Pass
#    Time: 8750 ns Started: 8750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8750 ns Started: 8750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8760 ns Started: 8760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8760 ns Started: 8760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8770: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 13, data = 53, memory  = '{77, 120, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8770: uvm_test_top.e1.scb [scoreboard] write_count = 46, wbin_next = 14, wgray_next = 9
# UVM_INFO scoreboard.sv(76) @ 8770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 17
# UVM_INFO sequence.sv(104) @ 8770: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8770] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8770: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 24
# ** Info: Valid Write Inputs Pass
#    Time: 8770 ns Started: 8770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8770 ns Started: 8770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 14
# UVM_INFO scoreboard.sv(102) @ 8780: uvm_test_top.e1.scb [scoreboard] READ: addr=14, expected=120, actual=77, Memory contents: '{77, 120, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8780: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8780: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8780 ns Started: 8780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8780 ns Started: 8780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8790: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 120, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 14, wq2_rptr = 16
# UVM_INFO sequence.sv(104) @ 8790: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8790] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8790: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 150
# ** Info: Valid Write Inputs Pass
#    Time: 8790 ns Started: 8790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8790 ns Started: 8790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8800 ns Started: 8800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8800 ns Started: 8800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8810: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 14, data = 150, memory  = '{77, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8810: uvm_test_top.e1.scb [scoreboard] write_count = 47, wbin_next = 15, wgray_next = 8
# UVM_INFO scoreboard.sv(76) @ 8810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 14, wq2_rptr = 16
# UVM_INFO sequence.sv(104) @ 8810: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8810] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8810: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 162
# ** Info: Valid Write Inputs Pass
#    Time: 8810 ns Started: 8810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8810 ns Started: 8810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 140
# UVM_INFO scoreboard.sv(102) @ 8820: uvm_test_top.e1.scb [scoreboard] READ: addr=15, expected=77, actual=14, Memory contents: '{77, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8820: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8820: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8820 ns Started: 8820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8820 ns Started: 8820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8830: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{77, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 8830: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8830] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8830: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 2
# ** Info: Valid Write Inputs Pass
#    Time: 8830 ns Started: 8830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8830 ns Started: 8830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8840 ns Started: 8840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8840 ns Started: 8840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8850: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 15, data = 2, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(64) @ 8850: uvm_test_top.e1.scb [scoreboard] write_count = 48, wbin_next = 16, wgray_next = 24
# UVM_INFO scoreboard.sv(76) @ 8850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 8850: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8850] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8850: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 66
# ** Info: Valid Write Inputs Pass
#    Time: 8850 ns Started: 8850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8850 ns Started: 8850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 18
# UVM_INFO scoreboard.sv(102) @ 8860: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=14, actual=140, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(108) @ 8860: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8860: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8860 ns Started: 8860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8860 ns Started: 8860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8870: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 14}
# UVM_INFO scoreboard.sv(76) @ 8870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 8870: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8870] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8870: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 73
# ** Info: Valid Write Inputs Pass
#    Time: 8870 ns Started: 8870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8870 ns Started: 8870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8880 ns Started: 8880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8880 ns Started: 8880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8890: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 0, data = 73, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 73}
# UVM_INFO scoreboard.sv(64) @ 8890: uvm_test_top.e1.scb [scoreboard] write_count = 49, wbin_next = 17, wgray_next = 25
# UVM_INFO scoreboard.sv(76) @ 8890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 8890: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8890] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8890: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 163
# ** Info: Valid Write Inputs Pass
#    Time: 8890 ns Started: 8890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8890 ns Started: 8890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 228
# UVM_INFO scoreboard.sv(102) @ 8900: uvm_test_top.e1.scb [scoreboard] READ: addr=1, expected=140, actual=18, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 73}
# UVM_INFO scoreboard.sv(108) @ 8900: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8900: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8900 ns Started: 8900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8900 ns Started: 8900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8910: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 140, 73}
# UVM_INFO scoreboard.sv(76) @ 8910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 17, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 8910: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8910] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8910: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 62
# ** Info: Valid Write Inputs Pass
#    Time: 8910 ns Started: 8910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8910 ns Started: 8910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8920 ns Started: 8920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8920 ns Started: 8920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8930: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 1, data = 62, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 8930: uvm_test_top.e1.scb [scoreboard] write_count = 50, wbin_next = 18, wgray_next = 27
# UVM_INFO scoreboard.sv(76) @ 8930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 17, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 8930: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8930] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8930: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 9
# ** Info: Valid Write Inputs Pass
#    Time: 8930 ns Started: 8930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8930 ns Started: 8930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 101
# UVM_INFO scoreboard.sv(102) @ 8940: uvm_test_top.e1.scb [scoreboard] READ: addr=2, expected=18, actual=228, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 8940: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8940: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8940 ns Started: 8940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8940 ns Started: 8940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8950: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 18, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 8950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 18, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 8950: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8950] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8950: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 83
# ** Info: Valid Write Inputs Pass
#    Time: 8950 ns Started: 8950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8950 ns Started: 8950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 8960 ns Started: 8960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8960 ns Started: 8960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 8970: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 2, data = 83, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 8970: uvm_test_top.e1.scb [scoreboard] write_count = 51, wbin_next = 19, wgray_next = 26
# UVM_INFO scoreboard.sv(76) @ 8970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 18, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 8970: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8970] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8970: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 235
# ** Info: Valid Write Inputs Pass
#    Time: 8970 ns Started: 8970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8970 ns Started: 8970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 8980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 152
# UVM_INFO scoreboard.sv(102) @ 8980: uvm_test_top.e1.scb [scoreboard] READ: addr=3, expected=228, actual=101, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 8980: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 8980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 8980: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [8980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 8980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 8980 ns Started: 8980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 8980 ns Started: 8980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 8990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 8990: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 228, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 8990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 19, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 8990: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [8990] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 8990: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 206
# ** Info: Valid Write Inputs Pass
#    Time: 8990 ns Started: 8990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 8990 ns Started: 8990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9 us Started: 9 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9 us Started: 9 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9010: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 3, data = 206, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9010: uvm_test_top.e1.scb [scoreboard] write_count = 52, wbin_next = 20, wgray_next = 30
# UVM_INFO scoreboard.sv(76) @ 9010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 19, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 9010: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9010] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9010: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 0
# ** Info: Valid Write Inputs Pass
#    Time: 9010 ns Started: 9010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9010 ns Started: 9010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 243
# UVM_INFO scoreboard.sv(102) @ 9020: uvm_test_top.e1.scb [scoreboard] READ: addr=4, expected=101, actual=152, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9020: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9020: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9020 ns Started: 9020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9020 ns Started: 9020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9030: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 101, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 20, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 9030: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9030] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9030: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 14
# ** Info: Valid Write Inputs Pass
#    Time: 9030 ns Started: 9030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9030 ns Started: 9030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9040 ns Started: 9040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9040 ns Started: 9040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9050: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 4, data = 14, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9050: uvm_test_top.e1.scb [scoreboard] write_count = 53, wbin_next = 21, wgray_next = 31
# UVM_INFO scoreboard.sv(76) @ 9050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 20, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 9050: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9050] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9050: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 98
# ** Info: Valid Write Inputs Pass
#    Time: 9050 ns Started: 9050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9050 ns Started: 9050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 57
# UVM_INFO scoreboard.sv(102) @ 9060: uvm_test_top.e1.scb [scoreboard] READ: addr=5, expected=152, actual=243, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9060: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9060: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9060 ns Started: 9060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9060 ns Started: 9060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9070: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 152, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 21, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 9070: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9070] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9070: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 203
# ** Info: Valid Write Inputs Pass
#    Time: 9070 ns Started: 9070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9070 ns Started: 9070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9080 ns Started: 9080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9080 ns Started: 9080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9090: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 5, data = 203, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9090: uvm_test_top.e1.scb [scoreboard] write_count = 54, wbin_next = 22, wgray_next = 29
# UVM_INFO scoreboard.sv(76) @ 9090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 21, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 9090: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9090] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9090: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 131
# ** Info: Valid Write Inputs Pass
#    Time: 9090 ns Started: 9090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9090 ns Started: 9090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 168
# UVM_INFO scoreboard.sv(102) @ 9100: uvm_test_top.e1.scb [scoreboard] READ: addr=6, expected=243, actual=57, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9100: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9100: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9100 ns Started: 9100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9100 ns Started: 9100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9110: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 243, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 22, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 9110: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9110] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9110: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 127
# ** Info: Valid Write Inputs Pass
#    Time: 9110 ns Started: 9110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9110 ns Started: 9110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9120 ns Started: 9120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9120 ns Started: 9120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9130: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 6, data = 127, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 57, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9130: uvm_test_top.e1.scb [scoreboard] write_count = 55, wbin_next = 23, wgray_next = 28
# UVM_INFO scoreboard.sv(76) @ 9130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 22, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 9130: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9130] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9130: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 241
# ** Info: Valid Write Inputs Pass
#    Time: 9130 ns Started: 9130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9130 ns Started: 9130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 215
# UVM_INFO scoreboard.sv(102) @ 9140: uvm_test_top.e1.scb [scoreboard] READ: addr=7, expected=57, actual=168, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 57, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9140: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9140: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9140 ns Started: 9140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9140 ns Started: 9140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9150: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 57, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 9150: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9150] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9150: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 76
# ** Info: Valid Write Inputs Pass
#    Time: 9150 ns Started: 9150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9150 ns Started: 9150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9160 ns Started: 9160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9160 ns Started: 9160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9170: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 7, data = 76, memory  = '{2, 150, 53, 250, 142, 42, 215, 168, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9170: uvm_test_top.e1.scb [scoreboard] write_count = 56, wbin_next = 24, wgray_next = 20
# UVM_INFO scoreboard.sv(76) @ 9170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 9170: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9170] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9170: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 9170 ns Started: 9170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9170 ns Started: 9170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 42
# UVM_INFO scoreboard.sv(102) @ 9180: uvm_test_top.e1.scb [scoreboard] READ: addr=8, expected=168, actual=215, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 168, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9180: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9180: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9180 ns Started: 9180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9180 ns Started: 9180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9190: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 168, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 9190: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9190] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9190: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 36
# ** Info: Valid Write Inputs Pass
#    Time: 9190 ns Started: 9190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9190 ns Started: 9190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9200 ns Started: 9200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9200 ns Started: 9200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9210: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 8, data = 36, memory  = '{2, 150, 53, 250, 142, 42, 215, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9210: uvm_test_top.e1.scb [scoreboard] write_count = 57, wbin_next = 25, wgray_next = 21
# UVM_INFO scoreboard.sv(76) @ 9210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 9210: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9210] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9210: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 25
# ** Info: Valid Write Inputs Pass
#    Time: 9210 ns Started: 9210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9210 ns Started: 9210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 142
# UVM_INFO scoreboard.sv(102) @ 9220: uvm_test_top.e1.scb [scoreboard] READ: addr=9, expected=215, actual=42, Memory contents: '{2, 150, 53, 250, 142, 42, 215, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9220: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9220: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9220 ns Started: 9220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9220 ns Started: 9220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9230: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 215, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 9230: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9230] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9230: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 150
# ** Info: Valid Write Inputs Pass
#    Time: 9230 ns Started: 9230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9230 ns Started: 9230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9240 ns Started: 9240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9240 ns Started: 9240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9250: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 9, data = 150, memory  = '{2, 150, 53, 250, 142, 42, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9250: uvm_test_top.e1.scb [scoreboard] write_count = 58, wbin_next = 26, wgray_next = 23
# UVM_INFO scoreboard.sv(76) @ 9250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 9250: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9250] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9250: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 142
# ** Info: Valid Write Inputs Pass
#    Time: 9250 ns Started: 9250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9250 ns Started: 9250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 250
# UVM_INFO scoreboard.sv(102) @ 9260: uvm_test_top.e1.scb [scoreboard] READ: addr=10, expected=42, actual=142, Memory contents: '{2, 150, 53, 250, 142, 42, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9260: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9260: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9260 ns Started: 9260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9260 ns Started: 9260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9270: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 42, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 9270: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9270] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9270: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 9270 ns Started: 9270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9270 ns Started: 9270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9280 ns Started: 9280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9280 ns Started: 9280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9290: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 10, data = 56, memory  = '{2, 150, 53, 250, 142, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9290: uvm_test_top.e1.scb [scoreboard] write_count = 59, wbin_next = 27, wgray_next = 22
# UVM_INFO scoreboard.sv(76) @ 9290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 9290: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9290] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9290: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 9
# ** Info: Valid Write Inputs Pass
#    Time: 9290 ns Started: 9290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9290 ns Started: 9290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 53
# UVM_INFO scoreboard.sv(102) @ 9300: uvm_test_top.e1.scb [scoreboard] READ: addr=11, expected=142, actual=250, Memory contents: '{2, 150, 53, 250, 142, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9300: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9300: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9300 ns Started: 9300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9300 ns Started: 9300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9310: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 142, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 9310: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9310] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9310: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 94
# ** Info: Valid Write Inputs Pass
#    Time: 9310 ns Started: 9310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9310 ns Started: 9310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9320 ns Started: 9320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9320 ns Started: 9320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9330: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 11, data = 94, memory  = '{2, 150, 53, 250, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9330: uvm_test_top.e1.scb [scoreboard] write_count = 60, wbin_next = 28, wgray_next = 18
# UVM_INFO scoreboard.sv(76) @ 9330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 9330: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9330] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9330: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 65
# ** Info: Valid Write Inputs Pass
#    Time: 9330 ns Started: 9330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9330 ns Started: 9330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 150
# UVM_INFO scoreboard.sv(102) @ 9340: uvm_test_top.e1.scb [scoreboard] READ: addr=12, expected=250, actual=53, Memory contents: '{2, 150, 53, 250, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9340: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9340: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9340 ns Started: 9340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9340 ns Started: 9340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9350: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 250, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 9350: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9350] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9350: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 199
# ** Info: Valid Write Inputs Pass
#    Time: 9350 ns Started: 9350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9350 ns Started: 9350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9360 ns Started: 9360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9360 ns Started: 9360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9370: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 12, data = 199, memory  = '{2, 150, 53, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9370: uvm_test_top.e1.scb [scoreboard] write_count = 61, wbin_next = 29, wgray_next = 19
# UVM_INFO scoreboard.sv(76) @ 9370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 9370: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9370] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9370: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 52
# ** Info: Valid Write Inputs Pass
#    Time: 9370 ns Started: 9370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9370 ns Started: 9370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 2
# UVM_INFO scoreboard.sv(102) @ 9380: uvm_test_top.e1.scb [scoreboard] READ: addr=13, expected=53, actual=150, Memory contents: '{2, 150, 53, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9380: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9380: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9380 ns Started: 9380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9380 ns Started: 9380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9390: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 53, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 29, wq2_rptr = 9
# UVM_INFO sequence.sv(104) @ 9390: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9390] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9390: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 102
# ** Info: Valid Write Inputs Pass
#    Time: 9390 ns Started: 9390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9390 ns Started: 9390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9400 ns Started: 9400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9400 ns Started: 9400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9410: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 13, data = 102, memory  = '{2, 150, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9410: uvm_test_top.e1.scb [scoreboard] write_count = 62, wbin_next = 30, wgray_next = 17
# UVM_INFO scoreboard.sv(76) @ 9410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 9
# UVM_INFO sequence.sv(104) @ 9410: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9410] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9410: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 194
# ** Info: Valid Write Inputs Pass
#    Time: 9410 ns Started: 9410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9410 ns Started: 9410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 73
# UVM_INFO scoreboard.sv(102) @ 9420: uvm_test_top.e1.scb [scoreboard] READ: addr=14, expected=150, actual=2, Memory contents: '{2, 150, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9420: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9420: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9420 ns Started: 9420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9420 ns Started: 9420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9430: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 150, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 30, wq2_rptr = 8
# UVM_INFO sequence.sv(104) @ 9430: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9430] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9430: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 179
# ** Info: Valid Write Inputs Pass
#    Time: 9430 ns Started: 9430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9430 ns Started: 9430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9440 ns Started: 9440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9440 ns Started: 9440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9450: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 14, data = 179, memory  = '{2, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9450: uvm_test_top.e1.scb [scoreboard] write_count = 63, wbin_next = 31, wgray_next = 16
# UVM_INFO scoreboard.sv(76) @ 9450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 30, wq2_rptr = 8
# UVM_INFO sequence.sv(104) @ 9450: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9450] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9450: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 149
# ** Info: Valid Write Inputs Pass
#    Time: 9450 ns Started: 9450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9450 ns Started: 9450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 62
# UVM_INFO scoreboard.sv(102) @ 9460: uvm_test_top.e1.scb [scoreboard] READ: addr=15, expected=2, actual=73, Memory contents: '{2, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9460: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9460: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9460 ns Started: 9460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9460 ns Started: 9460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9470: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{2, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 31, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 9470: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9470] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9470: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 21
# ** Info: Valid Write Inputs Pass
#    Time: 9470 ns Started: 9470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9470 ns Started: 9470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9480 ns Started: 9480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9480 ns Started: 9480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9490: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 15, data = 21, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(64) @ 9490: uvm_test_top.e1.scb [scoreboard] write_count = 64, wbin_next = 0, wgray_next = 0
# UVM_INFO scoreboard.sv(76) @ 9490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 31, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 9490: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9490] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9490: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 238
# ** Info: Valid Write Inputs Pass
#    Time: 9490 ns Started: 9490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9490 ns Started: 9490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 83
# UVM_INFO scoreboard.sv(102) @ 9500: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=73, actual=62, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(108) @ 9500: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9500: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9500 ns Started: 9500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9500 ns Started: 9500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9510: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 73}
# UVM_INFO scoreboard.sv(76) @ 9510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 0, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 9510: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9510] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9510: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 204
# ** Info: Valid Write Inputs Pass
#    Time: 9510 ns Started: 9510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9510 ns Started: 9510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9520 ns Started: 9520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9520 ns Started: 9520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9530: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 0, data = 204, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 204}
# UVM_INFO scoreboard.sv(64) @ 9530: uvm_test_top.e1.scb [scoreboard] write_count = 65, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 9530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 9530: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9530] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9530: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 157
# ** Info: Valid Write Inputs Pass
#    Time: 9530 ns Started: 9530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9530 ns Started: 9530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 206
# UVM_INFO scoreboard.sv(102) @ 9540: uvm_test_top.e1.scb [scoreboard] READ: addr=1, expected=62, actual=83, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 204}
# UVM_INFO scoreboard.sv(108) @ 9540: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9540: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9540 ns Started: 9540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9540 ns Started: 9540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9550: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 62, 204}
# UVM_INFO scoreboard.sv(76) @ 9550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 1, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 9550: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9550] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9550: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 139
# ** Info: Valid Write Inputs Pass
#    Time: 9550 ns Started: 9550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9550 ns Started: 9550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9560 ns Started: 9560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9560 ns Started: 9560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9570: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 1, data = 139, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9570: uvm_test_top.e1.scb [scoreboard] write_count = 66, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 9570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 9570: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9570] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9570: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 123
# ** Info: Valid Write Inputs Pass
#    Time: 9570 ns Started: 9570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9570 ns Started: 9570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 14
# UVM_INFO scoreboard.sv(102) @ 9580: uvm_test_top.e1.scb [scoreboard] READ: addr=2, expected=83, actual=206, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9580: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9580: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9580 ns Started: 9580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9580 ns Started: 9580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9590: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 83, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 2, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 9590: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9590] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9590: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 17
# ** Info: Valid Write Inputs Pass
#    Time: 9590 ns Started: 9590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9590 ns Started: 9590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9600 ns Started: 9600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9600 ns Started: 9600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9610: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 2, data = 17, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9610: uvm_test_top.e1.scb [scoreboard] write_count = 67, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 9610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 9610: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9610] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9610: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 213
# ** Info: Valid Write Inputs Pass
#    Time: 9610 ns Started: 9610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9610 ns Started: 9610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 203
# UVM_INFO scoreboard.sv(102) @ 9620: uvm_test_top.e1.scb [scoreboard] READ: addr=3, expected=206, actual=14, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9620: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9620: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9620 ns Started: 9620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9620 ns Started: 9620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9630: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 206, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 3, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 9630: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9630] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9630: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 138
# ** Info: Valid Write Inputs Pass
#    Time: 9630 ns Started: 9630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9630 ns Started: 9630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9640 ns Started: 9640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9640 ns Started: 9640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9650: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 3, data = 138, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9650: uvm_test_top.e1.scb [scoreboard] write_count = 68, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 9650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 9650: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9650] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9650: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 117
# ** Info: Valid Write Inputs Pass
#    Time: 9650 ns Started: 9650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9650 ns Started: 9650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 127
# UVM_INFO scoreboard.sv(102) @ 9660: uvm_test_top.e1.scb [scoreboard] READ: addr=4, expected=14, actual=203, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9660: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9660: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9660 ns Started: 9660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9660 ns Started: 9660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9670: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 14, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 4, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 9670: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9670] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9670: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 244
# ** Info: Valid Write Inputs Pass
#    Time: 9670 ns Started: 9670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9670 ns Started: 9670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9680 ns Started: 9680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9680 ns Started: 9680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9690: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 4, data = 244, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9690: uvm_test_top.e1.scb [scoreboard] write_count = 69, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 9690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 9690: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9690] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9690: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 86
# ** Info: Valid Write Inputs Pass
#    Time: 9690 ns Started: 9690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9690 ns Started: 9690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 76
# UVM_INFO scoreboard.sv(102) @ 9700: uvm_test_top.e1.scb [scoreboard] READ: addr=5, expected=203, actual=127, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9700: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9700: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9700 ns Started: 9700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9700 ns Started: 9700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9710: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 203, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 5, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 9710: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9710] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9710: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 219
# ** Info: Valid Write Inputs Pass
#    Time: 9710 ns Started: 9710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9710 ns Started: 9710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9720 ns Started: 9720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9720 ns Started: 9720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9730: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 5, data = 219, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9730: uvm_test_top.e1.scb [scoreboard] write_count = 70, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 9730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 9730: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9730] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9730: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 55
# ** Info: Valid Write Inputs Pass
#    Time: 9730 ns Started: 9730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9730 ns Started: 9730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 36
# UVM_INFO scoreboard.sv(102) @ 9740: uvm_test_top.e1.scb [scoreboard] READ: addr=6, expected=127, actual=76, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9740: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9740: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9740 ns Started: 9740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9740 ns Started: 9740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9750: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 127, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 6, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 9750: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9750] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9750: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 46
# ** Info: Valid Write Inputs Pass
#    Time: 9750 ns Started: 9750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9750 ns Started: 9750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9760 ns Started: 9760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9760 ns Started: 9760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9770: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 6, data = 46, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 76, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9770: uvm_test_top.e1.scb [scoreboard] write_count = 71, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 9770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 9770: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9770] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9770: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 242
# ** Info: Valid Write Inputs Pass
#    Time: 9770 ns Started: 9770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9770 ns Started: 9770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 150
# UVM_INFO scoreboard.sv(102) @ 9780: uvm_test_top.e1.scb [scoreboard] READ: addr=7, expected=76, actual=36, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 76, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9780: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9780: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9780 ns Started: 9780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9780 ns Started: 9780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9790: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 76, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 9790: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9790] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9790: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 202
# ** Info: Valid Write Inputs Pass
#    Time: 9790 ns Started: 9790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9790 ns Started: 9790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9800 ns Started: 9800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9800 ns Started: 9800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9810: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 7, data = 202, memory  = '{21, 179, 102, 199, 94, 56, 150, 36, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9810: uvm_test_top.e1.scb [scoreboard] write_count = 72, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 9810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 9810: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9810] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9810: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 49
# ** Info: Valid Write Inputs Pass
#    Time: 9810 ns Started: 9810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9810 ns Started: 9810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 56
# UVM_INFO scoreboard.sv(102) @ 9820: uvm_test_top.e1.scb [scoreboard] READ: addr=8, expected=36, actual=150, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 36, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9820: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9820: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9820 ns Started: 9820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9820 ns Started: 9820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9830: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 36, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 9830: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9830] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9830: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 162
# ** Info: Valid Write Inputs Pass
#    Time: 9830 ns Started: 9830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9830 ns Started: 9830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9840 ns Started: 9840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9840 ns Started: 9840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9850: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 8, data = 162, memory  = '{21, 179, 102, 199, 94, 56, 150, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9850: uvm_test_top.e1.scb [scoreboard] write_count = 73, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 9850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 9850: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9850] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9850: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 101
# ** Info: Valid Write Inputs Pass
#    Time: 9850 ns Started: 9850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9850 ns Started: 9850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 94
# UVM_INFO scoreboard.sv(102) @ 9860: uvm_test_top.e1.scb [scoreboard] READ: addr=9, expected=150, actual=56, Memory contents: '{21, 179, 102, 199, 94, 56, 150, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9860: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9860: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9860 ns Started: 9860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9860 ns Started: 9860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9870: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 150, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 9870: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9870] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9870: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 177
# ** Info: Valid Write Inputs Pass
#    Time: 9870 ns Started: 9870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9870 ns Started: 9870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9880 ns Started: 9880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9880 ns Started: 9880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9890: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 9, data = 177, memory  = '{21, 179, 102, 199, 94, 56, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9890: uvm_test_top.e1.scb [scoreboard] write_count = 74, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 9890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 9890: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9890] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9890: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 187
# ** Info: Valid Write Inputs Pass
#    Time: 9890 ns Started: 9890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9890 ns Started: 9890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 199
# UVM_INFO scoreboard.sv(102) @ 9900: uvm_test_top.e1.scb [scoreboard] READ: addr=10, expected=56, actual=94, Memory contents: '{21, 179, 102, 199, 94, 56, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9900: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9900: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9900 ns Started: 9900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9900 ns Started: 9900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9910: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 56, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 9910: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9910] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9910: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 226
# ** Info: Valid Write Inputs Pass
#    Time: 9910 ns Started: 9910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9910 ns Started: 9910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9920 ns Started: 9920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9920 ns Started: 9920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9930: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 10, data = 226, memory  = '{21, 179, 102, 199, 94, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9930: uvm_test_top.e1.scb [scoreboard] write_count = 75, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 9930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 9930: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9930] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9930: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 33
# ** Info: Valid Write Inputs Pass
#    Time: 9930 ns Started: 9930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9930 ns Started: 9930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 102
# UVM_INFO scoreboard.sv(102) @ 9940: uvm_test_top.e1.scb [scoreboard] READ: addr=11, expected=94, actual=199, Memory contents: '{21, 179, 102, 199, 94, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9940: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9940: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9940 ns Started: 9940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9940 ns Started: 9940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9950: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 94, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 9950: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9950] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9950: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 117
# ** Info: Valid Write Inputs Pass
#    Time: 9950 ns Started: 9950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9950 ns Started: 9950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 9960 ns Started: 9960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9960 ns Started: 9960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 9970: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 11, data = 117, memory  = '{21, 179, 102, 199, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 9970: uvm_test_top.e1.scb [scoreboard] write_count = 76, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 9970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 9970: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9970] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9970: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 73
# ** Info: Valid Write Inputs Pass
#    Time: 9970 ns Started: 9970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9970 ns Started: 9970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 9980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 179
# UVM_INFO scoreboard.sv(102) @ 9980: uvm_test_top.e1.scb [scoreboard] READ: addr=12, expected=199, actual=102, Memory contents: '{21, 179, 102, 199, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 9980: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 9980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 9980: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [9980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 9980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 9980 ns Started: 9980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 9980 ns Started: 9980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 9990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 9990: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 199, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 9990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 9990: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [9990] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 9990: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 166
# ** Info: Valid Write Inputs Pass
#    Time: 9990 ns Started: 9990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 9990 ns Started: 9990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10 us Started: 10 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10 us Started: 10 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 10010: uvm_test_top.e1.scb [scoreboard] WRITE : addr = 12, data = 166, memory  = '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(64) @ 10010: uvm_test_top.e1.scb [scoreboard] write_count = 77, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 10010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 10010: uvm_test_top.e1.w_agnt.sqr@@p_write_seq [p_write_sequence] [10010] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 10010: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 85
# ** Info: Valid Write Inputs Pass
#    Time: 10010 ns Started: 10010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10010 ns Started: 10010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 21
# UVM_INFO scoreboard.sv(102) @ 10020: uvm_test_top.e1.scb [scoreboard] READ: addr=13, expected=102, actual=179, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10020: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10020: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10020 ns Started: 10020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10020 ns Started: 10020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 10030: uvm_test_top.e1.scb [scoreboard] FIFO FULL, memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(76) @ 10030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 13, wq2_rptr = 17
# UVM_INFO wr_driver.sv(19) @ 10030: uvm_test_top.e1.w_agnt.w_drv [wr_driver] winc = 0 | wdata = 237
# ** Info: Valid Write Inputs Pass
#    Time: 10030 ns Started: 10030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10030 ns Started: 10030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10040 ns Started: 10040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10040 ns Started: 10040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 17
# ** Info: Valid Write Inputs Pass
#    Time: 10050 ns Started: 10050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10050 ns Started: 10050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 204
# UVM_INFO scoreboard.sv(102) @ 10060: uvm_test_top.e1.scb [scoreboard] READ: addr=14, expected=179, actual=21, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10060: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10060: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10060 ns Started: 10060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10060 ns Started: 10060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 16
# ** Info: Valid Write Inputs Pass
#    Time: 10070 ns Started: 10070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10070 ns Started: 10070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10080 ns Started: 10080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10080 ns Started: 10080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 16
# ** Info: Valid Write Inputs Pass
#    Time: 10090 ns Started: 10090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10090 ns Started: 10090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 139
# UVM_INFO scoreboard.sv(102) @ 10100: uvm_test_top.e1.scb [scoreboard] READ: addr=15, expected=21, actual=204, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10100: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10100: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10100 ns Started: 10100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10100 ns Started: 10100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 10110 ns Started: 10110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10110 ns Started: 10110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10120 ns Started: 10120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10120 ns Started: 10120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 10130 ns Started: 10130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10130 ns Started: 10130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 17
# UVM_INFO scoreboard.sv(102) @ 10140: uvm_test_top.e1.scb [scoreboard] READ: addr=0, expected=204, actual=139, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10140: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10140: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10140 ns Started: 10140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10140 ns Started: 10140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 1
# ** Info: Valid Write Inputs Pass
#    Time: 10150 ns Started: 10150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10150 ns Started: 10150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10160 ns Started: 10160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10160 ns Started: 10160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 1
# ** Info: Valid Write Inputs Pass
#    Time: 10170 ns Started: 10170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10170 ns Started: 10170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 138
# UVM_INFO scoreboard.sv(102) @ 10180: uvm_test_top.e1.scb [scoreboard] READ: addr=1, expected=139, actual=17, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10180: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10180: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10180 ns Started: 10180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10180 ns Started: 10180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 3
# ** Info: Valid Write Inputs Pass
#    Time: 10190 ns Started: 10190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10190 ns Started: 10190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10200 ns Started: 10200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10200 ns Started: 10200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 3
# ** Info: Valid Write Inputs Pass
#    Time: 10210 ns Started: 10210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10210 ns Started: 10210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 244
# UVM_INFO scoreboard.sv(102) @ 10220: uvm_test_top.e1.scb [scoreboard] READ: addr=2, expected=17, actual=138, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10220: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10220: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10220 ns Started: 10220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10220 ns Started: 10220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 2
# ** Info: Valid Write Inputs Pass
#    Time: 10230 ns Started: 10230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10230 ns Started: 10230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10240 ns Started: 10240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10240 ns Started: 10240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 2
# ** Info: Valid Write Inputs Pass
#    Time: 10250 ns Started: 10250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10250 ns Started: 10250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 219
# UVM_INFO scoreboard.sv(102) @ 10260: uvm_test_top.e1.scb [scoreboard] READ: addr=3, expected=138, actual=244, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10260: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10260: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10260 ns Started: 10260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10260 ns Started: 10260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 6
# ** Info: Valid Write Inputs Pass
#    Time: 10270 ns Started: 10270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10270 ns Started: 10270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10280 ns Started: 10280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10280 ns Started: 10280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 6
# ** Info: Valid Write Inputs Pass
#    Time: 10290 ns Started: 10290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10290 ns Started: 10290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 46
# UVM_INFO scoreboard.sv(102) @ 10300: uvm_test_top.e1.scb [scoreboard] READ: addr=4, expected=244, actual=219, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10300: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10300: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10300 ns Started: 10300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10300 ns Started: 10300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 7
# ** Info: Valid Write Inputs Pass
#    Time: 10310 ns Started: 10310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10310 ns Started: 10310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10320 ns Started: 10320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10320 ns Started: 10320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 7
# ** Info: Valid Write Inputs Pass
#    Time: 10330 ns Started: 10330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10330 ns Started: 10330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 202
# UVM_INFO scoreboard.sv(102) @ 10340: uvm_test_top.e1.scb [scoreboard] READ: addr=5, expected=219, actual=46, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10340: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10340: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10340 ns Started: 10340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10340 ns Started: 10340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 5
# ** Info: Valid Write Inputs Pass
#    Time: 10350 ns Started: 10350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10350 ns Started: 10350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10360 ns Started: 10360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10360 ns Started: 10360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 5
# ** Info: Valid Write Inputs Pass
#    Time: 10370 ns Started: 10370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10370 ns Started: 10370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 162
# UVM_INFO scoreboard.sv(102) @ 10380: uvm_test_top.e1.scb [scoreboard] READ: addr=6, expected=46, actual=202, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10380: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10380: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10380 ns Started: 10380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10380 ns Started: 10380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 4
# ** Info: Valid Write Inputs Pass
#    Time: 10390 ns Started: 10390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10390 ns Started: 10390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10400 ns Started: 10400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10400 ns Started: 10400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 4
# ** Info: Valid Write Inputs Pass
#    Time: 10410 ns Started: 10410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10410 ns Started: 10410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 177
# UVM_INFO scoreboard.sv(102) @ 10420: uvm_test_top.e1.scb [scoreboard] READ: addr=7, expected=202, actual=162, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10420: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10420: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10420 ns Started: 10420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10420 ns Started: 10420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 12
# ** Info: Valid Write Inputs Pass
#    Time: 10430 ns Started: 10430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10430 ns Started: 10430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10440 ns Started: 10440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10440 ns Started: 10440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 12
# ** Info: Valid Write Inputs Pass
#    Time: 10450 ns Started: 10450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10450 ns Started: 10450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 226
# UVM_INFO scoreboard.sv(102) @ 10460: uvm_test_top.e1.scb [scoreboard] READ: addr=8, expected=162, actual=177, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10460: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10460: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10460 ns Started: 10460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10460 ns Started: 10460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 13
# ** Info: Valid Write Inputs Pass
#    Time: 10470 ns Started: 10470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10470 ns Started: 10470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10480 ns Started: 10480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10480 ns Started: 10480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 13
# ** Info: Valid Write Inputs Pass
#    Time: 10490 ns Started: 10490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10490 ns Started: 10490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 117
# UVM_INFO scoreboard.sv(102) @ 10500: uvm_test_top.e1.scb [scoreboard] READ: addr=9, expected=177, actual=226, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10500: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10500: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10500 ns Started: 10500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10500 ns Started: 10500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 15
# ** Info: Valid Write Inputs Pass
#    Time: 10510 ns Started: 10510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10510 ns Started: 10510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10520 ns Started: 10520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10520 ns Started: 10520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 15
# ** Info: Valid Write Inputs Pass
#    Time: 10530 ns Started: 10530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10530 ns Started: 10530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 166
# UVM_INFO scoreboard.sv(102) @ 10540: uvm_test_top.e1.scb [scoreboard] READ: addr=10, expected=226, actual=117, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10540: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10540: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10540 ns Started: 10540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10540 ns Started: 10540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 14
# ** Info: Valid Write Inputs Pass
#    Time: 10550 ns Started: 10550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10550 ns Started: 10550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10560 ns Started: 10560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10560 ns Started: 10560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 14
# ** Info: Valid Write Inputs Pass
#    Time: 10570 ns Started: 10570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10570 ns Started: 10570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(102) @ 10580: uvm_test_top.e1.scb [scoreboard] READ: addr=11, expected=117, actual=166, Memory contents: '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(108) @ 10580: uvm_test_top.e1.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 10580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10580: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10580 ns Started: 10580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10580 ns Started: 10580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 10
# ** Info: Valid Write Inputs Pass
#    Time: 10590 ns Started: 10590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10590 ns Started: 10590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10600 ns Started: 10600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10600 ns Started: 10600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 10
# ** Info: Valid Write Inputs Pass
#    Time: 10610 ns Started: 10610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10610 ns Started: 10610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10620: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10620: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10620 ns Started: 10620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10620 ns Started: 10620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10630 ns Started: 10630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10630 ns Started: 10630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10640 ns Started: 10640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10640 ns Started: 10640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10650 ns Started: 10650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10650 ns Started: 10650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10660: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10660: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10660 ns Started: 10660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10660 ns Started: 10660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10670 ns Started: 10670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10670 ns Started: 10670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10680 ns Started: 10680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10680 ns Started: 10680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10690 ns Started: 10690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10690 ns Started: 10690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10700: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10700 ns Started: 10700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10700 ns Started: 10700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10710 ns Started: 10710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10710 ns Started: 10710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10720 ns Started: 10720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10720 ns Started: 10720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10730 ns Started: 10730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10730 ns Started: 10730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10740: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10740 ns Started: 10740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10740 ns Started: 10740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10750 ns Started: 10750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10750 ns Started: 10750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10760 ns Started: 10760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10760 ns Started: 10760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10770 ns Started: 10770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10770 ns Started: 10770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10780: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10780 ns Started: 10780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10780 ns Started: 10780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10790 ns Started: 10790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10790 ns Started: 10790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10800 ns Started: 10800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10800 ns Started: 10800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10810 ns Started: 10810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10810 ns Started: 10810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10820: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10820 ns Started: 10820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10820 ns Started: 10820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10830 ns Started: 10830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10830 ns Started: 10830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10840 ns Started: 10840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10840 ns Started: 10840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10850 ns Started: 10850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10850 ns Started: 10850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10860: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10860 ns Started: 10860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10860 ns Started: 10860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10870 ns Started: 10870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10870 ns Started: 10870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10880 ns Started: 10880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10880 ns Started: 10880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10890 ns Started: 10890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10890 ns Started: 10890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10900: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10900 ns Started: 10900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10900 ns Started: 10900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10910 ns Started: 10910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10910 ns Started: 10910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10920 ns Started: 10920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10920 ns Started: 10920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10930 ns Started: 10930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10930 ns Started: 10930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10940: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10940 ns Started: 10940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10940 ns Started: 10940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10950 ns Started: 10950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10950 ns Started: 10950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 10960 ns Started: 10960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10960 ns Started: 10960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10970 ns Started: 10970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10970 ns Started: 10970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 10980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 10980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 10980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 10980: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [10980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 10980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 10980 ns Started: 10980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 10980 ns Started: 10980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 10990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 10990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 10990 ns Started: 10990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 10990 ns Started: 10990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11 us Started: 11 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11 us Started: 11 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11010 ns Started: 11010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11010 ns Started: 11010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11020: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11020 ns Started: 11020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11020 ns Started: 11020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11030 ns Started: 11030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11030 ns Started: 11030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11040 ns Started: 11040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11040 ns Started: 11040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11050 ns Started: 11050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11050 ns Started: 11050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11060: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11060: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11060 ns Started: 11060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11060 ns Started: 11060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11070 ns Started: 11070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11070 ns Started: 11070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11080 ns Started: 11080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11080 ns Started: 11080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11090 ns Started: 11090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11090 ns Started: 11090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11100: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11100: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11100: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11100 ns Started: 11100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11100 ns Started: 11100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11110: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11110: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11110 ns Started: 11110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11110 ns Started: 11110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11120 ns Started: 11120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11120 ns Started: 11120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11130: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11130: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11130 ns Started: 11130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11130 ns Started: 11130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11140: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11140: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11140: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11140: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11140: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11140 ns Started: 11140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11140 ns Started: 11140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11150: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11150: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11150 ns Started: 11150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11150 ns Started: 11150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11160 ns Started: 11160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11160 ns Started: 11160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11170: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11170: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11170 ns Started: 11170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11170 ns Started: 11170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11180: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11180: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11180: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11180: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11180: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11180 ns Started: 11180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11180 ns Started: 11180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11190: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11190: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11190 ns Started: 11190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11190 ns Started: 11190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11200 ns Started: 11200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11200 ns Started: 11200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11210: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11210: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11210 ns Started: 11210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11210 ns Started: 11210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11220: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11220: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11220: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11220: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11220: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11220 ns Started: 11220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11220 ns Started: 11220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11230: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11230: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11230 ns Started: 11230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11230 ns Started: 11230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11240 ns Started: 11240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11240 ns Started: 11240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11250: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11250: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11250 ns Started: 11250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11250 ns Started: 11250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11260: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11260: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11260: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11260: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11260: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11260 ns Started: 11260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11260 ns Started: 11260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11270: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11270: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11270 ns Started: 11270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11270 ns Started: 11270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11280 ns Started: 11280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11280 ns Started: 11280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11290: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11290: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11290 ns Started: 11290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11290 ns Started: 11290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11300: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11300: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11300: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11300: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11300: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11300 ns Started: 11300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11300 ns Started: 11300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11310: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11310: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11310 ns Started: 11310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11310 ns Started: 11310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11320 ns Started: 11320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11320 ns Started: 11320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11330: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11330: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11330 ns Started: 11330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11330 ns Started: 11330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11340: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11340: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11340: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11340: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11340: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11340 ns Started: 11340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11340 ns Started: 11340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11350: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11350: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11350 ns Started: 11350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11350 ns Started: 11350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11360 ns Started: 11360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11360 ns Started: 11360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11370: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11370: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11370 ns Started: 11370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11370 ns Started: 11370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11380: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11380: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11380: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11380: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11380: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11380 ns Started: 11380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11380 ns Started: 11380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11390: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11390: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11390 ns Started: 11390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11390 ns Started: 11390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11400 ns Started: 11400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11400 ns Started: 11400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11410: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11410: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11410 ns Started: 11410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11410 ns Started: 11410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11420: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11420: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11420: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11420: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11420: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11420 ns Started: 11420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11420 ns Started: 11420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11430: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11430: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11430 ns Started: 11430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11430 ns Started: 11430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11440 ns Started: 11440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11440 ns Started: 11440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11450: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11450: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11450 ns Started: 11450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11450 ns Started: 11450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11460: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11460: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11460: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11460: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11460: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11460 ns Started: 11460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11460 ns Started: 11460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11470: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11470: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11470 ns Started: 11470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11470 ns Started: 11470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11480 ns Started: 11480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11480 ns Started: 11480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11490: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11490: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11490 ns Started: 11490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11490 ns Started: 11490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11500: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11500: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11500: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11500: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11500: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11500 ns Started: 11500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11500 ns Started: 11500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11510: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11510: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11510 ns Started: 11510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11510 ns Started: 11510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11520 ns Started: 11520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11520 ns Started: 11520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11530: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11530: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11530 ns Started: 11530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11530 ns Started: 11530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11540: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11540: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11540: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11540: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11540: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11540 ns Started: 11540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11540 ns Started: 11540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11550: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11550: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11550 ns Started: 11550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11550 ns Started: 11550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11560 ns Started: 11560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11560 ns Started: 11560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11570: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11570: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11570 ns Started: 11570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11570 ns Started: 11570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11580: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11580: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11580: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11580: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11580: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11580 ns Started: 11580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11580 ns Started: 11580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11590: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11590: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11590 ns Started: 11590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11590 ns Started: 11590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11600 ns Started: 11600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11600 ns Started: 11600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11610: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11610: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11610 ns Started: 11610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11610 ns Started: 11610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11620: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11620: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11620: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11620: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11620: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11620 ns Started: 11620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11620 ns Started: 11620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11630: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11630: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11630 ns Started: 11630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11630 ns Started: 11630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11640 ns Started: 11640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11640 ns Started: 11640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11650: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11650: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11650 ns Started: 11650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11650 ns Started: 11650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11660: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11660: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11660: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11660: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11660: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11660 ns Started: 11660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11660 ns Started: 11660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11670: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11670: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11670 ns Started: 11670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11670 ns Started: 11670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11680 ns Started: 11680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11680 ns Started: 11680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11690: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11690: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11690 ns Started: 11690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11690 ns Started: 11690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11700: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11700: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11700: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11700: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11700: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11700 ns Started: 11700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11700 ns Started: 11700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11710: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11710: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11710 ns Started: 11710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11710 ns Started: 11710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11720 ns Started: 11720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11720 ns Started: 11720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11730: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11730: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11730 ns Started: 11730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11730 ns Started: 11730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11740: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11740: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11740: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11740: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11740: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11740 ns Started: 11740 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11740 ns Started: 11740 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11750: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11750: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11750 ns Started: 11750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11750 ns Started: 11750 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11760 ns Started: 11760 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11760 ns Started: 11760 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11770: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11770: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11770 ns Started: 11770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11770 ns Started: 11770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11780: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11780: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11780: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11780: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11780: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11780 ns Started: 11780 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11780 ns Started: 11780 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11790: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11790: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11790 ns Started: 11790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11790 ns Started: 11790 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11800 ns Started: 11800 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11800 ns Started: 11800 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11810: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11810: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11810 ns Started: 11810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11810 ns Started: 11810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11820: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11820: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11820: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11820: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11820: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11820 ns Started: 11820 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11820 ns Started: 11820 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11830: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11830: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11830 ns Started: 11830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11830 ns Started: 11830 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11840 ns Started: 11840 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11840 ns Started: 11840 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11850: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11850: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11850 ns Started: 11850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11850 ns Started: 11850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11860: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11860: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11860: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11860: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11860: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11860 ns Started: 11860 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11860 ns Started: 11860 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11870: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11870: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11870 ns Started: 11870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11870 ns Started: 11870 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11880 ns Started: 11880 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11880 ns Started: 11880 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11890: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11890: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11890 ns Started: 11890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11890 ns Started: 11890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11900: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11900: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11900: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11900: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11900: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11900 ns Started: 11900 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11900 ns Started: 11900 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11910: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11910: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11910 ns Started: 11910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11910 ns Started: 11910 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11920 ns Started: 11920 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11920 ns Started: 11920 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11930: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11930: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11930 ns Started: 11930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11930 ns Started: 11930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11940: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11940: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11940: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11940: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11940: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11940 ns Started: 11940 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11940 ns Started: 11940 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11950: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11950: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11950 ns Started: 11950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11950 ns Started: 11950 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 11960 ns Started: 11960 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11960 ns Started: 11960 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11970: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11970: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11970 ns Started: 11970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11970 ns Started: 11970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 11980: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 11980: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 11980: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 11980: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [11980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 11980: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 11980 ns Started: 11980 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 11980 ns Started: 11980 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 11990: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 11990: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 11990 ns Started: 11990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 11990 ns Started: 11990 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 12 us Started: 12 us  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 12 us Started: 12 us  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 12010: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 12010: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 12010 ns Started: 12010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 12010 ns Started: 12010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 12020: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 12020: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 12020: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 12020: uvm_test_top.e1.r_agnt.sqr@@p_read_seq [p_read_sequence] [12020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 12020: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 12020 ns Started: 12020 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 12020 ns Started: 12020 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 12030: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 12030: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 12030 ns Started: 12030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 12030 ns Started: 12030 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 12040 ns Started: 12040 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 12040 ns Started: 12040 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 12050: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 12050: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 12050 ns Started: 12050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 12050 ns Started: 12050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 12060: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(121) @ 12060: uvm_test_top.e1.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{21, 179, 102, 166, 117, 226, 177, 162, 202, 46, 219, 244, 138, 17, 139, 204}
# UVM_INFO scoreboard.sv(129) @ 12060: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO rd_driver.sv(18) @ 12060: uvm_test_top.e1.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 12060 ns Started: 12060 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 12060 ns Started: 12060 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 12070: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 12070: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 12070 ns Started: 12070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 12070 ns Started: 12070 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 12080 ns Started: 12080 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 12080 ns Started: 12080 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 12090: uvm_test_top.e1.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 12090: uvm_test_top.e1.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 11
# ** Info: Valid Write Inputs Pass
#    Time: 12090 ns Started: 12090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 12090 ns Started: 12090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 12100: uvm_test_top.e1.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 102
# UVM_INFO scoreboard.sv(129) @ 12100: uvm_test_top.e1.scb [scoreboard] REMPTY Pass
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO coverage.sv(52) @ 12100: uvm_test_top.e1.cov [COV] read coverage = 100.000000, write coverage = 100.000000
# UVM_INFO scoreboard.sv(145) @ 12100: uvm_test_top.e1.scb [scoreboard] ==============================================
# UVM_INFO scoreboard.sv(146) @ 12100: uvm_test_top.e1.scb [scoreboard]   Total Writes Operations =>    77
# UVM_INFO scoreboard.sv(147) @ 12100: uvm_test_top.e1.scb [scoreboard]   Total Read Operations =>     77
# UVM_INFO scoreboard.sv(148) @ 12100: uvm_test_top.e1.scb [scoreboard] ----------------------------------------------
# UVM_INFO scoreboard.sv(149) @ 12100: uvm_test_top.e1.scb [scoreboard]   RDATA   =>   Pass=77, Fail=0
# UVM_INFO scoreboard.sv(150) @ 12100: uvm_test_top.e1.scb [scoreboard]   WFULL   =>   Pass=604, Fail=0
# UVM_INFO scoreboard.sv(151) @ 12100: uvm_test_top.e1.scb [scoreboard]   REMPTY  =>   Pass=301, Fail=0
# UVM_INFO scoreboard.sv(152) @ 12100: uvm_test_top.e1.scb [scoreboard] ==============================================
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 3385
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]     1
# [Questa UVM]     2
# [RD_DRV]   302
# [RNTST]     1
# [TEST_DONE]     1
# [WR_MON]   604
# [p_read_sequence]   100
# [p_write_sequence]   100
# [rd_monitor]   302
# [read_sequence]   200
# [scoreboard]  1468
# [wr_driver]   203
# [write_sequence]   101
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12100 ns  Iteration: 62  Instance: /top
# End time: 13:30:31 on Nov 09,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 16
