<?xml version="1.0" encoding="ISO-8859-1"?>
<node id="top">
  <node id="FW"  address="0x0"  permission="r"
	description="Firmware version on the OH"/>

  <!-- registers only in V2A -->
  <node id="FPGA_PLL_LOCK"  address="0x1"  mask="0x1"  permission="r"
        description="Returns the lock status of the FPGA clock PLL"/>
  <node id="EXT_PLL_LOCK"   address="0x2"  mask="0x1"  permission="r"
        description="Returns the lock status of the external clock PLL"/>
  <node id="CDCE_LOCK"      address="0x3"  mask="0x1"  permission="r"
        description="Returns the lock status of the CDCE"/>
  <node id="GTX_LOCK"       address="0x4"  mask="0x1"  permission="r"
        description="Returns the lock status of the recovered clock (GTX)"/>


  <!-- registers only in V2B -->
  <node id="QPLL_LOCK"            address="0x1"  mask="0x1"  permission="r"
        description="Returns the lock status of the QPLL"/>
  <node id="QPLL_FPGA_PLL_LOCK"   address="0x2"  mask="0x1"  permission="r"
        description="Returns the lock status of the QPLL to FPGA clock PLL"/>
</node> <!-- end top block -->
