set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {top_cpld.vo top_cpld_v.sdo}}
}
