Mayank Agarwal , Kshitiz Malik , Kevin M. Woley , Sam S. Stone , Matthew I. Frank, Exploiting Postdominance for Speculative Parallelization, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.295-305, February 10-14, 2007[doi>10.1109/HPCA.2007.346207]
Murali Annavaram , Jignesh M. Patel , Edward S. Davidson, Data prefetching by dependence graph precomputation, Proceedings of the 28th annual international symposium on Computer architecture, p.52-61, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379251]
IBM Redbooks, Programming the Cell Broadband Engine Architecture: Examples and Best Practices, Vervante, 2008
Artieri, A. 2005. Nomadik: an MPSoC solution for advanced multimedia. In Proceedings of the 5th International Forum on Application-Specific Multi-Processor SoC. IEEE, Los Alamitos, CA.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Ian Buck, GPU computing with NVIDIA CUDA, ACM SIGGRAPH 2007 courses, August 05-09, 2007, San Diego, California[doi>10.1145/1281500.1281647]
Cao, Y., Sato, T., Orshansky, M., Sylvester, D., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation. In Proceedings of the 2000 Custom Integrated Circuits Conference. IEEE, Los Alamitos, CA, 201--204.
Jichuan Chang , Gurindar S. Sohi, Cooperative Caching for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.264-276, June 17-21, 2006[doi>10.1109/ISCA.2006.17]
Tong Chen , Tao Zhang , Zehra Sura , Mar Gonzales Tallada, Prefetching irregular references for software cache on cell, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356079]
D. R. Cheriton , G. A. Slavenburg , P. D. Boyle, Software-controlled caches in the VMP multiprocessor, Proceedings of the 13th annual international symposium on Computer architecture, p.366-374, June 02-05, 1986, Tokyo, Japan
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.55, December 03-05, 2003
Jamison D. Collins , Hong Wang , Dean M. Tullsen , Christopher Hughes , Yong-Fong Lee , Dan Lavery , John P. Shen, Speculative precomputation: long-range prefetching of delinquent loads, Proceedings of the 28th annual international symposium on Computer architecture, p.14-25, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379248]
J. Cong , Han Guoling , A. Jagannathan , G. Reinman , K. Rutkowski, Accelerating Sequential Applications on CMPs Using Core Spilling, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1094-1107, August 2007[doi>10.1109/TPDS.2007.1085]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
James Dundas , Trevor Mudge, Improving data cache performance by pre-executing instructions under a cache miss, Proceedings of the 11th international conference on Supercomputing, p.68-75, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263597]
Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001[doi>10.1109/54.953269]
Alexandre E. Eichenberger , Kathryn O'Brien , Kevin O'Brien , Peng Wu , Tong Chen , Peter H. Oden , Daniel A. Prener , Janice C. Shepherd , Byoungro So , Zehra Sura , Amy Wang , Tao Zhang , Peng Zhao , Michael Gschwind, Optimizing Compiler for the CELL Processor, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.161-172, September 17-21, 2005[doi>10.1109/PACT.2005.33]
Amin Firoozshahian , Alex Solomatnikov , Ofer Shacham , Zain Asgar , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, A memory system design framework: creating smart memories, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555805]
Ilya Ganusov , Martin Burtscher, Efficient emulation of hardware prefetchers via event-driven helper threading, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152178]
Ghuloum, A., Smith, T., Wu, G., Zhou, X., Fang, J., Guo, P., So, B., Rajagopalan, M., Chen, Y., et al. 2007. Future-proof data parallel algorithms and software on Intel#8482; multi-core architecture. Intel Tech. J. 11, 4.
Fei Guo , Yan Solihin , Li Zhao , Ravishankar Iyer, A Framework for Providing Quality of Service in Chip Multi-Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.343-355, December 01-05, 2007[doi>10.1109/MICRO.2007.6]
Lance Hammond , Mark Willey , Kunle Olukotun, Data speculation support for a chip multiprocessor, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.58-69, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291020]
Hamzaoglu, F., Zhang, K., Wang, Y., Ahn, H., Bhattacharya, U., Chen, Z., Ng, Y., Pavlov, A., Smits, K., et al. 2008. A 153Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45nm high-K metal-gate CMOS technology. In Proceedings of the IEEE International Solid-State Circuits Conference. IEEE, Los Alamitos, CA, 376--621.
Harris, S. 2005. Synergistic caching in single-chip multiprocessors. Ph.D. thesis, Stanford University.
Hegde, R. 2008. Optimizing application performance on Intel © Core#8482; microarchitecture using hardware-implemented prefetchers. Intel Software Network. http://software.intel.com/en-us/articles/optimizing-application-performance-on-intel-coret-microarchitecture-usinghardware-implemented-prefetchers.
Justin Hensley, AMD CTM overview, ACM SIGGRAPH 2007 courses, August 05-09, 2007, San Diego, California[doi>10.1145/1281500.1281648]
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Lisa R. Hsu , Steven K. Reinhardt , Ravishankar Iyer , Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152161]
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Doug Joseph , Dirk Grunwald, Prefetching using Markov predictors, Proceedings of the 24th annual international symposium on Computer architecture, p.252-263, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264207]
Kadota, H., Miyake, J., Okabayashi, I., Maeda, T., Okamoto, T., Nakajima, M., and Kagawa, K. 1987. A 32-bit CMOS microprocessor with on-chip cache and TLB. IEEE J. Solid-State Circuits 22, 5, 800--807.
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
Gokul B. Kandiraju , Anand Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Kim, W., Gupta, M., Wei, G., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the 14th International Symposium on High Performance Computer Architecture. IEEE, Los Alamitos, CA, 123--134.
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
Kumar, R. and Hinton, G. 2009. A family of 45nm IA processors. In Proceedings of the IEEE International Solid-State Circuits Conference. IEEE, Los Alamitos, CA, 58--59.
Steve S.W. Liao , Perry H. Wang , Hong Wang , Gerolf Hoflehner , Daniel Lavery , John P. Shen, Post-pass binary adaptation for software-based speculative precomputation, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512544]
Wei Liu , James Tuck , Luis Ceze , Wonsun Ahn , Karin Strauss , Jose Renau , Josep Torrellas, POSH: a TLS compiler that exploits program structure, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA[doi>10.1145/1122971.1122997]
Chi-Keung Luk, Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors, Proceedings of the 28th annual international symposium on Computer architecture, p.40-51, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379250]
Aqeel Mahesri , Daniel Johnson , Neal Crago , Sanjay J. Patel, Tradeoffs in designing accelerator architectures for visual computing, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.164-175, November 08-12, 2008[doi>10.1109/MICRO.2008.4771788]
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Michael D. McCool , Kevin Wadleigh , Brent Henderson , Hsin-Ying Lin, Performance evaluation of GPUs using the RapidMind development platform, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188642]
Jason E. Miller , Anant Agarwal, Software-based instruction caching for embedded processors, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168894]
Moore, C. 2007. The role of accelerated computing in the multi-core era. In Proceedings of the Workshop on Manycore and Multicore Computing: Architectures, Applications And Directions.
Moritz, C. A., Frank, M., Lee, W., and Amarasinghe, S. 1999. Hot pages: software caching for raw microprocessors. Tech. rep. MIT-LCS-TM-599, Massachusetts Institute of Technology.
Munshi, A. 2008. OpenCL: parallel computing on the GPU and CPU. In Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '08). ACM, New York.
Onur Mutlu , Jared Stark , Chris Wilkerson , Yale N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.129, February 08-12, 2003
Kyle J. Nesbit , James E. Smith, Data Cache Prefetching Using a Global History Buffer, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.96, February 14-18, 2004[doi>10.1109/HPCA.2004.10030]
Papakipos, M. 2006. PeakStream platform. In Proceedings of the ACM/IEEE Conference on Supercomputing Tutorial on GPGPU. http://www.gpgpu.org/sc2006/slides/12.papakipos.peakstream.pdf.
Miquel Pericas , Adrian Cristal , Francisco J. Cazorla , Ruben Gonzalez , Daniel A. Jimenez , Mateo Valero, A Flexible Heterogeneous Multi-Core Architecture, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.13-24, September 15-19, 2007[doi>10.1109/PACT.2007.5]
Pham, D., Asano, S., Bolliger, M., Day, M. N., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., et al. 2005. The design and implementation of a first-generation CELL processor. In Proceedings of the IEEE International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., et al. 2005. SESC simulator. http://sesc.sourceforge.net.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Howard Jay Siegel , Thomas Schwederski , Nathaniel J. Davis, IV , James T. Kuehn, PASM: a reconfigurable parallel system for image processing, ACM SIGARCH Computer Architecture News, v.12 n.4, p.7-19, September 1984[doi>10.1145/859558.859560]
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Smith, S. L. 2008. Intel roadmap overview. Intel Developer Forum.
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
Tendler, J., Dodson, S., Fields, S., Le, H., and Sinharoy, B. 2001. POWER4 system microarchitecture. IBM Technical white paper.
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Dong Hyuk Woo , Hsien-Hsin S. Lee , Joshua B. Fryman , Allan D. Knies , Marsha Eng, POD: A 3D-Integrated Broad-Purpose Acceleration Layer, IEEE Micro, v.28 n.4, p.28-40, July 2008[doi>10.1109/MM.2008.58]
Dong Hyuk Woo , Hsien-Hsin S. Lee, Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era, Computer, v.41 n.12, p.24-31, December 2008[doi>10.1109/MC.2008.494]
Dong Hyuk Woo , Hsien-Hsin S. Lee, COMPASS: a programmable data prefetcher using idle GPU shaders, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736054]
Thomas Y. Yeh , Petros Faloutsos , Sanjay J. Patel , Glenn Reinman, ParallAX: an architecture for real-time physics, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250691]
Michael Zhang , Krste Asanovic, Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.336-345, June 04-08, 2005[doi>10.1109/ISCA.2005.53]
