Release 10.1.02 - xst K.37 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: entity_pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "entity_pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "entity_pong"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : entity_pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : entity_pong.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pongtypes.vhd" in Library work.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd" in Library work.
Architecture architecture_ball of Entity entity_ball is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd" in Library work.
Architecture architecture_paddle of Entity entity_paddle is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd" in Library work.
Architecture architecture_border of Entity entity_border is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd" in Library work.
Architecture architecture_number of Entity entity_number is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" in Library work.
Architecture architecture_ponglogic of Entity entity_ponglogic is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/signalgenerator.vhd" in Library work.
Architecture architecture_signalgenerator of Entity entity_signalgenerator is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pixelgenerator.vhd" in Library work.
Architecture architecture_pixelgenerator of Entity entity_pixelgenerator is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/colourresolver.vhd" in Library work.
Architecture architecture_colourresolver of Entity entity_colourresolver is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pong.vhd" in Library work.
Architecture architecture_pong of Entity entity_pong is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <entity_pong> in library <work> (architecture <architecture_pong>).

Analyzing hierarchy for entity <entity_ponglogic> in library <work> (architecture <architecture_ponglogic>).

Analyzing hierarchy for entity <entity_signalgenerator> in library <work> (architecture <architecture_signalgenerator>).

Analyzing hierarchy for entity <entity_pixelgenerator> in library <work> (architecture <architecture_pixelgenerator>).

Analyzing hierarchy for entity <entity_colourresolver> in library <work> (architecture <architecture_colourresolver>).

Analyzing hierarchy for entity <entity_ball> in library <work> (architecture <architecture_ball>).

Analyzing hierarchy for entity <entity_paddle> in library <work> (architecture <architecture_paddle>).

Analyzing hierarchy for entity <entity_border> in library <work> (architecture <architecture_border>).

Analyzing hierarchy for entity <entity_number> in library <work> (architecture <architecture_number>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <entity_pong> in library <work> (Architecture <architecture_pong>).
Entity <entity_pong> analyzed. Unit <entity_pong> generated.

Analyzing Entity <entity_ponglogic> in library <work> (Architecture <architecture_ponglogic>).
Entity <entity_ponglogic> analyzed. Unit <entity_ponglogic> generated.

Analyzing Entity <entity_signalgenerator> in library <work> (Architecture <architecture_signalgenerator>).
Entity <entity_signalgenerator> analyzed. Unit <entity_signalgenerator> generated.

Analyzing Entity <entity_pixelgenerator> in library <work> (Architecture <architecture_pixelgenerator>).
Entity <entity_pixelgenerator> analyzed. Unit <entity_pixelgenerator> generated.

Analyzing Entity <entity_ball> in library <work> (Architecture <architecture_ball>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ball_position.x>, <ball_radius>, <ball_position.y>, <ball_colour_in.red>, <ball_colour_in.green>, <ball_colour_in.blue>
Entity <entity_ball> analyzed. Unit <entity_ball> generated.

Analyzing Entity <entity_paddle> in library <work> (Architecture <architecture_paddle>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <paddle_position.x>, <paddle_dimension.width>, <paddle_position.y>, <paddle_dimension.height>, <paddle_colour_in.red>, <paddle_colour_in.green>, <paddle_colour_in.blue>
Entity <entity_paddle> analyzed. Unit <entity_paddle> generated.

Analyzing Entity <entity_border> in library <work> (Architecture <architecture_border>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <border_width>, <border_colour_in.red>, <border_colour_in.green>, <border_colour_in.blue>
Entity <entity_border> analyzed. Unit <entity_border> generated.

Analyzing Entity <entity_number> in library <work> (Architecture <architecture_number>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd" line 157: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <number_score_in>, <number_start_x_in>, <number_start_y_in>
Entity <entity_number> analyzed. Unit <entity_number> generated.

Analyzing Entity <entity_colourresolver> in library <work> (Architecture <architecture_colourresolver>).
Entity <entity_colourresolver> analyzed. Unit <entity_colourresolver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <entity_ponglogic>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd".
WARNING:Xst:653 - Signal <paddle_position.x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000101.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x5-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4x5-bit multiplier for signal <$mult0000> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0002> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0003> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0004> created at line 58.
    Found 4x3-bit multiplier for signal <$mult0005> created at line 58.
    Found 9-bit adder for signal <add0000$addsub0000> created at line 57.
    Found 9-bit subtractor for signal <add0000$addsub0001> created at line 57.
    Found 9-bit adder carry out for signal <add0000$addsub0002> created at line 57.
    Found 8-bit adder for signal <add0001$addsub0000> created at line 58.
    Found 8-bit adder carry out for signal <add0001$addsub0001> created at line 58.
    Found 32-bit register for signal <ball_position.x>.
    Found 32-bit comparator greater for signal <ball_position.x$cmp_gt0000> created at line 67.
    Found 32-bit comparator greater for signal <ball_position.x$cmp_gt0001> created at line 103.
    Found 32-bit comparator lessequal for signal <ball_position.x$cmp_le0000> created at line 97.
    Found 32-bit adder for signal <ball_position.x$share0000>.
    Found 11-bit subtractor for signal <ball_position.x$sub0000> created at line 57.
    Found 32-bit register for signal <ball_position.y>.
    Found 11-bit adder for signal <ball_position.y$add0000> created at line 58.
    Found 32-bit adder for signal <ball_position.y$addsub0000> created at line 145.
    Found 4x3-bit multiplier for signal <ball_position.y$mult0000> created at line 58.
    Found 10-bit subtractor for signal <ball_position.y$sub0000> created at line 58.
    Found 32-bit register for signal <ball_vector.x>.
    Found 32-bit comparator lessequal for signal <ball_vector.x$cmp_le0000> created at line 103.
    Found 32-bit adder for signal <ball_vector.x$mux0000> created at line 112.
    Found 32-bit register for signal <ball_vector.y>.
    Found 32-bit adder for signal <ball_vector.y$add0000> created at line 67.
    Found 32-bit adder for signal <ball_vector.y$add0001> created at line 67.
    Found 32-bit adder for signal <ball_vector.y$add0002> created at line 67.
    Found 32-bit adder for signal <ball_vector.y$add0003> created at line 67.
    Found 32-bit comparator greatequal for signal <ball_vector.y$cmp_ge0000> created at line 124.
    Found 32-bit comparator less for signal <ball_vector.y$cmp_lt0000> created at line 130.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0001>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0002>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0003>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0004>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0009>.
    Found 32-bit 4-to-1 multiplexer for signal <ball_vector.y$mux0010>.
    Found 32-bit adder for signal <ball_vector.y$share0000>.
    Found 32-bit subtractor for signal <ball_vector.y$sub0000> created at line 67.
    Found 32-bit subtractor for signal <ball_vector.y$sub0001> created at line 67.
    Found 32-bit adder for signal <ball_vector.y$sub0002> created at line 75.
    Found 1-bit register for signal <game_over>.
    Found 32-bit comparator greater for signal <game_over$cmp_gt0000> created at line 67.
    Found 32-bit comparator greater for signal <game_over$cmp_gt0001> created at line 67.
    Found 32-bit comparator greater for signal <game_over$cmp_gt0002> created at line 97.
    Found 32-bit comparator lessequal for signal <game_over$cmp_le0000> created at line 67.
    Found 32-bit comparator less for signal <game_over$cmp_lt0000> created at line 67.
    Found 4x4-bit multiplier for signal <mult0001$mult0000> created at line 57.
    Found 4x3-bit multiplier for signal <mult0006$mult0000> created at line 58.
    Found 32-bit down counter for signal <paddle_position.y>.
    Found 32-bit subtractor for signal <paddle_position.y$addsub0000> created at line 153.
    Found 32-bit adder for signal <paddle_position.y$addsub0001> created at line 160.
    Found 32-bit comparator greatequal for signal <paddle_position.y$cmp_ge0000> created at line 152.
    Found 32-bit comparator less for signal <paddle_position.y$cmp_lt0000> created at line 159.
    Found 32-bit comparator less for signal <paddle_position.y$cmp_lt0001> created at line 152.
    Found 32-bit 4-to-1 multiplexer for signal <paddle_position.y$mux0000>.
    Found 4-bit up counter for signal <points>.
    Found 32-bit comparator greatequal for signal <points_0$cmp_ge0000> created at line 67.
    Found 32-bit comparator greater for signal <points_0$cmp_gt0000> created at line 67.
    Found 32-bit comparator lessequal for signal <points_0$cmp_le0000> created at line 67.
    Found 32-bit comparator lessequal for signal <points_0$cmp_le0001> created at line 67.
    Summary:
	inferred   5 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred  18 Comparator(s).
	inferred 256 Multiplexer(s).
Unit <entity_ponglogic> synthesized.


Synthesizing Unit <entity_signalgenerator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/signalgenerator.vhd".
    Found 10-bit register for signal <siggen_pos_x>.
    Found 9-bit register for signal <siggen_pos_y>.
    Found 1-bit register for signal <siggen_vsync>.
    Found 1-bit register for signal <siggen_hsync>.
    Found 10-bit up counter for signal <hsync_counter>.
    Found 10-bit comparator greater for signal <siggen_hsync$cmp_gt0000> created at line 62.
    Found 10-bit comparator lessequal for signal <siggen_hsync$cmp_le0000> created at line 62.
    Found 10-bit comparator lessequal for signal <siggen_pos_x$cmp_le0000> created at line 49.
    Found 10-bit comparator lessequal for signal <siggen_pos_y$cmp_le0000> created at line 55.
    Found 10-bit comparator greater for signal <siggen_vsync$cmp_gt0000> created at line 68.
    Found 10-bit comparator lessequal for signal <siggen_vsync$cmp_le0000> created at line 68.
    Found 10-bit up counter for signal <vsync_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <entity_signalgenerator> synthesized.


Synthesizing Unit <entity_colourresolver>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/colourresolver.vhd".
    Found 4-bit register for signal <rslv_colour_green>.
    Found 4-bit register for signal <rslv_colour_blue>.
    Found 4-bit register for signal <rslv_colour_red>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <entity_colourresolver> synthesized.


Synthesizing Unit <entity_ball>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd".
    Found 32-bit adder for signal <ball_colour_out.red$add0000> created at line 34.
    Found 32-bit adder for signal <ball_colour_out.red$add0001> created at line 34.
    Found 32-bit comparator greatequal for signal <ball_colour_out.red$cmp_ge0000> created at line 34.
    Found 32-bit comparator greatequal for signal <ball_colour_out.red$cmp_ge0001> created at line 34.
    Found 32-bit comparator lessequal for signal <ball_colour_out.red$cmp_le0000> created at line 34.
    Found 32-bit comparator lessequal for signal <ball_colour_out.red$cmp_le0001> created at line 34.
    Found 32-bit subtractor for signal <ball_colour_out.red$sub0000> created at line 34.
    Found 32-bit subtractor for signal <ball_colour_out.red$sub0001> created at line 34.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <entity_ball> synthesized.


Synthesizing Unit <entity_paddle>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd".
    Found 32-bit adder for signal <paddle_colour_out.red$add0000> created at line 32.
    Found 32-bit adder for signal <paddle_colour_out.red$add0001> created at line 32.
    Found 32-bit comparator greatequal for signal <paddle_colour_out.red$cmp_ge0000> created at line 32.
    Found 32-bit comparator greatequal for signal <paddle_colour_out.red$cmp_ge0001> created at line 32.
    Found 32-bit comparator less for signal <paddle_colour_out.red$cmp_lt0000> created at line 32.
    Found 32-bit comparator less for signal <paddle_colour_out.red$cmp_lt0001> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <entity_paddle> synthesized.


Synthesizing Unit <entity_border>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd".
    Found 32-bit adder for signal <border_colour_out.green$add0000> created at line 35.
    Found 32-bit comparator greater for signal <border_colour_out.green$cmp_gt0000> created at line 35.
    Found 32-bit comparator greater for signal <border_colour_out.green$cmp_gt0001> created at line 35.
    Found 32-bit comparator less for signal <border_colour_out.green$cmp_lt0000> created at line 35.
    Found 32-bit adder for signal <border_colour_out.green$sub0000> created at line 35.
    Found 32-bit adder for signal <border_colour_out.green$sub0001> created at line 35.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <entity_border> synthesized.


Synthesizing Unit <entity_number>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd".
    Found 8x32-bit ROM for signal <$rom0000>.
    Found 16x56-bit ROM for signal <number_score_in_0$rom0000>.
    Found 8x32-bit ROM for signal <$rom0001>.
    Found 16x56-bit ROM for signal <number_score_in_1$rom0000>.
    Found 8x32-bit ROM for signal <$rom0002>.
    Found 16x56-bit ROM for signal <number_score_in_2$rom0000>.
    Found 8x32-bit ROM for signal <$rom0003>.
    Found 16x56-bit ROM for signal <number_score_in_3$rom0000>.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0000> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <num$mux0001> created at line 201.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0002> created at line 201.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0004> created at line 201.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0006> created at line 201.
    Found 10-bit subtractor for signal <num$sub0000> created at line 201.
    Found 11-bit subtractor for signal <num$sub0001> created at line 201.
    Found 10-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0000> created at line 197.
    Found 9-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0001> created at line 197.
    Found 10-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0002> created at line 197.
    Found 10-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0003> created at line 197.
    Found 10-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0004> created at line 197.
    Found 10-bit comparator less for signal <number_colour_out.blue$cmp_lt0000> created at line 197.
    Found 9-bit comparator less for signal <number_colour_out.blue$cmp_lt0001> created at line 197.
    Found 11-bit comparator less for signal <number_colour_out.blue$cmp_lt0002> created at line 197.
    Found 11-bit comparator less for signal <number_colour_out.blue$cmp_lt0003> created at line 197.
    Found 11-bit comparator less for signal <number_colour_out.blue$cmp_lt0004> created at line 197.
    Summary:
	inferred   8 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  33 Multiplexer(s).
Unit <entity_number> synthesized.


Synthesizing Unit <entity_pixelgenerator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pixelgenerator.vhd".
Unit <entity_pixelgenerator> synthesized.


Synthesizing Unit <entity_pong>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pong.vhd".
    Found 4-bit register for signal <final_colour.blue>.
    Found 4-bit register for signal <final_colour.green>.
    Found 4-bit register for signal <final_colour.red>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <entity_pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x56-bit ROM                                         : 4
 8x32-bit ROM                                          : 4
# Multipliers                                          : 8
 4x3-bit multiplier                                    : 3
 4x4-bit multiplier                                    : 4
 4x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 32
 10-bit subtractor                                     : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 32-bit adder                                          : 17
 32-bit subtractor                                     : 5
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit down counter                                   : 1
 4-bit up counter                                      : 4
# Registers                                            : 15
 1-bit register                                        : 3
 10-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 6
 9-bit register                                        : 1
# Comparators                                          : 45
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 4
 11-bit comparator less                                : 3
 32-bit comparator greatequal                          : 7
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 7
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 13
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 8
 8-bit 12-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3sd1800a.nph' in environment /opt/Xilinx/10.1/ISE.

Synthesizing (advanced) Unit <entity_ponglogic>.
	Multiplier <Mmult__mult0003> in block <entity_ponglogic> and adder/subtractor <Msub_ball_position.x_sub0000> in block <entity_ponglogic> are combined into a MAC<Maddsub__mult0003>.
	Multiplier <Mmult_ball_position.y_mult0000> in block <entity_ponglogic> and adder/subtractor <Madd_ball_position.y_add0000> in block <entity_ponglogic> are combined into a MAC<Maddsub_ball_position.y_mult0000>.
	Multiplier <Mmult_mult0006_mult0000> in block <entity_ponglogic> and adder/subtractor <Msub_ball_position.y_sub0000> in block <entity_ponglogic> are combined into a MAC<Maddsub_mult0006_mult0000>.
	Multiplier <Mmult_mult0001_mult0000> in block <entity_ponglogic> and adder/subtractor <Msub_add0000_addsub0001> in block <entity_ponglogic> are combined into a MAC<Maddsub_mult0001_mult0000>.
	Multiplier <Mmult__mult0000> in block <entity_ponglogic> and adder/subtractor <Madd_add0000_addsub0000> in block <entity_ponglogic> are combined into a MAC<Maddsub__mult0000>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0002 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0002 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0004 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0004 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0005 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0005 by adding 2 register level(s).
Unit <entity_ponglogic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x56-bit ROM                                         : 4
 8x32-bit ROM                                          : 4
# MACs                                                 : 5
 4x3-to-10-bit MAC                                     : 1
 4x3-to-11-bit MAC                                     : 1
 4x4-to-11-bit MAC                                     : 1
 4x4-to-9-bit MAC                                      : 1
 4x5-to-9-bit MAC                                      : 1
# Multipliers                                          : 3
 4x3-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 27
 32-bit adder                                          : 17
 32-bit subtractor                                     : 5
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 9-bit adder carry out                                 : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit down counter                                   : 1
 4-bit up counter                                      : 4
# Registers                                            : 110
 Flip-Flops                                            : 110
# Comparators                                          : 45
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 4
 11-bit comparator less                                : 3
 32-bit comparator greatequal                          : 7
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 7
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 13
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 8
 8-bit 12-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <entity_pong> ...

Optimizing unit <entity_signalgenerator> ...

Optimizing unit <entity_ball> ...

Optimizing unit <entity_paddle> ...

Optimizing unit <entity_border> ...

Optimizing unit <entity_number> ...

Optimizing unit <entity_ponglogic> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <final_colour.red_0> in Unit <entity_pong> is equivalent to the following 3 FFs/Latches, which will be removed : <final_colour.red_1> <final_colour.red_2> <final_colour.red_3> 
INFO:Xst:2261 - The FF/Latch <final_colour.green_1> in Unit <entity_pong> is equivalent to the following FF/Latch, which will be removed : <final_colour.green_3> 
INFO:Xst:2261 - The FF/Latch <final_colour.blue_0> in Unit <entity_pong> is equivalent to the following 5 FFs/Latches, which will be removed : <final_colour.blue_1> <final_colour.blue_2> <final_colour.blue_3> <final_colour.green_0> <final_colour.green_2> 
INFO:Xst:2261 - The FF/Latch <rslve_pm/rslv_colour_green_3> in Unit <entity_pong> is equivalent to the following FF/Latch, which will be removed : <rslve_pm/rslv_colour_green_1> 
INFO:Xst:2261 - The FF/Latch <rslve_pm/rslv_colour_green_2> in Unit <entity_pong> is equivalent to the following 5 FFs/Latches, which will be removed : <rslve_pm/rslv_colour_green_0> <rslve_pm/rslv_colour_blue_3> <rslve_pm/rslv_colour_blue_2> <rslve_pm/rslv_colour_blue_1> <rslve_pm/rslv_colour_blue_0> 
INFO:Xst:2261 - The FF/Latch <rslve_pm/rslv_colour_red_3> in Unit <entity_pong> is equivalent to the following 3 FFs/Latches, which will be removed : <rslve_pm/rslv_colour_red_2> <rslve_pm/rslv_colour_red_1> <rslve_pm/rslv_colour_red_0> 
Found area constraint ratio of 100 (+ 5) on block entity_pong, actual ratio is 7.
FlipFlop logic_pm/points_0_0 has been replicated 1 time(s)
FlipFlop logic_pm/points_0_1 has been replicated 1 time(s)
FlipFlop logic_pm/points_0_2 has been replicated 1 time(s)
FlipFlop logic_pm/points_0_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 228
 Flip-Flops                                            : 228

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : entity_pong.ngr
Top Level Output File Name         : entity_pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 3611
#      GND                         : 1
#      INV                         : 252
#      LUT1                        : 262
#      LUT2                        : 287
#      LUT2_D                      : 4
#      LUT2_L                      : 8
#      LUT3                        : 253
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 674
#      LUT4_D                      : 61
#      LUT4_L                      : 21
#      MULT_AND                    : 30
#      MUXCY                       : 934
#      MUXF5                       : 140
#      MUXF6                       : 34
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 644
# FlipFlops/Latches                : 228
#      FD                          : 3
#      FDC                         : 9
#      FDCE                        : 92
#      FDCPE                       : 64
#      FDE                         : 53
#      FDP                         : 1
#      FDPE                        : 3
#      FDRS                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14
# DSPs                             : 4
#      DSP48A                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                     1032  out of  16640     6%  
 Number of Slice Flip Flops:            228  out of  33280     0%  
 Number of 4 input LUTs:               1826  out of  33280     5%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    519     3%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DSP48s:                        4  out of     84     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 47    |
sgnal_pm/siggen_vsync1             | BUFG                   | 181   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                                | Buffer(FF name)                  | Load  |
------------------------------------------------------------------------------+----------------------------------+-------+
logic_pm/ball_vector.x_Acst_inv(sgnal_pm/siggen_rst_in_inv1_INV_0:O)          | NONE(sgnal_pm/hsync_counter_8)   | 105   |
logic_pm/ball_position.x_10__and0000(logic_pm/ball_position.x_10__and000011:O)| NONE(logic_pm/ball_position.x_18)| 22    |
logic_pm/ball_position.x_10__and0001(logic_pm/ball_position.x_10__and000111:O)| NONE(logic_pm/ball_position.x_18)| 22    |
logic_pm/ball_position.y_10__and0000(logic_pm/ball_position.y_10__and000011:O)| NONE(logic_pm/ball_position.y_22)| 22    |
logic_pm/ball_position.y_10__and0001(logic_pm/ball_position.y_10__and000111:O)| NONE(logic_pm/ball_position.y_22)| 22    |
logic_pm/ball_position.x_0__and0000(logic_pm/ball_position.x_0__and00001:O)   | NONE(logic_pm/ball_position.x_0) | 1     |
logic_pm/ball_position.x_0__and0001(logic_pm/ball_position.x_0__and00011:O)   | NONE(logic_pm/ball_position.x_0) | 1     |
logic_pm/ball_position.x_1__and0000(logic_pm/ball_position.x_1__and00001:O)   | NONE(logic_pm/ball_position.x_1) | 1     |
logic_pm/ball_position.x_1__and0001(logic_pm/ball_position.x_1__and00011:O)   | NONE(logic_pm/ball_position.x_1) | 1     |
logic_pm/ball_position.x_2__and0000(logic_pm/ball_position.x_2__and00001:O)   | NONE(logic_pm/ball_position.x_2) | 1     |
logic_pm/ball_position.x_2__and0001(logic_pm/ball_position.x_2__and00011:O)   | NONE(logic_pm/ball_position.x_2) | 1     |
logic_pm/ball_position.x_3__and0000(logic_pm/ball_position.x_3__and00001:O)   | NONE(logic_pm/ball_position.x_3) | 1     |
logic_pm/ball_position.x_3__and0001(logic_pm/ball_position.x_3__and00011:O)   | NONE(logic_pm/ball_position.x_3) | 1     |
logic_pm/ball_position.x_4__and0000(logic_pm/ball_position.x_4__and00001:O)   | NONE(logic_pm/ball_position.x_4) | 1     |
logic_pm/ball_position.x_4__and0001(logic_pm/ball_position.x_4__and00011:O)   | NONE(logic_pm/ball_position.x_4) | 1     |
logic_pm/ball_position.x_5__and0000(logic_pm/ball_position.x_5__and00001:O)   | NONE(logic_pm/ball_position.x_5) | 1     |
logic_pm/ball_position.x_5__and0001(logic_pm/ball_position.x_5__and00011:O)   | NONE(logic_pm/ball_position.x_5) | 1     |
logic_pm/ball_position.x_6__and0000(logic_pm/ball_position.x_6__and00001:O)   | NONE(logic_pm/ball_position.x_6) | 1     |
logic_pm/ball_position.x_6__and0001(logic_pm/ball_position.x_6__and00011:O)   | NONE(logic_pm/ball_position.x_6) | 1     |
logic_pm/ball_position.x_7__and0000(logic_pm/ball_position.x_7__and00001:O)   | NONE(logic_pm/ball_position.x_7) | 1     |
logic_pm/ball_position.x_7__and0001(logic_pm/ball_position.x_7__and00011:O)   | NONE(logic_pm/ball_position.x_7) | 1     |
logic_pm/ball_position.x_8__and0000(logic_pm/ball_position.x_8__and00001:O)   | NONE(logic_pm/ball_position.x_8) | 1     |
logic_pm/ball_position.x_8__and0001(logic_pm/ball_position.x_8__and00011:O)   | NONE(logic_pm/ball_position.x_8) | 1     |
logic_pm/ball_position.x_9__and0000(logic_pm/ball_position.x_9__and00001:O)   | NONE(logic_pm/ball_position.x_9) | 1     |
logic_pm/ball_position.x_9__and0001(logic_pm/ball_position.x_9__and00011:O)   | NONE(logic_pm/ball_position.x_9) | 1     |
logic_pm/ball_position.y_0__and0000(logic_pm/ball_position.y_0__and00001:O)   | NONE(logic_pm/ball_position.y_0) | 1     |
logic_pm/ball_position.y_0__and0001(logic_pm/ball_position.y_0__and00011:O)   | NONE(logic_pm/ball_position.y_0) | 1     |
logic_pm/ball_position.y_1__and0000(logic_pm/ball_position.y_1__and00001:O)   | NONE(logic_pm/ball_position.y_1) | 1     |
logic_pm/ball_position.y_1__and0001(logic_pm/ball_position.y_1__and00011:O)   | NONE(logic_pm/ball_position.y_1) | 1     |
logic_pm/ball_position.y_2__and0000(logic_pm/ball_position.y_2__and00001:O)   | NONE(logic_pm/ball_position.y_2) | 1     |
logic_pm/ball_position.y_2__and0001(logic_pm/ball_position.y_2__and00011:O)   | NONE(logic_pm/ball_position.y_2) | 1     |
logic_pm/ball_position.y_3__and0000(logic_pm/ball_position.y_3__and00001:O)   | NONE(logic_pm/ball_position.y_3) | 1     |
logic_pm/ball_position.y_3__and0001(logic_pm/ball_position.y_3__and00011:O)   | NONE(logic_pm/ball_position.y_3) | 1     |
logic_pm/ball_position.y_4__and0000(logic_pm/ball_position.y_4__and00001:O)   | NONE(logic_pm/ball_position.y_4) | 1     |
logic_pm/ball_position.y_4__and0001(logic_pm/ball_position.y_4__and00011:O)   | NONE(logic_pm/ball_position.y_4) | 1     |
logic_pm/ball_position.y_5__and0000(logic_pm/ball_position.y_5__and00001:O)   | NONE(logic_pm/ball_position.y_5) | 1     |
logic_pm/ball_position.y_5__and0001(logic_pm/ball_position.y_5__and00011:O)   | NONE(logic_pm/ball_position.y_5) | 1     |
logic_pm/ball_position.y_6__and0000(logic_pm/ball_position.y_6__and00001:O)   | NONE(logic_pm/ball_position.y_6) | 1     |
logic_pm/ball_position.y_6__and0001(logic_pm/ball_position.y_6__and00011:O)   | NONE(logic_pm/ball_position.y_6) | 1     |
logic_pm/ball_position.y_7__and0000(logic_pm/ball_position.y_7__and00001:O)   | NONE(logic_pm/ball_position.y_7) | 1     |
logic_pm/ball_position.y_7__and0001(logic_pm/ball_position.y_7__and00011:O)   | NONE(logic_pm/ball_position.y_7) | 1     |
logic_pm/ball_position.y_8__and0000(logic_pm/ball_position.y_8__and00001:O)   | NONE(logic_pm/ball_position.y_8) | 1     |
logic_pm/ball_position.y_8__and0001(logic_pm/ball_position.y_8__and00011:O)   | NONE(logic_pm/ball_position.y_8) | 1     |
logic_pm/ball_position.y_9__and0000(logic_pm/ball_position.y_9__and00001:O)   | NONE(logic_pm/ball_position.y_9) | 1     |
logic_pm/ball_position.y_9__and0001(logic_pm/ball_position.y_9__and00011:O)   | NONE(logic_pm/ball_position.y_9) | 1     |
------------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.546ns (Maximum Frequency: 53.920MHz)
   Minimum input arrival time before clock: 12.089ns
   Maximum output required time after clock: 5.780ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 12.942ns (frequency: 77.266MHz)
  Total number of paths / destination ports: 3966 / 63
-------------------------------------------------------------------------
Delay:               12.942ns (Levels of Logic = 11)
  Source:            sgnal_pm/siggen_pos_x_1 (FF)
  Destination:       final_colour.red_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: sgnal_pm/siggen_pos_x_1 to final_colour.red_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             29   0.591   1.404  sgnal_pm/siggen_pos_x_1 (sgnal_pm/siggen_pos_x_1)
     LUT2:I0->O            1   0.648   0.452  paint_pm/score_pm/number_colour_out_blue<0>2211 (paint_pm/score_pm/Msub_num_sub0001_Madd_cy<1>)
     LUT4_D:I2->LO         1   0.648   0.243  paint_pm/score_pm/Msub_num_sub0001_Madd_xor<4>11 (N437)
     LUT2:I0->O            4   0.648   0.730  paint_pm/score_pm/number_colour_out_blue<0>31211 (paint_pm/score_pm/N142)
     LUT4:I0->O            4   0.648   0.730  paint_pm/score_pm/num_cmp_eq00031 (paint_pm/score_pm/num_cmp_eq0003)
     LUT4:I0->O            1   0.648   0.000  paint_pm/score_pm/number_colour_out_blue<0>140_F (N356)
     MUXF5:I0->O           1   0.276   0.452  paint_pm/score_pm/number_colour_out_blue<0>140 (paint_pm/score_pm/number_colour_out_blue<0>140)
     LUT3_L:I2->LO         1   0.648   0.132  paint_pm/score_pm/number_colour_out_blue<0>224 (paint_pm/score_pm/number_colour_out_blue<0>224)
     LUT3:I2->O            1   0.648   0.423  paint_pm/score_pm/number_colour_out_blue<0>248 (paint_pm/score_pm/number_colour_out_blue<0>248)
     LUT4_L:I3->LO         1   0.648   0.103  paint_pm/score_pm/number_colour_out_blue<0>977 (paint_pm/score_pm/number_colour_out_blue<0>977)
     LUT4:I3->O            3   0.648   0.674  paint_pm/score_pm/number_colour_out_blue<0>1054 (paint_pm/number_colour_blue<0>)
     LUT2:I0->O            1   0.648   0.000  paint_pm/pxlgen_colour_out_red<0>11 (paint_pm/pxlgen_colour_out_red<0>1)
     FDRS:D                    0.252          final_colour.red_0
    ----------------------------------------
    Total                     12.942ns (7.599ns logic, 5.343ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sgnal_pm/siggen_vsync1'
  Clock period: 18.546ns (frequency: 53.920MHz)
  Total number of paths / destination ports: 11489914 / 361
-------------------------------------------------------------------------
Delay:               18.546ns (Levels of Logic = 16)
  Source:            logic_pm/points_0_3_1 (FF)
  Destination:       logic_pm/ball_position.x_31 (FF)
  Source Clock:      sgnal_pm/siggen_vsync1 rising
  Destination Clock: sgnal_pm/siggen_vsync1 rising

  Data Path: logic_pm/points_0_3_1 to logic_pm/ball_position.x_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  logic_pm/points_0_3_1 (logic_pm/points_0_3_1)
     DSP48A:A3->PCOUT47    1   6.370   0.000  logic_pm/Maddsub__mult0000 (logic_pm/Maddsub__mult0000_PCOUT_to_Maddsub_mult0001_mult0000_PCIN_47)
     DSP48A:PCIN47->P1     1   3.290   0.500  logic_pm/Maddsub_mult0001_mult0000 (logic_pm/add0000_addsub0001<1>)
     LUT2:I1->O            1   0.643   0.000  logic_pm/Madd_add0000_addsub0002_lut<1> (logic_pm/Madd_add0000_addsub0002_lut<1>)
     MUXCY:S->O            1   0.632   0.000  logic_pm/Madd_add0000_addsub0002_cy<1> (logic_pm/Madd_add0000_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Madd_add0000_addsub0002_cy<2> (logic_pm/Madd_add0000_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Madd_add0000_addsub0002_cy<3> (logic_pm/Madd_add0000_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Madd_add0000_addsub0002_cy<4> (logic_pm/Madd_add0000_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Madd_add0000_addsub0002_cy<5> (logic_pm/Madd_add0000_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Madd_add0000_addsub0002_cy<6> (logic_pm/Madd_add0000_addsub0002_cy<6>)
     XORCY:CI->O           1   0.844   0.500  logic_pm/Madd_add0000_addsub0002_xor<7> (logic_pm/add0000_addsub0002<7>)
     LUT2:I1->O            1   0.643   0.000  logic_pm/Maddsub__mult0003_Madd_lut<7> (logic_pm/Maddsub__mult0003_Madd_lut<7>)
     MUXCY:S->O            1   0.632   0.000  logic_pm/Maddsub__mult0003_Madd_cy<7> (logic_pm/Maddsub__mult0003_Madd_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Maddsub__mult0003_Madd_cy<8> (logic_pm/Maddsub__mult0003_Madd_cy<8>)
     MUXCY:CI->O           0   0.065   0.000  logic_pm/Maddsub__mult0003_Madd_cy<9> (logic_pm/Maddsub__mult0003_Madd_cy<9>)
     XORCY:CI->O          24   0.844   1.255  logic_pm/Maddsub__mult0003_Madd_xor<10> (logic_pm/ball_position_x_sub0000<10>)
     LUT4:I3->O            1   0.648   0.000  logic_pm/ball_position_x_mux0001<31>1 (logic_pm/ball_position_x_mux0001<31>)
     FDCPE:D                   0.252          logic_pm/ball_position.x_31
    ----------------------------------------
    Total                     18.546ns (15.844ns logic, 2.702ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              2.455ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       sgnal_pm/siggen_vsync (FF)
  Destination Clock: clk_in rising

  Data Path: rst to sgnal_pm/siggen_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.849   1.294  rst_IBUF (rst_IBUF)
     FDE:CE                    0.312          sgnal_pm/siggen_pos_y_0
    ----------------------------------------
    Total                      2.455ns (1.161ns logic, 1.294ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sgnal_pm/siggen_vsync1'
  Total number of paths / destination ports: 26768 / 224
-------------------------------------------------------------------------
Offset:              12.089ns (Levels of Logic = 46)
  Source:            paddle_up (PAD)
  Destination:       logic_pm/paddle_position.y_31 (FF)
  Destination Clock: sgnal_pm/siggen_vsync1 rising

  Data Path: paddle_up to logic_pm/paddle_position.y_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   0.849   1.305  paddle_up_IBUF (paddle_up_IBUF)
     LUT4_D:I2->O          1   0.648   0.563  logic_pm/Mmux_paddle_position.y_mux0000271 (logic_pm/paddle_position_y_mux0000<4>)
     LUT2:I0->O            1   0.648   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_lut<3> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.632   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<3> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<4> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<5> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<6> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<7> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<8> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<9> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<10> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<10>)
     MUXCY:CI->O          32   0.269   1.294  logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<11> (logic_pm/Mcompar_paddle_position.y_cmp_lt0000_cy<11>)
     LUT3:I2->O            1   0.648   0.452  logic_pm/paddle_position_y_mux0002<0>1 (logic_pm/paddle_position_y_mux0002<0>)
     LUT3:I2->O            1   0.648   0.000  logic_pm/Mcount_paddle_position.y_lut<0> (logic_pm/Mcount_paddle_position.y_lut<0>)
     MUXCY:S->O            1   0.632   0.000  logic_pm/Mcount_paddle_position.y_cy<0> (logic_pm/Mcount_paddle_position.y_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<1> (logic_pm/Mcount_paddle_position.y_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<2> (logic_pm/Mcount_paddle_position.y_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<3> (logic_pm/Mcount_paddle_position.y_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<4> (logic_pm/Mcount_paddle_position.y_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<5> (logic_pm/Mcount_paddle_position.y_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<6> (logic_pm/Mcount_paddle_position.y_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<7> (logic_pm/Mcount_paddle_position.y_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<8> (logic_pm/Mcount_paddle_position.y_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<9> (logic_pm/Mcount_paddle_position.y_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<10> (logic_pm/Mcount_paddle_position.y_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<11> (logic_pm/Mcount_paddle_position.y_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<12> (logic_pm/Mcount_paddle_position.y_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<13> (logic_pm/Mcount_paddle_position.y_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<14> (logic_pm/Mcount_paddle_position.y_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<15> (logic_pm/Mcount_paddle_position.y_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<16> (logic_pm/Mcount_paddle_position.y_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<17> (logic_pm/Mcount_paddle_position.y_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<18> (logic_pm/Mcount_paddle_position.y_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<19> (logic_pm/Mcount_paddle_position.y_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<20> (logic_pm/Mcount_paddle_position.y_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<21> (logic_pm/Mcount_paddle_position.y_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<22> (logic_pm/Mcount_paddle_position.y_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<23> (logic_pm/Mcount_paddle_position.y_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<24> (logic_pm/Mcount_paddle_position.y_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<25> (logic_pm/Mcount_paddle_position.y_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<26> (logic_pm/Mcount_paddle_position.y_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<27> (logic_pm/Mcount_paddle_position.y_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<28> (logic_pm/Mcount_paddle_position.y_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<29> (logic_pm/Mcount_paddle_position.y_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  logic_pm/Mcount_paddle_position.y_cy<30> (logic_pm/Mcount_paddle_position.y_cy<30>)
     XORCY:CI->O           1   0.844   0.000  logic_pm/Mcount_paddle_position.y_xor<31> (logic_pm/Mcount_paddle_position.y31)
     FDE:D                     0.252          logic_pm/paddle_position.y_31
    ----------------------------------------
    Total                     12.089ns (8.475ns logic, 3.614ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.780ns (Levels of Logic = 1)
  Source:            rslve_pm/rslv_colour_green_2 (FF)
  Destination:       colour_green<2> (PAD)
  Source Clock:      clk_in rising

  Data Path: rslve_pm/rslv_colour_green_2 to colour_green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  rslve_pm/rslv_colour_green_2 (rslve_pm/rslv_colour_green_2)
     OBUF:I->O                 4.520          colour_blue_0_OBUF (colour_blue<0>)
    ----------------------------------------
    Total                      5.780ns (5.111ns logic, 0.669ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 53.76 secs
 
--> 


Total memory usage is 237132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   13 (   0 filtered)

