$date
	Thu Jun  8 16:22:40 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module connect_half_adder $end
$var wire 1 % a $end
$var wire 1 & b $end
$var reg 1 ' carry $end
$var reg 1 ( sum $end
$scope begin HALF_ADDER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#25
1(
1"
1$
1&
#50
0$
0&
1#
1%
#75
1'
1!
0(
0"
1$
1&
#100
