#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: G:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: LAPTOP-EFT083AS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov  7 13:45:52 2025
License checkout: fabric_ads from G:\pango\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PG2L100H-6FBG484 of IP 'G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.idf' is not the same as the current project.
W: Flow-4058: The device information PG2L100H-6FBG484 of IP 'G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 22)] Analyzing module fram_buf (library work)
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 78)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v(line number: 22)] Analyzing module rd_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_ctrl.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_ctrl.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_ctrl.v(line number: 23)] Analyzing module rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/sync_vg.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/sync_vg.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v(line number: 22)] Analyzing module wr_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_cmd_trans.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_cmd_trans.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_cmd_trans.v(line number: 22)] Analyzing module wr_cmd_trans (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_cmd_trans.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v(line number: 23)] Analyzing module wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v(line number: 22)] Analyzing module wr_rd_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/iic_dri.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/hdmi/iic_dri.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7200_ctl.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7200_ctl.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7210_ctl.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7210_ctl.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/RGB2YCbCr.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/RGB2YCbCr.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/RGB2YCbCr.v(line number: 1)] Analyzing module RGB2YCbCr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/RGB2YCbCr.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v(line number: 2)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/area_bin.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/area_bin.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/area_bin.v(line number: 2)] Analyzing module area_bin (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/area_bin.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v(line number: 1)] Analyzing module binarization (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/dilate.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/dilate.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/dilate.v(line number: 2)] Analyzing module dilate (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/dilate.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Analyzing module erosion (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Analyzing module matrix_3x3_1bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 2)] Analyzing module HDMI_IN_DDR3_bin_ero_dil_top (library work)
I: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 92)] Convert attribute name from syn_keep to PAP_KEEP
I: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 93)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1363)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1364)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1365)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1366)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1367)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1368)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1369)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1370)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1371)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1372)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1373)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1374)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1375)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/gauss_filter.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/gauss_filter.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/gauss_filter.v(line number: 2)] Analyzing module gauss_filter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/gauss_filter.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/aver_milter.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/aver_milter.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/aver_milter.v(line number: 2)] Analyzing module aver_filter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/aver_milter.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 2)] Analyzing module median_filter_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/sobel.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/sobel.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sobel.v(line number: 2)] Analyzing module sobel (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/sobel.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Analyzing module sort3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 4)] Analyzing module char_proc (library work)
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 114)] char_M is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 115)] char_o is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 116)] char_d is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 117)] char_B is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 118)] char_i is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 119)] char_S is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 120)] char_T is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 121)] char_h is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 122)] char_Y is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 123)] char_A is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 124)] char_r is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 125)] char_c is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 126)] char_u is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 127)] char_m is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 128)] char_b is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 131)] char_a is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 132)] char_n is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 133)] char_g is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 134)] char_l is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 135)] char_e is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 136)] char_colon is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 137)] char_x is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 138)] char_y is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 139)] char_plus is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 140)] char_minus is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 143)] digit_0 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 144)] digit_1 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 145)] digit_2 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 146)] digit_3 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 147)] digit_4 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 148)] digit_5 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 149)] digit_6 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 150)] digit_7 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 151)] digit_8 is already declared in this scope
W: Verilog-2015: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 152)] digit_9 is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v(line number: 10)] Analyzing module defect (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/key.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/key.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/key.v(line number: 2)] Analyzing module key (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/key.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/y_angle_th_check.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/y_angle_th_check.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/y_angle_th_check.v(line number: 5)] Analyzing module y_angle_th_check (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/y_angle_th_check.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/equivalence_resolver.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/equivalence_resolver.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/equivalence_resolver.v(line number: 1)] Analyzing module equivalence_resolver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/equivalence_resolver.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/feature_accumulator.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/feature_accumulator.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/feature_accumulator.v(line number: 1)] Analyzing module feature_accumulator (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/feature_accumulator.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/holes_filler.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/holes_filler.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/holes_filler.v(line number: 1)] Analyzing module holes_filler (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/holes_filler.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 1)] Analyzing module LinkRunCCA (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v(line number: 1)] Analyzing module row_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/table_reader.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/table_reader.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/table_reader.v(line number: 1)] Analyzing module table_reader (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/table_reader.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/window.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/RLECCA/window.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/window.v(line number: 1)] Analyzing module window (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/RLECCA/window.v successfully.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/box_merger.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/box_merger.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 1)] Analyzing module box_merger (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/box_merger.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_wr_fram_buf (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 422)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 423)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 426)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 427)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 430)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 431)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 434)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 435)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 438)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 439)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 443)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 444)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 447)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 448)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 452)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 453)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 458)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 459)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 462)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 463)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 466)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 467)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 472)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 473)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Analyzing module wr_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_rd_fram_buf (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 290)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 291)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 294)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 298)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 302)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 319)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 323)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 397)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Analyzing module rd_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 12)] Analyzing module ddr3_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 12)] Analyzing module ddr3_test_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_test_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v(line number: 18)] Analyzing module cfg_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_line_buf (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_line_buf (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_line_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v(line number: 16)] Analyzing module fifo_line_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_line_buf_1bit (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 289)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 290)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 293)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 297)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 301)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 305)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 318)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 322)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 326)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 396)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_line_buf_1bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v(line number: 16)] Analyzing module fifo_line_buf_1bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion (library work)
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_u_fifo_bin_erosion (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 289)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 290)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 293)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 297)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 301)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 305)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 318)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 322)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 326)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 396)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_u_fifo_bin_erosion (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v(line number: 16)] Analyzing module u_fifo_bin_erosion (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_angle_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_angle_rom (library work)
I: Found Verilog include file G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/angle_rom_init_param.v
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 133)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 137)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 145)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 146)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 149)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 150)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 153)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 154)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 157)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 158)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 161)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 162)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 165)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 166)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 169)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 170)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 173)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 174)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 177)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 178)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 189)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 190)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 198)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 199)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 207)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 208)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v(line number: 16)] Analyzing module angle_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_z_angle_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_z_angle_rom (library work)
I: Found Verilog include file G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/z_angle_rom_init_param.v
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 133)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 137)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 145)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 146)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 149)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 150)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 153)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 154)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 157)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 158)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 161)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 162)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 165)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 166)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 169)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 170)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 173)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 174)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 177)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 178)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 189)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 190)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 198)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 199)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 207)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 208)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v(line number: 16)] Analyzing module z_angle_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_table_ram (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 290)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 291)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 294)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 298)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 302)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 319)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 323)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 397)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v(line number: 16)] Analyzing module table_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_extra_table_ram (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 290)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 291)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 294)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 298)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 302)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 319)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 323)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 397)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v(line number: 16)] Analyzing module extra_table_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_data_table_ram (library work)
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 422)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 423)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 426)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 427)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 430)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 431)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 434)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 435)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 438)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 439)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 443)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 444)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 447)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 448)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 452)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 453)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 458)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 459)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 462)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 463)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 466)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 467)] Ignore 'system task' $finish
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 472)] Ignore 'system task' $display
W: Verilog-2008: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 473)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v successfully.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v
I: Verilog-0001: Analyzing file G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v
I: Verilog-0002: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v(line number: 16)] Analyzing module data_table_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {G:/pango_prj/a_b_c_d_z_test} G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v successfully.
I: Module "HDMI_IN_DDR3_bin_ero_dil_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.384s wall, 0.281s user + 0.062s system = 0.344s CPU (14.4%)

Start rtl-elaborate.
W: Verilog-2049: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 103)] instance RBHF of module row_buf requires 6 connection, but only 5 given
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 2)] Elaborating module HDMI_IN_DDR3_bin_ero_dil_top
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    color_d = 24'b100110110011000011111111
    V_TOTAL = 12'b001000001101
    V_FP = 12'b000000000010
    V_BP = 12'b000000011001
    V_SYNC = 12'b000000000010
    V_ACT = 12'b000111100000
    H_TOTAL = 12'b001100100000
    H_FP = 12'b000000010000
    H_BP = 12'b000000110000
    H_SYNC = 12'b000001100000
    H_ACT = 12'b001010000000
    HV_OFFSET = 12'b000000000000
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 100)] Elaborating instance pll_gen_clk
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v(line number: 18)] Elaborating module pll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/pll/pll.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 108)] Elaborating instance cfg_pll_inst
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v(line number: 18)] Elaborating module cfg_pll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/cfg_pll/cfg_pll.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 117)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v(line number: 75)] Elaborating instance U1_ms7200_ctl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/ms72xx_ctl/U1_ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v(line number: 90)] Elaborating instance U2_ms7210_ctl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/ms72xx_ctl/U2_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/ms72xx_ctl.v(line number: 128)] Elaborating instance iic_dri
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/hdmi/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/ms72xx_ctl/iic_dri} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 176)] Elaborating instance u_key0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/key.v(line number: 2)] Elaborating module key
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_key0} parameter value:
    DEBOUNCE_CNT = 20'b10000011110101100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 191)] Elaborating instance u_key1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/key.v(line number: 2)] Elaborating module key
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_key1} parameter value:
    DEBOUNCE_CNT = 20'b10000011110101100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 206)] Elaborating instance u_key2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/key.v(line number: 2)] Elaborating module key
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_key2} parameter value:
    DEBOUNCE_CNT = 20'b10000011110101100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 218)] Elaborating instance u_key3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/key.v(line number: 2)] Elaborating module key
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_key3} parameter value:
    DEBOUNCE_CNT = 20'b10000011110101100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 525)] Elaborating instance RGB2YCbCr_inst
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/RGB2YCbCr.v(line number: 1)] Elaborating module RGB2YCbCr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 560)] Elaborating instance u_median_matrix_3x3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v(line number: 2)] Elaborating module matrix_3x3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v(line number: 90)] Elaborating instance fifo_line_buf1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v(line number: 16)] Elaborating module fifo_line_buf
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v(line number: 160)] Elaborating instance U_ipm2l_fifo_fifo_line_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_fifo_line_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_fifo_line_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 538)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 540)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 687)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 688)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 689)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buf(original module ipm2l_sdpram_v1_10_fifo_line_buf) does not have a driver, tie it to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_v1_10_fifo_line_buf.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_fifo_line_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_median_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v(line number: 106)] Elaborating instance fifo_line_buf2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf/fifo_line_buf.v(line number: 16)] Elaborating module fifo_line_buf
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 583)] Elaborating instance u_median_filter_3x3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 2)] Elaborating module median_filter_3x3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 59)] Elaborating instance u_sort3_1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 72)] Elaborating instance u_sort3_2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 85)] Elaborating instance u_sort3_3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 99)] Elaborating instance u_sort3_4
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 112)] Elaborating instance u_sort3_5
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 125)] Elaborating instance u_sort3_6
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/median_filter_3x3.v(line number: 139)] Elaborating instance u_sort3_7
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sort3.v(line number: 1)] Elaborating module sort3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 619)] Elaborating instance u_sobel_matrix_3x3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3.v(line number: 2)] Elaborating module matrix_3x3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_sobel_matrix_3x3} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 642)] Elaborating instance u_sobel
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/sobel.v(line number: 2)] Elaborating module sobel
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 667)] Elaborating instance u_binarization
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v(line number: 1)] Elaborating module binarization
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 687)] Elaborating instance u_binarization_erosion
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/binarization.v(line number: 1)] Elaborating module binarization
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 720)] Elaborating instance u_defect_coord
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v(line number: 10)] Elaborating module defect
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
    COORD_WID = 32'b00000000000000000000000000001011
    TAN_REG_WID = 32'b00000000000000000000000000010000
    ANGLE_WID = 32'b00000000000000000000000000000111
    DELAY_CYCLES = 32'b00000000000000000000000000000001
    SLOPE_THRESHOLD = 32'b00000000000000000000000000000001
    Z_DELTA_X = 32'b00000000000000000000000100101100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v(line number: 298)] Elaborating instance angle_rom_inst
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v(line number: 16)] Elaborating module angle_rom
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/angle_rom.v(line number: 105)] Elaborating instance U_ipm2l_rom_angle_rom
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v(line number: 18)] Elaborating module ipm2l_rom_v1_8_angle_rom
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom} parameter value:
    c_CAS_MODE = 36K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_DATA_WIDTH = 32'b00000000000000000000000000000111
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v(line number: 60)] Elaborating instance U_ipm2l_spram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 17)] Elaborating module ipm2l_spram_v1_8_angle_rom
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom/U_ipm2l_spram} parameter value:
    c_CAS_MODE = 36K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_DATA_WIDTH = 32'b00000000000000000000000000000111
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 242)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 252)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 256)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 260)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 264)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 663)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 663)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom/U_ipm2l_spram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 663)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom/U_ipm2l_spram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[9] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[10] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[11] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[12] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[13] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[14] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[15] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[16] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[17] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[18] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[19] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[20] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[21] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[22] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[23] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[24] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[25] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[26] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[27] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[28] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[29] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[30] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[31] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[32] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[33] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[34] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 398)] Net DA_bus[35] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[9] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[10] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[11] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[12] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[13] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[14] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[15] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[16] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[17] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[18] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[19] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[20] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[21] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[22] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[23] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[24] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[25] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[26] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[27] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[28] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[29] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[30] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[31] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[32] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[33] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[34] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_spram_v1_8_angle_rom.v(line number: 399)] Net DB_bus[35] in ipm2l_spram_v1_8_angle_rom(original module ipm2l_spram_v1_8_angle_rom) does not have a driver, tie it to 0
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v(line number: 60)] Give initial value 0 for the no drive pin wr_data in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom.U_ipm2l_spram
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/angle_rom/rtl/ipm2l_rom_v1_8_angle_rom.v(line number: 60)] Give initial value 0 for the no drive pin wr_byte_en in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/angle_rom_inst/U_ipm2l_rom_angle_rom.U_ipm2l_spram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/defect.v(line number: 326)] Elaborating instance z_angle_rom_inst
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v(line number: 16)] Elaborating module z_angle_rom
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/z_angle_rom.v(line number: 105)] Elaborating instance U_ipm2l_rom_z_angle_rom
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v(line number: 18)] Elaborating module ipm2l_rom_v1_8_z_angle_rom
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom} parameter value:
    c_CAS_MODE = 36K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_DATA_WIDTH = 32'b00000000000000000000000000000111
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v(line number: 60)] Elaborating instance U_ipm2l_spram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 17)] Elaborating module ipm2l_spram_v1_8_z_angle_rom
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram} parameter value:
    c_CAS_MODE = 36K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_DATA_WIDTH = 32'b00000000000000000000000000000111
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 242)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 252)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 256)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 260)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 264)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 663)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 663)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 663)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[9] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[10] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[11] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[12] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[13] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[14] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[15] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[16] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[17] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[18] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[19] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[20] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[21] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[22] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[23] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[24] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[25] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[26] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[27] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[28] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[29] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[30] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[31] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[32] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[33] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[34] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 398)] Net DA_bus[35] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[9] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[10] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[11] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[12] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[13] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[14] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[15] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[16] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[17] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[18] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[19] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[20] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[21] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[22] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[23] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[24] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[25] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[26] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[27] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[28] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[29] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[30] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[31] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[32] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[33] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[34] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_spram_v1_8_z_angle_rom.v(line number: 399)] Net DB_bus[35] in ipm2l_spram_v1_8_z_angle_rom(original module ipm2l_spram_v1_8_z_angle_rom) does not have a driver, tie it to 0
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v(line number: 60)] Give initial value 0 for the no drive pin wr_data in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom.U_ipm2l_spram
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/z_angle_rom/rtl/ipm2l_rom_v1_8_z_angle_rom.v(line number: 60)] Give initial value 0 for the no drive pin wr_byte_en in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom.U_ipm2l_spram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 753)] Elaborating instance u_y_angle_th_check
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/y_angle_th_check.v(line number: 5)] Elaborating module y_angle_th_check
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_y_angle_th_check} parameter value:
    Y_DATA_WID = 32'b00000000000000000000000000001011
    ANGLE_DATA_WID = 32'b00000000000000000000000000000111
    TH_WID = 32'b00000000000000000000000000001011
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 749)] Width mismatch between port angle_th and signal bound to it for instantiated module y_angle_th_check
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 824)] Elaborating instance u_matrix_3x3_erosion_1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_1} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 96)] Elaborating instance fifo_line_buf_1bit1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v(line number: 16)] Elaborating module fifo_line_buf_1bit
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v(line number: 160)] Elaborating instance U_ipm2l_fifo_fifo_line_buf_1bit
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_fifo_line_buf_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_1/fifo_line_buf_1bit1/U_ipm2l_fifo_fifo_line_buf_1bit} parameter value:
    c_CAS_MODE = 18K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_fifo_line_buf_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_1/fifo_line_buf_1bit1/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 453)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 454)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 584)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 589)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 590)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 756)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[4] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[5] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[6] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[7] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 679)] Net DA_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[4] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[5] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[6] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[7] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buf_1bit.v(line number: 680)] Net DB_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buf_1bit(original module ipm2l_sdpram_v1_10_fifo_line_buf_1bit) does not have a driver, tie it to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buf_1bit.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_1/fifo_line_buf_1bit1/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf_1bit.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 112)] Elaborating instance fifo_line_buf_1bit2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/fifo_line_buf_1bit/fifo_line_buf_1bit.v(line number: 16)] Elaborating module fifo_line_buf_1bit
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 846)] Elaborating instance u_erosion_1
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 870)] Elaborating instance u_matrix_3x3_erosion_2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_2} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 892)] Elaborating instance u_erosion_2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 915)] Elaborating instance u_matrix_3x3_erosion_3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_3} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 936)] Elaborating instance u_erosion_3
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 959)] Elaborating instance u_matrix_3x3_erosion_4
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_4} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 980)] Elaborating instance u_erosion_4
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1004)] Elaborating instance u_matrix_3x3_erosion_5
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_5} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1025)] Elaborating instance u_erosion_5
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1048)] Elaborating instance u_matrix_3x3_erosion_6
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_erosion_6} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1069)] Elaborating instance u_erosion_6
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/erosion.v(line number: 2)] Elaborating module erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1104)] Elaborating instance u_fifo_cache_bin
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v(line number: 16)] Elaborating module u_fifo_bin_erosion
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/u_fifo_bin_erosion.v(line number: 162)] Elaborating instance U_ipm2l_fifo_u_fifo_bin_erosion
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_u_fifo_bin_erosion
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_fifo_cache_bin/U_ipm2l_fifo_u_fifo_bin_erosion} parameter value:
    c_CAS_MODE = 18K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001110000100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_u_fifo_bin_erosion
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_fifo_cache_bin/U_ipm2l_fifo_u_fifo_bin_erosion/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000000001
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 453)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 457)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 584)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 589)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 590)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 591)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 592)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 592)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 593)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_sdpram_v1_10_u_fifo_bin_erosion.v(line number: 756)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_v1_10_u_fifo_bin_erosion.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_fifo_cache_bin/U_ipm2l_fifo_u_fifo_bin_erosion/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001110000100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/u_fifo_bin_erosion/rtl/ipm2l_fifo_ctrl_v1_1_u_fifo_bin_erosion.v(line number: 316)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1132)] Elaborating instance u_matrix_3x3_result
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/matrix_3x3_1bit.v(line number: 2)] Elaborating module matrix_3x3_1bit
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_matrix_3x3_result} parameter value:
    IMG_WIDTH = 11'b01010000000
    IMG_HEIGHT = 11'b00111100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1150)] Elaborating instance u_dilate
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/dilate.v(line number: 2)] Elaborating module dilate
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1203)] Elaborating instance u_LinkRunCCA
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 1)] Elaborating module LinkRunCCA
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA} parameter value:
    imwidth = 11'b01010000000
    imheight = 11'b00111100000
    x_bit = 32'b00000000000000000000000000001010
    y_bit = 32'b00000000000000000000000000001001
    address_bit = 32'b00000000000000000000000000001001
    data_bit = 32'b00000000000000000000000000100110
    extra_bit = 32'b00000000000000000000000000010011
    latency = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 36)] Elaborating instance Next_Table
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v(line number: 16)] Elaborating module table_ram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v(line number: 153)] Elaborating instance U_ipm2l_sdpram_table_ram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_table_ram
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/Next_Table/U_ipm2l_sdpram_table_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001001
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001001
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 585)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 590)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 591)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 592)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 593)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 593)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 594)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 594)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 595)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/rtl/ipm2l_sdpram_v1_10_table_ram.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 49)] Elaborating instance Head_Table
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v(line number: 16)] Elaborating module table_ram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 62)] Elaborating instance Tail_Table
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/table_ram/table_ram.v(line number: 16)] Elaborating module table_ram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 75)] Elaborating instance Data_Table
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v(line number: 16)] Elaborating module data_table_ram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/data_table_ram.v(line number: 153)] Elaborating instance U_ipm2l_sdpram_data_table_ram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_data_table_ram
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/Data_Table/U_ipm2l_sdpram_data_table_ram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100110
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100110
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 518)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 540)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 541)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 542)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 542)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 543)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 543)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 544)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 544)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 545)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 671)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 688)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 689)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 690)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 691)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 691)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 692)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 692)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 693)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 693)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 694)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 871)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/Data_Table/U_ipm2l_sdpram_data_table_ram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/data_table_ram/rtl/ipm2l_sdpram_v1_10_data_table_ram.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/Data_Table/U_ipm2l_sdpram_data_table_ram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 88)] Elaborating instance Extra_Table
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v(line number: 16)] Elaborating module extra_table_ram
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/extra_table_ram.v(line number: 153)] Elaborating instance U_ipm2l_sdpram_extra_table_ram
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_extra_table_ram
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/Extra_Table/U_ipm2l_sdpram_extra_table_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010011
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010011
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 585)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 590)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 591)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 592)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 593)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 593)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 594)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 594)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 595)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/extra_table_ram/rtl/ipm2l_sdpram_v1_10_extra_table_ram.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 102)] Elaborating instance HF
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/holes_filler.v(line number: 1)] Elaborating module holes_filler
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 103)] Elaborating instance RBHF
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v(line number: 1)] Elaborating module row_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/RBHF} parameter value:
    length = 32'b00000000000000000000001001111110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 108)] Elaborating instance WIN
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/window.v(line number: 1)] Elaborating module window
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 109)] Elaborating instance RB
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/row_buf.v(line number: 1)] Elaborating module row_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/RB} parameter value:
    length = 32'b00000000000000000000001001111110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 112)] Elaborating instance TR
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/table_reader.v(line number: 1)] Elaborating module table_reader
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/TR} parameter value:
    address_bit = 32'b00000000000000000000000000001001
    data_bit = 32'b00000000000000000000000000100110
    x_bit = 32'b00000000000000000000000000001010
    y_bit = 32'b00000000000000000000000000001001
    extra_bit = 32'b00000000000000000000000000010011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 121)] Elaborating instance ES
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/equivalence_resolver.v(line number: 1)] Elaborating module equivalence_resolver
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/ES} parameter value:
    address_bit = 32'b00000000000000000000000000001001
    data_bit = 32'b00000000000000000000000000100110
    extra_bit = 32'b00000000000000000000000000010011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/LinkRunCCA.v(line number: 141)] Elaborating instance FA
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/RLECCA/feature_accumulator.v(line number: 1)] Elaborating module feature_accumulator
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_LinkRunCCA/FA} parameter value:
    imwidth = 11'b01010000000
    imheight = 11'b00111100000
    x_bit = 32'b00000000000000000000000000001010
    y_bit = 32'b00000000000000000000000000001001
    address_bit = 32'b00000000000000000000000000001001
    data_bit = 32'b00000000000000000000000000100110
    extra_bit = 32'b00000000000000000000000000010011
    latency = 32'b00000000000000000000000000000011
    rstx = 32'b00000000000000000000001001111101
    rsty = 32'b00000000000000000000000111011111
    compx = 32'b00000000000000000000001001111111
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1199)] Width mismatch between port area_th and signal bound to it for instantiated module LinkRunCCA
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1221)] Elaborating instance u_box_merger
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 1)] Elaborating module box_merger
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_box_merger} parameter value:
    MAX_BOX_NUM = 32'b00000000000000000000000000001010
    BOX_WIDTH = 32'b00000000000000000000000000100110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1292)] Elaborating instance fram_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 22)] Elaborating module fram_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    H_NUM = 12'b001010000000
    V_NUM = 12'b000111100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 109)] Elaborating instance wr_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v(line number: 22)] Elaborating module wr_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b000111100000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_buf.v(line number: 190)] Elaborating instance wr_fram_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 16)] Elaborating module wr_fram_buf
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/wr_fram_buf.v(line number: 153)] Elaborating instance U_ipm2l_sdpram_wr_fram_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_wr_fram_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 518)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 540)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 541)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 540)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 541)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 540)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 541)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 539)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 540)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 541)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 671)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 688)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 689)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 690)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 691)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 691)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 692)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 692)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 693)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 693)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 871)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[8] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[9] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[10] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[11] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[12] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[13] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[14] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[15] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[16] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[17] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[18] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[19] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[20] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[21] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[22] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[23] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[24] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[25] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[26] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[27] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[28] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[29] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[30] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[31] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[32] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[33] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[34] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[35] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[44] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[45] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[46] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[47] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[48] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[49] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[50] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[51] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[52] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[53] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[54] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[55] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[56] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[57] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[58] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[59] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[60] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[61] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[62] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[63] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[64] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[65] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[66] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[67] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[68] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[69] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[70] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[71] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[80] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[81] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[82] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[83] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[84] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[85] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[86] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[87] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[88] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[89] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[90] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[91] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[92] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[93] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[94] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[95] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[96] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[97] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[98] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[99] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[100] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[101] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[102] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[103] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[104] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[105] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[106] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[107] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[116] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[117] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[118] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[119] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[120] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[121] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[122] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[123] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[124] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[125] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[126] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[127] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[128] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[129] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[130] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[131] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[132] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[133] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[134] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[135] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[136] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[137] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[138] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[139] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[140] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[141] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[142] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 780)] Net DA_bus[143] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[8] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[17] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[26] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[35] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[44] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[53] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[62] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[71] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[80] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[89] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[98] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[107] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[116] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[125] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[134] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_fram_buf/rtl/ipm2l_sdpram_v1_10_wr_fram_buf.v(line number: 781)] Net DB_bus[143] in ipm2l_sdpram_v1_10_wr_fram_buf(original module ipm2l_sdpram_v1_10_wr_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 149)] Elaborating instance rd_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v(line number: 22)] Elaborating module rd_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/rd_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b001010000000
    V_NUM = 12'b000111100000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_buf.v(line number: 144)] Elaborating instance rd_fram_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 16)] Elaborating module rd_fram_buf
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rd_fram_buf.v(line number: 153)] Elaborating instance U_ipm2l_sdpram_rd_fram_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_rd_fram_buf
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 454)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 455)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 456)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 457)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 458)] Case condition never applies
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 585)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 590)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 591)] Case condition never applies
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 758)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[8] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[17] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[26] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[35] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[44] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[53] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[62] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[71] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[80] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[89] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[98] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[107] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[116] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[125] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[134] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 680)] Net DA_bus[143] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[8] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[17] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[26] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[35] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[44] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[53] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[62] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[71] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[80] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[89] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[98] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[107] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[116] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[125] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[134] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_fram_buf/rtl/ipm2l_sdpram_v1_10_rd_fram_buf.v(line number: 681)] Net DB_bus[143] in ipm2l_sdpram_v1_10_rd_fram_buf(original module ipm2l_sdpram_v1_10_rd_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/fram_buf.v(line number: 174)] Elaborating instance wr_rd_ctrl_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v(line number: 22)] Elaborating module wr_rd_ctrl_top
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_rd_ctrl_top} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v(line number: 103)] Elaborating instance wr_cmd_trans
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_cmd_trans.v(line number: 22)] Elaborating module wr_cmd_trans
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_rd_ctrl_top/wr_cmd_trans} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v(line number: 142)] Elaborating instance wr_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v(line number: 23)] Elaborating module wr_ctrl
W: Verilog-2032: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_ctrl.v(line number: 57)] Assigned initial value to variable test_wr_state that is unassigned but has initial value
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_rd_ctrl_top/wr_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/wr_rd_ctrl_top.v(line number: 179)] Elaborating instance rd_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/rd_ctrl.v(line number: 23)] Elaborating module rd_ctrl
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/fram_buf/wr_rd_ctrl_top/rd_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1392)] Elaborating instance sync_vg
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/rtl/sync_vg.v(line number: 35)] Elaborating module sync_vg
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b001000001101
    V_FP = 12'b000000000010
    V_BP = 12'b000000011001
    V_SYNC = 12'b000000000010
    V_ACT = 12'b000111100000
    H_TOTAL = 12'b001100100000
    H_FP = 12'b000000010000
    H_BP = 12'b000000110000
    H_SYNC = 12'b000001100000
    H_ACT = 12'b001010000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1430)] Elaborating instance u_char_proc
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 4)] Elaborating module char_proc
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_char_proc} parameter value:
    CHAR_X_MODE = 12'b000000001111
    CHAR_Y_MODE = 12'b000000001111
    CHAR_X_BIN = 12'b000000001111
    CHAR_Y_BIN = 12'b000000011110
    CHAR_X_SOBEL = 12'b000000001111
    CHAR_Y_SOBEL = 12'b000000101101
    CHAR_X_YMIN = 12'b000000001111
    CHAR_Y_YMIN = 12'b000000111100
    CHAR_X_YMAX = 12'b000000001111
    CHAR_Y_YMAX = 12'b000001001011
    CHAR_X_ANGLETH = 12'b000000001111
    CHAR_Y_ANGLETH = 12'b000001011010
    CHAR_X_Z_ANGLETH = 12'b000000001111
    CHAR_Y_Z_ANGLETH = 12'b000001111000
    CHAR_X_X = 12'b000011001000
    CHAR_Y_X = 12'b000000001111
    CHAR_X_Y = 12'b000011001000
    CHAR_Y_Y = 12'b000000011110
    CHAR_X_ANGLE = 12'b000011001000
    CHAR_Y_ANGLE = 12'b000000101101
    CHAR_X_Z_ANGLE = 12'b000011001000
    CHAR_Y_Z_ANGLE = 12'b000000111100
    CHAR_HEIGHT = 12'b000000001000
    CHAR_WIDTH = 12'b000000001000
    DIGIT_LEN = 32'b00000000000000000000000000000100
    CROSS_LENGTH = 12'b000000000101
    SCREEN_W = 12'b001010000000
    SCREEN_H = 12'b000111100000
    CHAR_X_AREATH = 12'b000000001111
    CHAR_Y_AREATH = 12'b000001101001
    MAX_BOX_NUM = 32'b00000000000000000000000000001010
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 786)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 787)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 788)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 789)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 791)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 786)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 787)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 788)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 789)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 790)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 791)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 784)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 785)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 786)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 772)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 773)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 774)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 775)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 776)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 777)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 778)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 779)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 780)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 781)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 782)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 783)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 750)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 767)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 768)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 769)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 770)] Case condition never applies
W: Verilog-2038: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 771)] Case condition never applies
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1412)] Width mismatch between port y_min and signal bound to it for instantiated module char_proc
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1461)] Elaborating instance u_gtp
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1468)] Elaborating instance u_ddr3_test_h
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 12)] Elaborating module ddr3_test
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001100100110000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000001000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010110
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000000111
    TREFI = 32'b00000000000000000000111100111100
    TRFC = 32'b00000000000000000000000010010110
    TRC = 32'b00000000000000000000000000011001
    TRP = 32'b00000000000000000000000000000111
    TRRD = 32'b00000000000000000000000000000101
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111001111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111001111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000111
    TFAW = 32'b00000000000000000000000000010110
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000000111
    TRFC = 32'b00000000000000000000000010010110
    TRRD = 32'b00000000000000000000000000000101
    TRC = 32'b00000000000000000000000000011001
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000010010110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000111
    TFAW = 32'b00000000000000000000000000010110
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000000111
    TRFC = 32'b00000000000000000000000010010110
    TRRD = 32'b00000000000000000000000000000101
    TRC = 32'b00000000000000000000000000011001
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010110
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010110
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010110
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001100100110000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000001000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010010110
    TRP = 32'b00000000000000000000000000000111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010010110
    TREFI = 32'b00000000000000000000001111001111
    TRP = 32'b00000000000000000000000000000111
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 12)] Elaborating module ddr3_test_ddrphy_top
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100111
    TRP = 8'b00000010
    TRFC = 8'b00100110
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 125.000000
    BANDWIDTH = HIGH
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 8.000000
    DUTYF = 32'b00000000000000000000000000001000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 125.000000
    BANDWIDTH = HIGH
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 8.000000
    DUTYF = 32'b00000000000000000000000000001000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110011010001010
    T500US = 20'b00001111100100000110
    T400NS = 8'b00110011
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100111
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100110
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110011010001010
    T500US = 20'b00001111100100000110
    T400NS = 8'b00110011
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100111
    TRP = 8'b00000010
    TRFC = 8'b00100110
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100110
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_test_slice_top_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 125.000000
    PPLL_BANDWIDTH = HIGH
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000000010000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 586)] Elaborating instance u_clkbufr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 603)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 125.000000
    BANDWIDTH = HIGH
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000000010000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 618)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 586)] Elaborating instance u_clkbufr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 603)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 125.000000
    BANDWIDTH = HIGH
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000000010000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 618)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 641)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 641)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 641)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 641)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 752)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 769)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 807)] Elaborating instance u_ddc_ca
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 859)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 901)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 807)] Elaborating instance u_ddc_ca
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 859)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 901)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 807)] Elaborating instance u_ddc_ca
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 859)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 901)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 946)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 981)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 988)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1018)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1042)] Elaborating instance u_odelay_odt
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1049)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1077)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1101)] Elaborating instance u_odelay_csn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1108)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1136)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1160)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1167)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1196)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1220)] Elaborating instance u_odelay_casn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1227)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1255)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1279)] Elaborating instance u_odelay_wen
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1286)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1315)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1339)] Elaborating instance u_odelay_cke
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1346)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1381)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Elaborating instance u_odelay_addr
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1412)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1446)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Elaborating instance u_odelay_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1477)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1446)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Elaborating instance u_odelay_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1477)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1446)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Elaborating instance u_odelay_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1477)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 981)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1042)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1101)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1160)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1220)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1279)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1339)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1405)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ddr3_test_slice_top_v1_10.v(line number: 1470)] Give initial value 0 for the no drive pin EN_N in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100110000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000001000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/ddr3_test.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance HDMI_IN_DDR3_bin_ero_dil_top/u_ddr3_test_h.u_ips_ddrc_top
Executing : rtl-elaborate successfully. Time elapsed: 0.579s wall, 0.438s user + 0.156s system = 0.594s CPU (102.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.429s wall, 0.406s user + 0.016s system = 0.422s CPU (98.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 249)] Feedback mux created for signal 'set_template_flag'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1569)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/rtl/HDMI_IN_DDR3_bin_ero_dil_top.v(line number: 1569)] Removed register node cnt[25] that is stuck at constant 0.
I: Removed inst gpio_y_th that is redundant to gpio_angle_th.
I: Removed inst debounce_cnt_prev that is redundant to key_state.
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 19)] Feedback mux created for signal 'box0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 20)] Feedback mux created for signal 'box1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 21)] Feedback mux created for signal 'box2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 22)] Feedback mux created for signal 'box3'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 23)] Feedback mux created for signal 'box4'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 24)] Feedback mux created for signal 'box5'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 25)] Feedback mux created for signal 'box6'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 26)] Feedback mux created for signal 'box7'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 27)] Feedback mux created for signal 'box8'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/box_merger.v(line number: 28)] Feedback mux created for signal 'box9'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 641)] Feedback mux created for signal 'char_de_z_angth'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 642)] Feedback mux created for signal 'char_de_z_angle'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 637)] Feedback mux created for signal 'x_off_areath'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 637)] Feedback mux created for signal 'y_off_areath'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 643)] Feedback mux created for signal 'char_de_areath'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2004: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 855)] Latch is generated for signal pix_areath, possible missing assignment in an if or case statement.
I: Removed inst x_off_bin that is redundant to x_off_angth[11:0].
I: Removed inst y_off_sobel that is redundant to y_off_angle[11:0].
I: Removed inst x_off_z_angth that is redundant to x_off_angth[11:0].
I: Removed inst x_off_x that is redundant to x_off_angle[11:0].
I: Removed inst y_off_x that is redundant to y_off_mode[11:0].
I: Removed inst y_off_y that is redundant to y_off_bin[11:0].
I: Removed inst x_off_z_angle that is redundant to x_off_angle[11:0].
I: Removed inst y_off_z_angle that is redundant to y_off_ymin[11:0].
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/bin_th_thou[0] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/bin_th_thou[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/bin_th_thou[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/bin_th_thou[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/sobel_th_thou[0] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/sobel_th_thou[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/sobel_th_thou[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/sobel_th_thou[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/angle_th_thou[0] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/angle_th_thou[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/angle_th_thou[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/angle_th_thou[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/z_angle_th_thou[0] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/z_angle_th_thou[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/z_angle_th_thou[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/source/img_process/char_proc.v(line number: 544)] Removed register node u_char_proc/z_angle_th_thou[3] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [G:/pango_prj/a_b_c_d_z_test/ipcore/ddr3_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 5.213s wall, 3.188s user + 1.906s system = 5.094s CPU (97.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.096s wall, 0.078s user + 0.016s system = 0.094s CPU (97.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.531s wall, 0.484s user + 0.000s system = 0.484s CPU (91.3%)

Start FSM inference.
I: FSM data_sel_fsm[1:0] inferred.
I: FSM curr_mode_fsm[2:0] inferred.
W: Loop was found during constant probe.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM cpd_state_fsm[2:0] inferred.
I: FSM cpd_state_fsm[3:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM test_rd_state_fsm[2:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM init_state_fsm[3:0] inferred.
I: FSM wrlvl_state_fsm[3:0] inferred.
W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM wrcal_state_fsm[3:0] inferred.
I: FSM eyecal_state_fsm[3:0] inferred.
I: FSM error_status_fsm[3:0] inferred.
I: FSM main_state_fsm[3:0] inferred.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM rdchk_state0_fsm[3:0] inferred.
I: FSM rdchk_state1_fsm[3:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.415s wall, 0.344s user + 0.062s system = 0.406s CPU (97.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N113_1 (bmsPMUX).
I: Constant propagation done on N106 (bmsWIDEMUX).
I: Constant propagation done on N98 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N113_1 (bmsPMUX).
I: Constant propagation done on N106 (bmsWIDEMUX).
I: Constant propagation done on N98 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N34 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N17[0] (bmsWIDEMUX).
I: Constant propagation done on N26[1] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.589s wall, 0.562s user + 0.031s system = 0.594s CPU (100.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:15s
Action compile: CPU time elapsed is 0h:0m:9s
Action compile: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov  7 13:46:06 2025
Action compile: Peak memory pool usage is 245 MB
