//--------------------------------------------------------------------------------
// Auto-generated by Migen (9c373242) & LiteX (9c373242) on 2021-09-20 17:48:32
//--------------------------------------------------------------------------------
module ecpix5(
	input wire serial_rx,
	output reg serial_tx,
	input wire clk100,
	input wire rst_n,
	output wire [14:0] ddram_a,
	output wire [2:0] ddram_ba,
	output wire ddram_ras_n,
	output wire ddram_cas_n,
	output wire ddram_we_n,
	output wire [1:0] ddram_dm,
	input wire [15:0] ddram_dq,
	input wire [1:0] ddram_dqs_p,
	output wire ddram_clk_p,
	output wire ddram_cke,
	output wire ddram_odt,
	output wire eth_clocks_tx,
	input wire eth_clocks_rx,
	output wire eth_rst_n,
	input wire eth_mdio,
	output wire eth_mdc,
	input wire eth_rx_ctl,
	input wire [3:0] eth_rx_data,
	output wire eth_tx_ctl,
	output wire [3:0] eth_tx_data,
	output reg rgb_led0_r,
	output wire rgb_led0_g,
	output wire rgb_led0_b,
	output reg rgb_led1_r,
	output wire rgb_led1_g,
	output wire rgb_led1_b,
	output reg rgb_led2_r,
	output wire rgb_led2_g,
	output wire rgb_led2_b,
	output reg rgb_led3_r,
	output wire rgb_led3_g,
	output wire rgb_led3_b,
	output reg spiflash4x_cs_n,
	input wire [3:0] spiflash4x_dq,
	input wire [3:0] sdcard_data,
	input wire sdcard_cmd,
	output wire sdcard_clk,
	input wire sdcard_cd,
	output wire sdcard_cmd_dir,
	output wire sdcard_dat0_dir,
	output wire sdcard_dat13_dir
);

reg main_soclinux_soc_rst = 1'd0;
wire main_soclinux_cpu_rst;
reg [1:0] main_soclinux_reset_storage = 2'd0;
reg main_soclinux_reset_re = 1'd0;
reg [31:0] main_soclinux_scratch_storage = 32'd305419896;
reg main_soclinux_scratch_re = 1'd0;
wire [31:0] main_soclinux_bus_errors_status;
wire main_soclinux_bus_errors_we;
reg main_soclinux_bus_errors_re = 1'd0;
wire main_soclinux_bus_error;
reg [31:0] main_soclinux_bus_errors = 32'd0;
wire main_soclinux_reset;
reg main_soclinux_jtag_clk = 1'd0;
reg main_soclinux_jtag_enable = 1'd0;
reg main_soclinux_jtag_capture = 1'd0;
reg main_soclinux_jtag_shift = 1'd0;
reg main_soclinux_jtag_update = 1'd0;
reg main_soclinux_jtag_reset = 1'd0;
wire main_soclinux_jtag_tdo;
reg main_soclinux_jtag_tdi = 1'd0;
reg [31:0] main_soclinux_interrupt = 32'd0;
wire [29:0] main_soclinux_pbus_adr;
wire [31:0] main_soclinux_pbus_dat_w;
wire [31:0] main_soclinux_pbus_dat_r;
wire [3:0] main_soclinux_pbus_sel;
wire main_soclinux_pbus_cyc;
wire main_soclinux_pbus_stb;
wire main_soclinux_pbus_ack;
wire main_soclinux_pbus_we;
wire [2:0] main_soclinux_pbus_cti;
wire [1:0] main_soclinux_pbus_bte;
wire main_soclinux_pbus_err;
wire [29:0] main_soclinux_plicbus_adr;
wire [31:0] main_soclinux_plicbus_dat_w;
wire [31:0] main_soclinux_plicbus_dat_r;
wire [3:0] main_soclinux_plicbus_sel;
wire main_soclinux_plicbus_cyc;
wire main_soclinux_plicbus_stb;
wire main_soclinux_plicbus_ack;
wire main_soclinux_plicbus_we;
wire [2:0] main_soclinux_plicbus_cti;
wire [1:0] main_soclinux_plicbus_bte;
reg main_soclinux_plicbus_err = 1'd0;
wire [29:0] main_soclinux_clintbus_adr;
wire [31:0] main_soclinux_clintbus_dat_w;
wire [31:0] main_soclinux_clintbus_dat_r;
wire [3:0] main_soclinux_clintbus_sel;
wire main_soclinux_clintbus_cyc;
wire main_soclinux_clintbus_stb;
wire main_soclinux_clintbus_ack;
wire main_soclinux_clintbus_we;
wire [2:0] main_soclinux_clintbus_cti;
wire [1:0] main_soclinux_clintbus_bte;
reg main_soclinux_clintbus_err = 1'd0;
wire [29:0] main_soclinux_soclinux_ram_bus_adr;
wire [31:0] main_soclinux_soclinux_ram_bus_dat_w;
wire [31:0] main_soclinux_soclinux_ram_bus_dat_r;
wire [3:0] main_soclinux_soclinux_ram_bus_sel;
wire main_soclinux_soclinux_ram_bus_cyc;
wire main_soclinux_soclinux_ram_bus_stb;
reg main_soclinux_soclinux_ram_bus_ack = 1'd0;
wire main_soclinux_soclinux_ram_bus_we;
wire [2:0] main_soclinux_soclinux_ram_bus_cti;
wire [1:0] main_soclinux_soclinux_ram_bus_bte;
reg main_soclinux_soclinux_ram_bus_err = 1'd0;
wire [13:0] main_soclinux_soclinux_adr;
wire [31:0] main_soclinux_soclinux_dat_r;
wire [29:0] main_soclinux_ram_bus_ram_bus_adr;
wire [31:0] main_soclinux_ram_bus_ram_bus_dat_w;
wire [31:0] main_soclinux_ram_bus_ram_bus_dat_r;
wire [3:0] main_soclinux_ram_bus_ram_bus_sel;
wire main_soclinux_ram_bus_ram_bus_cyc;
wire main_soclinux_ram_bus_ram_bus_stb;
reg main_soclinux_ram_bus_ram_bus_ack = 1'd0;
wire main_soclinux_ram_bus_ram_bus_we;
wire [2:0] main_soclinux_ram_bus_ram_bus_cti;
wire [1:0] main_soclinux_ram_bus_ram_bus_bte;
reg main_soclinux_ram_bus_ram_bus_err = 1'd0;
wire [10:0] main_soclinux_ram_adr;
wire [31:0] main_soclinux_ram_dat_r;
reg [3:0] main_soclinux_ram_we = 4'd0;
wire [31:0] main_soclinux_ram_dat_w;
wire main_soclinux_tx_sink_valid;
reg main_soclinux_tx_sink_ready = 1'd0;
wire main_soclinux_tx_sink_first;
wire main_soclinux_tx_sink_last;
wire [7:0] main_soclinux_tx_sink_payload_data;
reg [7:0] main_soclinux_tx_data = 8'd0;
reg [3:0] main_soclinux_tx_count = 4'd0;
reg main_soclinux_tx_enable = 1'd0;
reg main_soclinux_tx_tick = 1'd0;
reg [31:0] main_soclinux_tx_phase = 32'd0;
reg main_soclinux_rx_source_valid = 1'd0;
wire main_soclinux_rx_source_ready;
reg main_soclinux_rx_source_first = 1'd0;
reg main_soclinux_rx_source_last = 1'd0;
reg [7:0] main_soclinux_rx_source_payload_data = 8'd0;
reg [7:0] main_soclinux_rx_data = 8'd0;
reg [3:0] main_soclinux_rx_count = 4'd0;
reg main_soclinux_rx_enable = 1'd0;
reg main_soclinux_rx_tick = 1'd0;
reg [31:0] main_soclinux_rx_phase = 32'd0;
wire main_soclinux_rx_rx;
reg main_soclinux_rx_rx_d = 1'd0;
reg main_soclinux_uart_rxtx_re = 1'd0;
wire [7:0] main_soclinux_uart_rxtx_r;
reg main_soclinux_uart_rxtx_we = 1'd0;
wire [7:0] main_soclinux_uart_rxtx_w;
wire main_soclinux_uart_txfull_status;
wire main_soclinux_uart_txfull_we;
reg main_soclinux_uart_txfull_re = 1'd0;
wire main_soclinux_uart_rxempty_status;
wire main_soclinux_uart_rxempty_we;
reg main_soclinux_uart_rxempty_re = 1'd0;
wire main_soclinux_uart_irq;
wire main_soclinux_uart_tx_status;
reg main_soclinux_uart_tx_pending = 1'd0;
wire main_soclinux_uart_tx_trigger;
reg main_soclinux_uart_tx_clear = 1'd0;
reg main_soclinux_uart_tx_trigger_d = 1'd0;
wire main_soclinux_uart_rx_status;
reg main_soclinux_uart_rx_pending = 1'd0;
wire main_soclinux_uart_rx_trigger;
reg main_soclinux_uart_rx_clear = 1'd0;
reg main_soclinux_uart_rx_trigger_d = 1'd0;
wire main_soclinux_uart_tx0;
wire main_soclinux_uart_rx0;
reg [1:0] main_soclinux_uart_status_status = 2'd0;
wire main_soclinux_uart_status_we;
reg main_soclinux_uart_status_re = 1'd0;
wire main_soclinux_uart_tx1;
wire main_soclinux_uart_rx1;
reg [1:0] main_soclinux_uart_pending_status = 2'd0;
wire main_soclinux_uart_pending_we;
reg main_soclinux_uart_pending_re = 1'd0;
reg [1:0] main_soclinux_uart_pending_r = 2'd0;
wire main_soclinux_uart_tx2;
wire main_soclinux_uart_rx2;
reg [1:0] main_soclinux_uart_enable_storage = 2'd0;
reg main_soclinux_uart_enable_re = 1'd0;
wire main_soclinux_uart_txempty_status;
wire main_soclinux_uart_txempty_we;
reg main_soclinux_uart_txempty_re = 1'd0;
wire main_soclinux_uart_rxfull_status;
wire main_soclinux_uart_rxfull_we;
reg main_soclinux_uart_rxfull_re = 1'd0;
wire main_soclinux_uart_uart_sink_valid;
wire main_soclinux_uart_uart_sink_ready;
wire main_soclinux_uart_uart_sink_first;
wire main_soclinux_uart_uart_sink_last;
wire [7:0] main_soclinux_uart_uart_sink_payload_data;
wire main_soclinux_uart_uart_source_valid;
wire main_soclinux_uart_uart_source_ready;
wire main_soclinux_uart_uart_source_first;
wire main_soclinux_uart_uart_source_last;
wire [7:0] main_soclinux_uart_uart_source_payload_data;
wire main_soclinux_uart_tx_fifo_sink_valid;
wire main_soclinux_uart_tx_fifo_sink_ready;
reg main_soclinux_uart_tx_fifo_sink_first = 1'd0;
reg main_soclinux_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] main_soclinux_uart_tx_fifo_sink_payload_data;
wire main_soclinux_uart_tx_fifo_source_valid;
wire main_soclinux_uart_tx_fifo_source_ready;
wire main_soclinux_uart_tx_fifo_source_first;
wire main_soclinux_uart_tx_fifo_source_last;
wire [7:0] main_soclinux_uart_tx_fifo_source_payload_data;
wire main_soclinux_uart_tx_fifo_re;
reg main_soclinux_uart_tx_fifo_readable = 1'd0;
wire main_soclinux_uart_tx_fifo_syncfifo_we;
wire main_soclinux_uart_tx_fifo_syncfifo_writable;
wire main_soclinux_uart_tx_fifo_syncfifo_re;
wire main_soclinux_uart_tx_fifo_syncfifo_readable;
wire [9:0] main_soclinux_uart_tx_fifo_syncfifo_din;
wire [9:0] main_soclinux_uart_tx_fifo_syncfifo_dout;
reg [4:0] main_soclinux_uart_tx_fifo_level0 = 5'd0;
reg main_soclinux_uart_tx_fifo_replace = 1'd0;
reg [3:0] main_soclinux_uart_tx_fifo_produce = 4'd0;
reg [3:0] main_soclinux_uart_tx_fifo_consume = 4'd0;
reg [3:0] main_soclinux_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] main_soclinux_uart_tx_fifo_wrport_dat_r;
wire main_soclinux_uart_tx_fifo_wrport_we;
wire [9:0] main_soclinux_uart_tx_fifo_wrport_dat_w;
wire main_soclinux_uart_tx_fifo_do_read;
wire [3:0] main_soclinux_uart_tx_fifo_rdport_adr;
wire [9:0] main_soclinux_uart_tx_fifo_rdport_dat_r;
wire main_soclinux_uart_tx_fifo_rdport_re;
wire [4:0] main_soclinux_uart_tx_fifo_level1;
wire [7:0] main_soclinux_uart_tx_fifo_fifo_in_payload_data;
wire main_soclinux_uart_tx_fifo_fifo_in_first;
wire main_soclinux_uart_tx_fifo_fifo_in_last;
wire [7:0] main_soclinux_uart_tx_fifo_fifo_out_payload_data;
wire main_soclinux_uart_tx_fifo_fifo_out_first;
wire main_soclinux_uart_tx_fifo_fifo_out_last;
wire main_soclinux_uart_rx_fifo_sink_valid;
wire main_soclinux_uart_rx_fifo_sink_ready;
wire main_soclinux_uart_rx_fifo_sink_first;
wire main_soclinux_uart_rx_fifo_sink_last;
wire [7:0] main_soclinux_uart_rx_fifo_sink_payload_data;
wire main_soclinux_uart_rx_fifo_source_valid;
wire main_soclinux_uart_rx_fifo_source_ready;
wire main_soclinux_uart_rx_fifo_source_first;
wire main_soclinux_uart_rx_fifo_source_last;
wire [7:0] main_soclinux_uart_rx_fifo_source_payload_data;
wire main_soclinux_uart_rx_fifo_re;
reg main_soclinux_uart_rx_fifo_readable = 1'd0;
wire main_soclinux_uart_rx_fifo_syncfifo_we;
wire main_soclinux_uart_rx_fifo_syncfifo_writable;
wire main_soclinux_uart_rx_fifo_syncfifo_re;
wire main_soclinux_uart_rx_fifo_syncfifo_readable;
wire [9:0] main_soclinux_uart_rx_fifo_syncfifo_din;
wire [9:0] main_soclinux_uart_rx_fifo_syncfifo_dout;
reg [4:0] main_soclinux_uart_rx_fifo_level0 = 5'd0;
reg main_soclinux_uart_rx_fifo_replace = 1'd0;
reg [3:0] main_soclinux_uart_rx_fifo_produce = 4'd0;
reg [3:0] main_soclinux_uart_rx_fifo_consume = 4'd0;
reg [3:0] main_soclinux_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] main_soclinux_uart_rx_fifo_wrport_dat_r;
wire main_soclinux_uart_rx_fifo_wrport_we;
wire [9:0] main_soclinux_uart_rx_fifo_wrport_dat_w;
wire main_soclinux_uart_rx_fifo_do_read;
wire [3:0] main_soclinux_uart_rx_fifo_rdport_adr;
wire [9:0] main_soclinux_uart_rx_fifo_rdport_dat_r;
wire main_soclinux_uart_rx_fifo_rdport_re;
wire [4:0] main_soclinux_uart_rx_fifo_level1;
wire [7:0] main_soclinux_uart_rx_fifo_fifo_in_payload_data;
wire main_soclinux_uart_rx_fifo_fifo_in_first;
wire main_soclinux_uart_rx_fifo_fifo_in_last;
wire [7:0] main_soclinux_uart_rx_fifo_fifo_out_payload_data;
wire main_soclinux_uart_rx_fifo_fifo_out_first;
wire main_soclinux_uart_rx_fifo_fifo_out_last;
reg [31:0] main_soclinux_timer_load_storage = 32'd0;
reg main_soclinux_timer_load_re = 1'd0;
reg [31:0] main_soclinux_timer_reload_storage = 32'd0;
reg main_soclinux_timer_reload_re = 1'd0;
reg main_soclinux_timer_en_storage = 1'd0;
reg main_soclinux_timer_en_re = 1'd0;
reg main_soclinux_timer_update_value_storage = 1'd0;
reg main_soclinux_timer_update_value_re = 1'd0;
reg [31:0] main_soclinux_timer_value_status = 32'd0;
wire main_soclinux_timer_value_we;
reg main_soclinux_timer_value_re = 1'd0;
wire main_soclinux_timer_irq;
wire main_soclinux_timer_zero_status;
reg main_soclinux_timer_zero_pending = 1'd0;
wire main_soclinux_timer_zero_trigger;
reg main_soclinux_timer_zero_clear = 1'd0;
reg main_soclinux_timer_zero_trigger_d = 1'd0;
wire main_soclinux_timer_zero0;
wire main_soclinux_timer_status_status;
wire main_soclinux_timer_status_we;
reg main_soclinux_timer_status_re = 1'd0;
wire main_soclinux_timer_zero1;
wire main_soclinux_timer_pending_status;
wire main_soclinux_timer_pending_we;
reg main_soclinux_timer_pending_re = 1'd0;
reg main_soclinux_timer_pending_r = 1'd0;
wire main_soclinux_timer_zero2;
reg main_soclinux_timer_enable_storage = 1'd0;
reg main_soclinux_timer_enable_re = 1'd0;
reg [31:0] main_soclinux_timer_value = 32'd0;
wire main_crg_rst;
wire init_clk;
wire init_rst;
wire por_clk;
(* keep = "true" *) wire sys_clk;
wire sys_rst;
wire sys2x_clk;
wire sys2x_rst;
wire sys2x_i_clk;
wire main_crg_stop;
wire main_crg_reset0;
reg [15:0] main_crg_por_count = 16'd65535;
wire main_crg_por_done;
wire main_crg_reset1;
wire main_crg_locked;
reg main_crg_stdby = 1'd0;
wire main_crg_clkin;
wire main_crg_clkout0;
wire main_crg_clkout1;
wire main_ddrphy_pause0;
wire main_ddrphy_stop0;
wire main_ddrphy_delay0;
wire main_ddrphy_reset0;
wire main_ddrphy_new_lock;
reg main_ddrphy_update = 1'd0;
reg main_ddrphy_stop1 = 1'd0;
reg main_ddrphy_freeze = 1'd0;
reg main_ddrphy_pause1 = 1'd0;
reg main_ddrphy_reset1 = 1'd0;
wire main_ddrphy_lock0;
wire main_ddrphy_delay1;
wire main_ddrphy_lock1;
reg main_ddrphy_lock_d = 1'd0;
reg [6:0] main_ddrphy_counter = 7'd0;
reg [1:0] main_ddrphy_dly_sel_storage = 2'd0;
reg main_ddrphy_dly_sel_re = 1'd0;
reg main_ddrphy_rdly_dq_rst_re = 1'd0;
wire main_ddrphy_rdly_dq_rst_r;
reg main_ddrphy_rdly_dq_rst_we = 1'd0;
reg main_ddrphy_rdly_dq_rst_w = 1'd0;
reg main_ddrphy_rdly_dq_inc_re = 1'd0;
wire main_ddrphy_rdly_dq_inc_r;
reg main_ddrphy_rdly_dq_inc_we = 1'd0;
reg main_ddrphy_rdly_dq_inc_w = 1'd0;
reg main_ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
wire main_ddrphy_rdly_dq_bitslip_rst_r;
reg main_ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg main_ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg main_ddrphy_rdly_dq_bitslip_re = 1'd0;
wire main_ddrphy_rdly_dq_bitslip_r;
reg main_ddrphy_rdly_dq_bitslip_we = 1'd0;
reg main_ddrphy_rdly_dq_bitslip_w = 1'd0;
reg main_ddrphy_burstdet_clr_re = 1'd0;
wire main_ddrphy_burstdet_clr_r;
reg main_ddrphy_burstdet_clr_we = 1'd0;
reg main_ddrphy_burstdet_clr_w = 1'd0;
reg [1:0] main_ddrphy_burstdet_seen_status = 2'd0;
wire main_ddrphy_burstdet_seen_we;
reg main_ddrphy_burstdet_seen_re = 1'd0;
wire [1:0] main_ddrphy_datavalid;
wire [14:0] main_ddrphy_dfi_p0_address;
wire [2:0] main_ddrphy_dfi_p0_bank;
wire main_ddrphy_dfi_p0_cas_n;
wire main_ddrphy_dfi_p0_cs_n;
wire main_ddrphy_dfi_p0_ras_n;
wire main_ddrphy_dfi_p0_we_n;
wire main_ddrphy_dfi_p0_cke;
wire main_ddrphy_dfi_p0_odt;
wire main_ddrphy_dfi_p0_reset_n;
wire main_ddrphy_dfi_p0_act_n;
wire [63:0] main_ddrphy_dfi_p0_wrdata;
wire main_ddrphy_dfi_p0_wrdata_en;
wire [7:0] main_ddrphy_dfi_p0_wrdata_mask;
wire main_ddrphy_dfi_p0_rddata_en;
reg [63:0] main_ddrphy_dfi_p0_rddata = 64'd0;
wire main_ddrphy_dfi_p0_rddata_valid;
wire [14:0] main_ddrphy_dfi_p1_address;
wire [2:0] main_ddrphy_dfi_p1_bank;
wire main_ddrphy_dfi_p1_cas_n;
wire main_ddrphy_dfi_p1_cs_n;
wire main_ddrphy_dfi_p1_ras_n;
wire main_ddrphy_dfi_p1_we_n;
wire main_ddrphy_dfi_p1_cke;
wire main_ddrphy_dfi_p1_odt;
wire main_ddrphy_dfi_p1_reset_n;
wire main_ddrphy_dfi_p1_act_n;
wire [63:0] main_ddrphy_dfi_p1_wrdata;
wire main_ddrphy_dfi_p1_wrdata_en;
wire [7:0] main_ddrphy_dfi_p1_wrdata_mask;
wire main_ddrphy_dfi_p1_rddata_en;
reg [63:0] main_ddrphy_dfi_p1_rddata = 64'd0;
wire main_ddrphy_dfi_p1_rddata_valid;
wire main_ddrphy_bl8_chunk;
wire main_ddrphy_pad_oddrx2f0;
wire main_ddrphy_pad_oddrx2f1;
wire main_ddrphy_pad_oddrx2f2;
wire main_ddrphy_pad_oddrx2f3;
wire main_ddrphy_pad_oddrx2f4;
wire main_ddrphy_pad_oddrx2f5;
wire main_ddrphy_pad_oddrx2f6;
wire main_ddrphy_pad_oddrx2f7;
wire main_ddrphy_pad_oddrx2f8;
wire main_ddrphy_pad_oddrx2f9;
wire main_ddrphy_pad_oddrx2f10;
wire main_ddrphy_pad_oddrx2f11;
wire main_ddrphy_pad_oddrx2f12;
wire main_ddrphy_pad_oddrx2f13;
wire main_ddrphy_pad_oddrx2f14;
wire main_ddrphy_pad_oddrx2f15;
wire main_ddrphy_pad_oddrx2f16;
wire main_ddrphy_pad_oddrx2f17;
wire main_ddrphy_pad_oddrx2f18;
wire main_ddrphy_pad_oddrx2f19;
wire main_ddrphy_pad_oddrx2f20;
wire main_ddrphy_pad_oddrx2f21;
wire main_ddrphy_pad_oddrx2f22;
wire main_ddrphy_pad_oddrx2f23;
wire main_ddrphy_dq_oe;
wire main_ddrphy_dqs_re;
wire main_ddrphy_dqs_oe;
wire main_ddrphy_dqs_postamble;
wire main_ddrphy_dqs_preamble;
wire main_ddrphy_dqs_i0;
wire main_ddrphy_dqsr900;
wire main_ddrphy_dqsw2700;
wire main_ddrphy_dqsw0;
wire [2:0] main_ddrphy_rdpntr0;
wire [2:0] main_ddrphy_wrpntr0;
reg [6:0] main_ddrphy_rdly0 = 7'd0;
wire main_ddrphy_burstdet0;
reg main_ddrphy_burstdet_d0 = 1'd0;
wire main_ddrphy_dqs0;
wire main_ddrphy_dqs_oe_n0;
reg [7:0] main_ddrphy_dm_o_data0 = 8'd0;
reg [7:0] main_ddrphy_dm_o_data_d0 = 8'd0;
reg [3:0] main_ddrphy_dm_o_data_muxed0 = 4'd0;
wire main_ddrphy_dq_o0;
wire main_ddrphy_dq_i0;
wire main_ddrphy_dq_oe_n0;
wire main_ddrphy_dq_i_delayed0;
wire [7:0] main_ddrphy_dq_i_data0;
reg [7:0] main_ddrphy_dq_o_data0 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d0 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed0 = 4'd0;
wire [3:0] main_ddrphy_bitslip0_i;
reg [3:0] main_ddrphy_bitslip0_o = 4'd0;
reg [1:0] main_ddrphy_bitslip0_value = 2'd0;
reg [7:0] main_ddrphy_bitslip0_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d0 = 4'd0;
wire main_ddrphy_dq_o1;
wire main_ddrphy_dq_i1;
wire main_ddrphy_dq_oe_n1;
wire main_ddrphy_dq_i_delayed1;
wire [7:0] main_ddrphy_dq_i_data1;
reg [7:0] main_ddrphy_dq_o_data1 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d1 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed1 = 4'd0;
wire [3:0] main_ddrphy_bitslip1_i;
reg [3:0] main_ddrphy_bitslip1_o = 4'd0;
reg [1:0] main_ddrphy_bitslip1_value = 2'd0;
reg [7:0] main_ddrphy_bitslip1_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d1 = 4'd0;
wire main_ddrphy_dq_o2;
wire main_ddrphy_dq_i2;
wire main_ddrphy_dq_oe_n2;
wire main_ddrphy_dq_i_delayed2;
wire [7:0] main_ddrphy_dq_i_data2;
reg [7:0] main_ddrphy_dq_o_data2 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d2 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed2 = 4'd0;
wire [3:0] main_ddrphy_bitslip2_i;
reg [3:0] main_ddrphy_bitslip2_o = 4'd0;
reg [1:0] main_ddrphy_bitslip2_value = 2'd0;
reg [7:0] main_ddrphy_bitslip2_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d2 = 4'd0;
wire main_ddrphy_dq_o3;
wire main_ddrphy_dq_i3;
wire main_ddrphy_dq_oe_n3;
wire main_ddrphy_dq_i_delayed3;
wire [7:0] main_ddrphy_dq_i_data3;
reg [7:0] main_ddrphy_dq_o_data3 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d3 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed3 = 4'd0;
wire [3:0] main_ddrphy_bitslip3_i;
reg [3:0] main_ddrphy_bitslip3_o = 4'd0;
reg [1:0] main_ddrphy_bitslip3_value = 2'd0;
reg [7:0] main_ddrphy_bitslip3_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d3 = 4'd0;
wire main_ddrphy_dq_o4;
wire main_ddrphy_dq_i4;
wire main_ddrphy_dq_oe_n4;
wire main_ddrphy_dq_i_delayed4;
wire [7:0] main_ddrphy_dq_i_data4;
reg [7:0] main_ddrphy_dq_o_data4 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d4 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed4 = 4'd0;
wire [3:0] main_ddrphy_bitslip4_i;
reg [3:0] main_ddrphy_bitslip4_o = 4'd0;
reg [1:0] main_ddrphy_bitslip4_value = 2'd0;
reg [7:0] main_ddrphy_bitslip4_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d4 = 4'd0;
wire main_ddrphy_dq_o5;
wire main_ddrphy_dq_i5;
wire main_ddrphy_dq_oe_n5;
wire main_ddrphy_dq_i_delayed5;
wire [7:0] main_ddrphy_dq_i_data5;
reg [7:0] main_ddrphy_dq_o_data5 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d5 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed5 = 4'd0;
wire [3:0] main_ddrphy_bitslip5_i;
reg [3:0] main_ddrphy_bitslip5_o = 4'd0;
reg [1:0] main_ddrphy_bitslip5_value = 2'd0;
reg [7:0] main_ddrphy_bitslip5_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d5 = 4'd0;
wire main_ddrphy_dq_o6;
wire main_ddrphy_dq_i6;
wire main_ddrphy_dq_oe_n6;
wire main_ddrphy_dq_i_delayed6;
wire [7:0] main_ddrphy_dq_i_data6;
reg [7:0] main_ddrphy_dq_o_data6 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d6 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed6 = 4'd0;
wire [3:0] main_ddrphy_bitslip6_i;
reg [3:0] main_ddrphy_bitslip6_o = 4'd0;
reg [1:0] main_ddrphy_bitslip6_value = 2'd0;
reg [7:0] main_ddrphy_bitslip6_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d6 = 4'd0;
wire main_ddrphy_dq_o7;
wire main_ddrphy_dq_i7;
wire main_ddrphy_dq_oe_n7;
wire main_ddrphy_dq_i_delayed7;
wire [7:0] main_ddrphy_dq_i_data7;
reg [7:0] main_ddrphy_dq_o_data7 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d7 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed7 = 4'd0;
wire [3:0] main_ddrphy_bitslip7_i;
reg [3:0] main_ddrphy_bitslip7_o = 4'd0;
reg [1:0] main_ddrphy_bitslip7_value = 2'd0;
reg [7:0] main_ddrphy_bitslip7_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d7 = 4'd0;
wire main_ddrphy_dqs_i1;
wire main_ddrphy_dqsr901;
wire main_ddrphy_dqsw2701;
wire main_ddrphy_dqsw1;
wire [2:0] main_ddrphy_rdpntr1;
wire [2:0] main_ddrphy_wrpntr1;
reg [6:0] main_ddrphy_rdly1 = 7'd0;
wire main_ddrphy_burstdet1;
reg main_ddrphy_burstdet_d1 = 1'd0;
wire main_ddrphy_dqs1;
wire main_ddrphy_dqs_oe_n1;
reg [7:0] main_ddrphy_dm_o_data1 = 8'd0;
reg [7:0] main_ddrphy_dm_o_data_d1 = 8'd0;
reg [3:0] main_ddrphy_dm_o_data_muxed1 = 4'd0;
wire main_ddrphy_dq_o8;
wire main_ddrphy_dq_i8;
wire main_ddrphy_dq_oe_n8;
wire main_ddrphy_dq_i_delayed8;
wire [7:0] main_ddrphy_dq_i_data8;
reg [7:0] main_ddrphy_dq_o_data8 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d8 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed8 = 4'd0;
wire [3:0] main_ddrphy_bitslip8_i;
reg [3:0] main_ddrphy_bitslip8_o = 4'd0;
reg [1:0] main_ddrphy_bitslip8_value = 2'd0;
reg [7:0] main_ddrphy_bitslip8_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d8 = 4'd0;
wire main_ddrphy_dq_o9;
wire main_ddrphy_dq_i9;
wire main_ddrphy_dq_oe_n9;
wire main_ddrphy_dq_i_delayed9;
wire [7:0] main_ddrphy_dq_i_data9;
reg [7:0] main_ddrphy_dq_o_data9 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d9 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed9 = 4'd0;
wire [3:0] main_ddrphy_bitslip9_i;
reg [3:0] main_ddrphy_bitslip9_o = 4'd0;
reg [1:0] main_ddrphy_bitslip9_value = 2'd0;
reg [7:0] main_ddrphy_bitslip9_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d9 = 4'd0;
wire main_ddrphy_dq_o10;
wire main_ddrphy_dq_i10;
wire main_ddrphy_dq_oe_n10;
wire main_ddrphy_dq_i_delayed10;
wire [7:0] main_ddrphy_dq_i_data10;
reg [7:0] main_ddrphy_dq_o_data10 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d10 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed10 = 4'd0;
wire [3:0] main_ddrphy_bitslip10_i;
reg [3:0] main_ddrphy_bitslip10_o = 4'd0;
reg [1:0] main_ddrphy_bitslip10_value = 2'd0;
reg [7:0] main_ddrphy_bitslip10_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d10 = 4'd0;
wire main_ddrphy_dq_o11;
wire main_ddrphy_dq_i11;
wire main_ddrphy_dq_oe_n11;
wire main_ddrphy_dq_i_delayed11;
wire [7:0] main_ddrphy_dq_i_data11;
reg [7:0] main_ddrphy_dq_o_data11 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d11 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed11 = 4'd0;
wire [3:0] main_ddrphy_bitslip11_i;
reg [3:0] main_ddrphy_bitslip11_o = 4'd0;
reg [1:0] main_ddrphy_bitslip11_value = 2'd0;
reg [7:0] main_ddrphy_bitslip11_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d11 = 4'd0;
wire main_ddrphy_dq_o12;
wire main_ddrphy_dq_i12;
wire main_ddrphy_dq_oe_n12;
wire main_ddrphy_dq_i_delayed12;
wire [7:0] main_ddrphy_dq_i_data12;
reg [7:0] main_ddrphy_dq_o_data12 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d12 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed12 = 4'd0;
wire [3:0] main_ddrphy_bitslip12_i;
reg [3:0] main_ddrphy_bitslip12_o = 4'd0;
reg [1:0] main_ddrphy_bitslip12_value = 2'd0;
reg [7:0] main_ddrphy_bitslip12_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d12 = 4'd0;
wire main_ddrphy_dq_o13;
wire main_ddrphy_dq_i13;
wire main_ddrphy_dq_oe_n13;
wire main_ddrphy_dq_i_delayed13;
wire [7:0] main_ddrphy_dq_i_data13;
reg [7:0] main_ddrphy_dq_o_data13 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d13 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed13 = 4'd0;
wire [3:0] main_ddrphy_bitslip13_i;
reg [3:0] main_ddrphy_bitslip13_o = 4'd0;
reg [1:0] main_ddrphy_bitslip13_value = 2'd0;
reg [7:0] main_ddrphy_bitslip13_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d13 = 4'd0;
wire main_ddrphy_dq_o14;
wire main_ddrphy_dq_i14;
wire main_ddrphy_dq_oe_n14;
wire main_ddrphy_dq_i_delayed14;
wire [7:0] main_ddrphy_dq_i_data14;
reg [7:0] main_ddrphy_dq_o_data14 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d14 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed14 = 4'd0;
wire [3:0] main_ddrphy_bitslip14_i;
reg [3:0] main_ddrphy_bitslip14_o = 4'd0;
reg [1:0] main_ddrphy_bitslip14_value = 2'd0;
reg [7:0] main_ddrphy_bitslip14_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d14 = 4'd0;
wire main_ddrphy_dq_o15;
wire main_ddrphy_dq_i15;
wire main_ddrphy_dq_oe_n15;
wire main_ddrphy_dq_i_delayed15;
wire [7:0] main_ddrphy_dq_i_data15;
reg [7:0] main_ddrphy_dq_o_data15 = 8'd0;
reg [7:0] main_ddrphy_dq_o_data_d15 = 8'd0;
reg [3:0] main_ddrphy_dq_o_data_muxed15 = 4'd0;
wire [3:0] main_ddrphy_bitslip15_i;
reg [3:0] main_ddrphy_bitslip15_o = 4'd0;
reg [1:0] main_ddrphy_bitslip15_value = 2'd0;
reg [7:0] main_ddrphy_bitslip15_r = 8'd0;
reg [3:0] main_ddrphy_dq_i_bitslip_o_d15 = 4'd0;
reg main_ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline8 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline9 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline10 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline11 = 1'd0;
reg main_ddrphy_rddata_en_tappeddelayline12 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline4 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline5 = 1'd0;
reg main_ddrphy_wrdata_en_tappeddelayline6 = 1'd0;
wire [14:0] main_soclinux_sdram_inti_p0_address;
wire [2:0] main_soclinux_sdram_inti_p0_bank;
reg main_soclinux_sdram_inti_p0_cas_n = 1'd1;
reg main_soclinux_sdram_inti_p0_cs_n = 1'd1;
reg main_soclinux_sdram_inti_p0_ras_n = 1'd1;
reg main_soclinux_sdram_inti_p0_we_n = 1'd1;
wire main_soclinux_sdram_inti_p0_cke;
wire main_soclinux_sdram_inti_p0_odt;
wire main_soclinux_sdram_inti_p0_reset_n;
reg main_soclinux_sdram_inti_p0_act_n = 1'd1;
wire [63:0] main_soclinux_sdram_inti_p0_wrdata;
wire main_soclinux_sdram_inti_p0_wrdata_en;
wire [7:0] main_soclinux_sdram_inti_p0_wrdata_mask;
wire main_soclinux_sdram_inti_p0_rddata_en;
reg [63:0] main_soclinux_sdram_inti_p0_rddata = 64'd0;
reg main_soclinux_sdram_inti_p0_rddata_valid = 1'd0;
wire [14:0] main_soclinux_sdram_inti_p1_address;
wire [2:0] main_soclinux_sdram_inti_p1_bank;
reg main_soclinux_sdram_inti_p1_cas_n = 1'd1;
reg main_soclinux_sdram_inti_p1_cs_n = 1'd1;
reg main_soclinux_sdram_inti_p1_ras_n = 1'd1;
reg main_soclinux_sdram_inti_p1_we_n = 1'd1;
wire main_soclinux_sdram_inti_p1_cke;
wire main_soclinux_sdram_inti_p1_odt;
wire main_soclinux_sdram_inti_p1_reset_n;
reg main_soclinux_sdram_inti_p1_act_n = 1'd1;
wire [63:0] main_soclinux_sdram_inti_p1_wrdata;
wire main_soclinux_sdram_inti_p1_wrdata_en;
wire [7:0] main_soclinux_sdram_inti_p1_wrdata_mask;
wire main_soclinux_sdram_inti_p1_rddata_en;
reg [63:0] main_soclinux_sdram_inti_p1_rddata = 64'd0;
reg main_soclinux_sdram_inti_p1_rddata_valid = 1'd0;
wire [14:0] main_soclinux_sdram_slave_p0_address;
wire [2:0] main_soclinux_sdram_slave_p0_bank;
wire main_soclinux_sdram_slave_p0_cas_n;
wire main_soclinux_sdram_slave_p0_cs_n;
wire main_soclinux_sdram_slave_p0_ras_n;
wire main_soclinux_sdram_slave_p0_we_n;
wire main_soclinux_sdram_slave_p0_cke;
wire main_soclinux_sdram_slave_p0_odt;
wire main_soclinux_sdram_slave_p0_reset_n;
wire main_soclinux_sdram_slave_p0_act_n;
wire [63:0] main_soclinux_sdram_slave_p0_wrdata;
wire main_soclinux_sdram_slave_p0_wrdata_en;
wire [7:0] main_soclinux_sdram_slave_p0_wrdata_mask;
wire main_soclinux_sdram_slave_p0_rddata_en;
reg [63:0] main_soclinux_sdram_slave_p0_rddata = 64'd0;
reg main_soclinux_sdram_slave_p0_rddata_valid = 1'd0;
wire [14:0] main_soclinux_sdram_slave_p1_address;
wire [2:0] main_soclinux_sdram_slave_p1_bank;
wire main_soclinux_sdram_slave_p1_cas_n;
wire main_soclinux_sdram_slave_p1_cs_n;
wire main_soclinux_sdram_slave_p1_ras_n;
wire main_soclinux_sdram_slave_p1_we_n;
wire main_soclinux_sdram_slave_p1_cke;
wire main_soclinux_sdram_slave_p1_odt;
wire main_soclinux_sdram_slave_p1_reset_n;
wire main_soclinux_sdram_slave_p1_act_n;
wire [63:0] main_soclinux_sdram_slave_p1_wrdata;
wire main_soclinux_sdram_slave_p1_wrdata_en;
wire [7:0] main_soclinux_sdram_slave_p1_wrdata_mask;
wire main_soclinux_sdram_slave_p1_rddata_en;
reg [63:0] main_soclinux_sdram_slave_p1_rddata = 64'd0;
reg main_soclinux_sdram_slave_p1_rddata_valid = 1'd0;
reg [14:0] main_soclinux_sdram_master_p0_address = 15'd0;
reg [2:0] main_soclinux_sdram_master_p0_bank = 3'd0;
reg main_soclinux_sdram_master_p0_cas_n = 1'd1;
reg main_soclinux_sdram_master_p0_cs_n = 1'd1;
reg main_soclinux_sdram_master_p0_ras_n = 1'd1;
reg main_soclinux_sdram_master_p0_we_n = 1'd1;
reg main_soclinux_sdram_master_p0_cke = 1'd0;
reg main_soclinux_sdram_master_p0_odt = 1'd0;
reg main_soclinux_sdram_master_p0_reset_n = 1'd0;
reg main_soclinux_sdram_master_p0_act_n = 1'd1;
reg [63:0] main_soclinux_sdram_master_p0_wrdata = 64'd0;
reg main_soclinux_sdram_master_p0_wrdata_en = 1'd0;
reg [7:0] main_soclinux_sdram_master_p0_wrdata_mask = 8'd0;
reg main_soclinux_sdram_master_p0_rddata_en = 1'd0;
wire [63:0] main_soclinux_sdram_master_p0_rddata;
wire main_soclinux_sdram_master_p0_rddata_valid;
reg [14:0] main_soclinux_sdram_master_p1_address = 15'd0;
reg [2:0] main_soclinux_sdram_master_p1_bank = 3'd0;
reg main_soclinux_sdram_master_p1_cas_n = 1'd1;
reg main_soclinux_sdram_master_p1_cs_n = 1'd1;
reg main_soclinux_sdram_master_p1_ras_n = 1'd1;
reg main_soclinux_sdram_master_p1_we_n = 1'd1;
reg main_soclinux_sdram_master_p1_cke = 1'd0;
reg main_soclinux_sdram_master_p1_odt = 1'd0;
reg main_soclinux_sdram_master_p1_reset_n = 1'd0;
reg main_soclinux_sdram_master_p1_act_n = 1'd1;
reg [63:0] main_soclinux_sdram_master_p1_wrdata = 64'd0;
reg main_soclinux_sdram_master_p1_wrdata_en = 1'd0;
reg [7:0] main_soclinux_sdram_master_p1_wrdata_mask = 8'd0;
reg main_soclinux_sdram_master_p1_rddata_en = 1'd0;
wire [63:0] main_soclinux_sdram_master_p1_rddata;
wire main_soclinux_sdram_master_p1_rddata_valid;
wire main_soclinux_sdram_sel;
wire main_soclinux_sdram_cke;
wire main_soclinux_sdram_odt;
wire main_soclinux_sdram_reset_n;
reg [3:0] main_soclinux_sdram_storage = 4'd1;
reg main_soclinux_sdram_re = 1'd0;
reg [5:0] main_soclinux_sdram_phaseinjector0_command_storage = 6'd0;
reg main_soclinux_sdram_phaseinjector0_command_re = 1'd0;
reg main_soclinux_sdram_phaseinjector0_command_issue_re = 1'd0;
wire main_soclinux_sdram_phaseinjector0_command_issue_r;
reg main_soclinux_sdram_phaseinjector0_command_issue_we = 1'd0;
reg main_soclinux_sdram_phaseinjector0_command_issue_w = 1'd0;
reg [14:0] main_soclinux_sdram_phaseinjector0_address_storage = 15'd0;
reg main_soclinux_sdram_phaseinjector0_address_re = 1'd0;
reg [2:0] main_soclinux_sdram_phaseinjector0_baddress_storage = 3'd0;
reg main_soclinux_sdram_phaseinjector0_baddress_re = 1'd0;
reg [63:0] main_soclinux_sdram_phaseinjector0_wrdata_storage = 64'd0;
reg main_soclinux_sdram_phaseinjector0_wrdata_re = 1'd0;
reg [63:0] main_soclinux_sdram_phaseinjector0_rddata_status = 64'd0;
wire main_soclinux_sdram_phaseinjector0_rddata_we;
reg main_soclinux_sdram_phaseinjector0_rddata_re = 1'd0;
reg [5:0] main_soclinux_sdram_phaseinjector1_command_storage = 6'd0;
reg main_soclinux_sdram_phaseinjector1_command_re = 1'd0;
reg main_soclinux_sdram_phaseinjector1_command_issue_re = 1'd0;
wire main_soclinux_sdram_phaseinjector1_command_issue_r;
reg main_soclinux_sdram_phaseinjector1_command_issue_we = 1'd0;
reg main_soclinux_sdram_phaseinjector1_command_issue_w = 1'd0;
reg [14:0] main_soclinux_sdram_phaseinjector1_address_storage = 15'd0;
reg main_soclinux_sdram_phaseinjector1_address_re = 1'd0;
reg [2:0] main_soclinux_sdram_phaseinjector1_baddress_storage = 3'd0;
reg main_soclinux_sdram_phaseinjector1_baddress_re = 1'd0;
reg [63:0] main_soclinux_sdram_phaseinjector1_wrdata_storage = 64'd0;
reg main_soclinux_sdram_phaseinjector1_wrdata_re = 1'd0;
reg [63:0] main_soclinux_sdram_phaseinjector1_rddata_status = 64'd0;
wire main_soclinux_sdram_phaseinjector1_rddata_we;
reg main_soclinux_sdram_phaseinjector1_rddata_re = 1'd0;
wire main_soclinux_sdram_interface_bank0_valid;
wire main_soclinux_sdram_interface_bank0_ready;
wire main_soclinux_sdram_interface_bank0_we;
wire [21:0] main_soclinux_sdram_interface_bank0_addr;
wire main_soclinux_sdram_interface_bank0_lock;
wire main_soclinux_sdram_interface_bank0_wdata_ready;
wire main_soclinux_sdram_interface_bank0_rdata_valid;
wire main_soclinux_sdram_interface_bank1_valid;
wire main_soclinux_sdram_interface_bank1_ready;
wire main_soclinux_sdram_interface_bank1_we;
wire [21:0] main_soclinux_sdram_interface_bank1_addr;
wire main_soclinux_sdram_interface_bank1_lock;
wire main_soclinux_sdram_interface_bank1_wdata_ready;
wire main_soclinux_sdram_interface_bank1_rdata_valid;
wire main_soclinux_sdram_interface_bank2_valid;
wire main_soclinux_sdram_interface_bank2_ready;
wire main_soclinux_sdram_interface_bank2_we;
wire [21:0] main_soclinux_sdram_interface_bank2_addr;
wire main_soclinux_sdram_interface_bank2_lock;
wire main_soclinux_sdram_interface_bank2_wdata_ready;
wire main_soclinux_sdram_interface_bank2_rdata_valid;
wire main_soclinux_sdram_interface_bank3_valid;
wire main_soclinux_sdram_interface_bank3_ready;
wire main_soclinux_sdram_interface_bank3_we;
wire [21:0] main_soclinux_sdram_interface_bank3_addr;
wire main_soclinux_sdram_interface_bank3_lock;
wire main_soclinux_sdram_interface_bank3_wdata_ready;
wire main_soclinux_sdram_interface_bank3_rdata_valid;
wire main_soclinux_sdram_interface_bank4_valid;
wire main_soclinux_sdram_interface_bank4_ready;
wire main_soclinux_sdram_interface_bank4_we;
wire [21:0] main_soclinux_sdram_interface_bank4_addr;
wire main_soclinux_sdram_interface_bank4_lock;
wire main_soclinux_sdram_interface_bank4_wdata_ready;
wire main_soclinux_sdram_interface_bank4_rdata_valid;
wire main_soclinux_sdram_interface_bank5_valid;
wire main_soclinux_sdram_interface_bank5_ready;
wire main_soclinux_sdram_interface_bank5_we;
wire [21:0] main_soclinux_sdram_interface_bank5_addr;
wire main_soclinux_sdram_interface_bank5_lock;
wire main_soclinux_sdram_interface_bank5_wdata_ready;
wire main_soclinux_sdram_interface_bank5_rdata_valid;
wire main_soclinux_sdram_interface_bank6_valid;
wire main_soclinux_sdram_interface_bank6_ready;
wire main_soclinux_sdram_interface_bank6_we;
wire [21:0] main_soclinux_sdram_interface_bank6_addr;
wire main_soclinux_sdram_interface_bank6_lock;
wire main_soclinux_sdram_interface_bank6_wdata_ready;
wire main_soclinux_sdram_interface_bank6_rdata_valid;
wire main_soclinux_sdram_interface_bank7_valid;
wire main_soclinux_sdram_interface_bank7_ready;
wire main_soclinux_sdram_interface_bank7_we;
wire [21:0] main_soclinux_sdram_interface_bank7_addr;
wire main_soclinux_sdram_interface_bank7_lock;
wire main_soclinux_sdram_interface_bank7_wdata_ready;
wire main_soclinux_sdram_interface_bank7_rdata_valid;
reg [127:0] main_soclinux_sdram_interface_wdata = 128'd0;
reg [15:0] main_soclinux_sdram_interface_wdata_we = 16'd0;
wire [127:0] main_soclinux_sdram_interface_rdata;
reg [14:0] main_soclinux_sdram_dfi_p0_address = 15'd0;
reg [2:0] main_soclinux_sdram_dfi_p0_bank = 3'd0;
reg main_soclinux_sdram_dfi_p0_cas_n = 1'd1;
reg main_soclinux_sdram_dfi_p0_cs_n = 1'd1;
reg main_soclinux_sdram_dfi_p0_ras_n = 1'd1;
reg main_soclinux_sdram_dfi_p0_we_n = 1'd1;
wire main_soclinux_sdram_dfi_p0_cke;
wire main_soclinux_sdram_dfi_p0_odt;
wire main_soclinux_sdram_dfi_p0_reset_n;
reg main_soclinux_sdram_dfi_p0_act_n = 1'd1;
wire [63:0] main_soclinux_sdram_dfi_p0_wrdata;
reg main_soclinux_sdram_dfi_p0_wrdata_en = 1'd0;
wire [7:0] main_soclinux_sdram_dfi_p0_wrdata_mask;
reg main_soclinux_sdram_dfi_p0_rddata_en = 1'd0;
wire [63:0] main_soclinux_sdram_dfi_p0_rddata;
wire main_soclinux_sdram_dfi_p0_rddata_valid;
reg [14:0] main_soclinux_sdram_dfi_p1_address = 15'd0;
reg [2:0] main_soclinux_sdram_dfi_p1_bank = 3'd0;
reg main_soclinux_sdram_dfi_p1_cas_n = 1'd1;
reg main_soclinux_sdram_dfi_p1_cs_n = 1'd1;
reg main_soclinux_sdram_dfi_p1_ras_n = 1'd1;
reg main_soclinux_sdram_dfi_p1_we_n = 1'd1;
wire main_soclinux_sdram_dfi_p1_cke;
wire main_soclinux_sdram_dfi_p1_odt;
wire main_soclinux_sdram_dfi_p1_reset_n;
reg main_soclinux_sdram_dfi_p1_act_n = 1'd1;
wire [63:0] main_soclinux_sdram_dfi_p1_wrdata;
reg main_soclinux_sdram_dfi_p1_wrdata_en = 1'd0;
wire [7:0] main_soclinux_sdram_dfi_p1_wrdata_mask;
reg main_soclinux_sdram_dfi_p1_rddata_en = 1'd0;
wire [63:0] main_soclinux_sdram_dfi_p1_rddata;
wire main_soclinux_sdram_dfi_p1_rddata_valid;
reg main_soclinux_sdram_cmd_valid = 1'd0;
reg main_soclinux_sdram_cmd_ready = 1'd0;
reg main_soclinux_sdram_cmd_last = 1'd0;
reg [14:0] main_soclinux_sdram_cmd_payload_a = 15'd0;
reg [2:0] main_soclinux_sdram_cmd_payload_ba = 3'd0;
reg main_soclinux_sdram_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_cmd_payload_is_write = 1'd0;
wire main_soclinux_sdram_wants_refresh;
wire main_soclinux_sdram_wants_zqcs;
wire main_soclinux_sdram_timer_wait;
wire main_soclinux_sdram_timer_done0;
wire [8:0] main_soclinux_sdram_timer_count0;
wire main_soclinux_sdram_timer_done1;
reg [8:0] main_soclinux_sdram_timer_count1 = 9'd390;
wire main_soclinux_sdram_postponer_req_i;
reg main_soclinux_sdram_postponer_req_o = 1'd0;
reg main_soclinux_sdram_postponer_count = 1'd0;
reg main_soclinux_sdram_sequencer_start0 = 1'd0;
wire main_soclinux_sdram_sequencer_done0;
wire main_soclinux_sdram_sequencer_start1;
reg main_soclinux_sdram_sequencer_done1 = 1'd0;
reg [6:0] main_soclinux_sdram_sequencer_counter = 7'd0;
reg main_soclinux_sdram_sequencer_count = 1'd0;
wire main_soclinux_sdram_zqcs_timer_wait;
wire main_soclinux_sdram_zqcs_timer_done0;
wire [25:0] main_soclinux_sdram_zqcs_timer_count0;
wire main_soclinux_sdram_zqcs_timer_done1;
reg [25:0] main_soclinux_sdram_zqcs_timer_count1 = 26'd49999999;
reg main_soclinux_sdram_zqcs_executer_start = 1'd0;
reg main_soclinux_sdram_zqcs_executer_done = 1'd0;
reg [5:0] main_soclinux_sdram_zqcs_executer_counter = 6'd0;
wire main_soclinux_sdram_bankmachine0_req_valid;
wire main_soclinux_sdram_bankmachine0_req_ready;
wire main_soclinux_sdram_bankmachine0_req_we;
wire [21:0] main_soclinux_sdram_bankmachine0_req_addr;
wire main_soclinux_sdram_bankmachine0_req_lock;
reg main_soclinux_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine0_refresh_req;
reg main_soclinux_sdram_bankmachine0_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine0_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine0_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine0_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine0_row = 15'd0;
reg main_soclinux_sdram_bankmachine0_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine0_row_hit;
reg main_soclinux_sdram_bankmachine0_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine0_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine0_twtpcon_valid;
reg main_soclinux_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine0_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine0_trccon_valid;
reg main_soclinux_sdram_bankmachine0_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine0_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine0_trascon_valid;
reg main_soclinux_sdram_bankmachine0_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine0_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine1_req_valid;
wire main_soclinux_sdram_bankmachine1_req_ready;
wire main_soclinux_sdram_bankmachine1_req_we;
wire [21:0] main_soclinux_sdram_bankmachine1_req_addr;
wire main_soclinux_sdram_bankmachine1_req_lock;
reg main_soclinux_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine1_refresh_req;
reg main_soclinux_sdram_bankmachine1_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine1_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine1_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine1_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine1_row = 15'd0;
reg main_soclinux_sdram_bankmachine1_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine1_row_hit;
reg main_soclinux_sdram_bankmachine1_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine1_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine1_twtpcon_valid;
reg main_soclinux_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine1_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine1_trccon_valid;
reg main_soclinux_sdram_bankmachine1_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine1_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine1_trascon_valid;
reg main_soclinux_sdram_bankmachine1_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine1_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine2_req_valid;
wire main_soclinux_sdram_bankmachine2_req_ready;
wire main_soclinux_sdram_bankmachine2_req_we;
wire [21:0] main_soclinux_sdram_bankmachine2_req_addr;
wire main_soclinux_sdram_bankmachine2_req_lock;
reg main_soclinux_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine2_refresh_req;
reg main_soclinux_sdram_bankmachine2_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine2_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine2_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine2_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine2_row = 15'd0;
reg main_soclinux_sdram_bankmachine2_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine2_row_hit;
reg main_soclinux_sdram_bankmachine2_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine2_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine2_twtpcon_valid;
reg main_soclinux_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine2_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine2_trccon_valid;
reg main_soclinux_sdram_bankmachine2_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine2_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine2_trascon_valid;
reg main_soclinux_sdram_bankmachine2_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine2_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine3_req_valid;
wire main_soclinux_sdram_bankmachine3_req_ready;
wire main_soclinux_sdram_bankmachine3_req_we;
wire [21:0] main_soclinux_sdram_bankmachine3_req_addr;
wire main_soclinux_sdram_bankmachine3_req_lock;
reg main_soclinux_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine3_refresh_req;
reg main_soclinux_sdram_bankmachine3_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine3_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine3_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine3_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine3_row = 15'd0;
reg main_soclinux_sdram_bankmachine3_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine3_row_hit;
reg main_soclinux_sdram_bankmachine3_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine3_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine3_twtpcon_valid;
reg main_soclinux_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine3_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine3_trccon_valid;
reg main_soclinux_sdram_bankmachine3_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine3_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine3_trascon_valid;
reg main_soclinux_sdram_bankmachine3_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine3_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine4_req_valid;
wire main_soclinux_sdram_bankmachine4_req_ready;
wire main_soclinux_sdram_bankmachine4_req_we;
wire [21:0] main_soclinux_sdram_bankmachine4_req_addr;
wire main_soclinux_sdram_bankmachine4_req_lock;
reg main_soclinux_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine4_refresh_req;
reg main_soclinux_sdram_bankmachine4_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine4_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine4_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine4_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
reg [3:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine4_row = 15'd0;
reg main_soclinux_sdram_bankmachine4_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine4_row_hit;
reg main_soclinux_sdram_bankmachine4_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine4_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine4_twtpcon_valid;
reg main_soclinux_sdram_bankmachine4_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine4_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine4_trccon_valid;
reg main_soclinux_sdram_bankmachine4_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine4_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine4_trascon_valid;
reg main_soclinux_sdram_bankmachine4_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine4_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine5_req_valid;
wire main_soclinux_sdram_bankmachine5_req_ready;
wire main_soclinux_sdram_bankmachine5_req_we;
wire [21:0] main_soclinux_sdram_bankmachine5_req_addr;
wire main_soclinux_sdram_bankmachine5_req_lock;
reg main_soclinux_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine5_refresh_req;
reg main_soclinux_sdram_bankmachine5_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine5_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine5_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine5_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
reg [3:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine5_row = 15'd0;
reg main_soclinux_sdram_bankmachine5_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine5_row_hit;
reg main_soclinux_sdram_bankmachine5_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine5_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine5_twtpcon_valid;
reg main_soclinux_sdram_bankmachine5_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine5_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine5_trccon_valid;
reg main_soclinux_sdram_bankmachine5_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine5_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine5_trascon_valid;
reg main_soclinux_sdram_bankmachine5_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine5_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine6_req_valid;
wire main_soclinux_sdram_bankmachine6_req_ready;
wire main_soclinux_sdram_bankmachine6_req_we;
wire [21:0] main_soclinux_sdram_bankmachine6_req_addr;
wire main_soclinux_sdram_bankmachine6_req_lock;
reg main_soclinux_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine6_refresh_req;
reg main_soclinux_sdram_bankmachine6_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine6_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine6_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine6_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
reg [3:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine6_row = 15'd0;
reg main_soclinux_sdram_bankmachine6_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine6_row_hit;
reg main_soclinux_sdram_bankmachine6_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine6_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine6_twtpcon_valid;
reg main_soclinux_sdram_bankmachine6_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine6_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine6_trccon_valid;
reg main_soclinux_sdram_bankmachine6_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine6_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine6_trascon_valid;
reg main_soclinux_sdram_bankmachine6_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine6_trascon_count = 2'd0;
wire main_soclinux_sdram_bankmachine7_req_valid;
wire main_soclinux_sdram_bankmachine7_req_ready;
wire main_soclinux_sdram_bankmachine7_req_we;
wire [21:0] main_soclinux_sdram_bankmachine7_req_addr;
wire main_soclinux_sdram_bankmachine7_req_lock;
reg main_soclinux_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg main_soclinux_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire main_soclinux_sdram_bankmachine7_refresh_req;
reg main_soclinux_sdram_bankmachine7_refresh_gnt = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_valid = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_ready = 1'd0;
reg [14:0] main_soclinux_sdram_bankmachine7_cmd_payload_a = 15'd0;
wire [2:0] main_soclinux_sdram_bankmachine7_cmd_payload_ba;
reg main_soclinux_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg main_soclinux_sdram_bankmachine7_auto_precharge = 1'd0;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
reg [3:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
wire [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we;
wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid = 1'd0;
wire main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_first = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_last = 1'd0;
reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_soclinux_sdram_bankmachine7_row = 15'd0;
reg main_soclinux_sdram_bankmachine7_row_opened = 1'd0;
wire main_soclinux_sdram_bankmachine7_row_hit;
reg main_soclinux_sdram_bankmachine7_row_open = 1'd0;
reg main_soclinux_sdram_bankmachine7_row_close = 1'd0;
reg main_soclinux_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire main_soclinux_sdram_bankmachine7_twtpcon_valid;
reg main_soclinux_sdram_bankmachine7_twtpcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_bankmachine7_twtpcon_count = 3'd0;
wire main_soclinux_sdram_bankmachine7_trccon_valid;
reg main_soclinux_sdram_bankmachine7_trccon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine7_trccon_count = 2'd0;
wire main_soclinux_sdram_bankmachine7_trascon_valid;
reg main_soclinux_sdram_bankmachine7_trascon_ready = 1'd0;
reg [1:0] main_soclinux_sdram_bankmachine7_trascon_count = 2'd0;
wire main_soclinux_sdram_ras_allowed;
wire main_soclinux_sdram_cas_allowed;
reg main_soclinux_sdram_choose_cmd_want_reads = 1'd0;
reg main_soclinux_sdram_choose_cmd_want_writes = 1'd0;
reg main_soclinux_sdram_choose_cmd_want_cmds = 1'd0;
reg main_soclinux_sdram_choose_cmd_want_activates = 1'd0;
wire main_soclinux_sdram_choose_cmd_cmd_valid;
reg main_soclinux_sdram_choose_cmd_cmd_ready = 1'd0;
wire [14:0] main_soclinux_sdram_choose_cmd_cmd_payload_a;
wire [2:0] main_soclinux_sdram_choose_cmd_cmd_payload_ba;
reg main_soclinux_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd;
wire main_soclinux_sdram_choose_cmd_cmd_payload_is_read;
wire main_soclinux_sdram_choose_cmd_cmd_payload_is_write;
reg [7:0] main_soclinux_sdram_choose_cmd_valids = 8'd0;
wire [7:0] main_soclinux_sdram_choose_cmd_request;
reg [2:0] main_soclinux_sdram_choose_cmd_grant = 3'd0;
wire main_soclinux_sdram_choose_cmd_ce;
reg main_soclinux_sdram_choose_req_want_reads = 1'd0;
reg main_soclinux_sdram_choose_req_want_writes = 1'd0;
reg main_soclinux_sdram_choose_req_want_cmds = 1'd0;
reg main_soclinux_sdram_choose_req_want_activates = 1'd0;
wire main_soclinux_sdram_choose_req_cmd_valid;
reg main_soclinux_sdram_choose_req_cmd_ready = 1'd0;
wire [14:0] main_soclinux_sdram_choose_req_cmd_payload_a;
wire [2:0] main_soclinux_sdram_choose_req_cmd_payload_ba;
reg main_soclinux_sdram_choose_req_cmd_payload_cas = 1'd0;
reg main_soclinux_sdram_choose_req_cmd_payload_ras = 1'd0;
reg main_soclinux_sdram_choose_req_cmd_payload_we = 1'd0;
wire main_soclinux_sdram_choose_req_cmd_payload_is_cmd;
wire main_soclinux_sdram_choose_req_cmd_payload_is_read;
wire main_soclinux_sdram_choose_req_cmd_payload_is_write;
reg [7:0] main_soclinux_sdram_choose_req_valids = 8'd0;
wire [7:0] main_soclinux_sdram_choose_req_request;
reg [2:0] main_soclinux_sdram_choose_req_grant = 3'd0;
wire main_soclinux_sdram_choose_req_ce;
reg [14:0] main_soclinux_sdram_nop_a = 15'd0;
reg [2:0] main_soclinux_sdram_nop_ba = 3'd0;
reg [1:0] main_soclinux_sdram_steerer_sel0 = 2'd0;
reg [1:0] main_soclinux_sdram_steerer_sel1 = 2'd0;
reg main_soclinux_sdram_steerer0 = 1'd1;
reg main_soclinux_sdram_steerer1 = 1'd1;
reg main_soclinux_sdram_steerer2 = 1'd1;
reg main_soclinux_sdram_steerer3 = 1'd1;
wire main_soclinux_sdram_trrdcon_valid;
reg main_soclinux_sdram_trrdcon_ready = 1'd0;
reg main_soclinux_sdram_trrdcon_count = 1'd0;
wire main_soclinux_sdram_tfawcon_valid;
reg main_soclinux_sdram_tfawcon_ready = 1'd1;
wire [1:0] main_soclinux_sdram_tfawcon_count;
reg [2:0] main_soclinux_sdram_tfawcon_window = 3'd0;
wire main_soclinux_sdram_tccdcon_valid;
reg main_soclinux_sdram_tccdcon_ready = 1'd0;
reg main_soclinux_sdram_tccdcon_count = 1'd0;
wire main_soclinux_sdram_twtrcon_valid;
reg main_soclinux_sdram_twtrcon_ready = 1'd0;
reg [2:0] main_soclinux_sdram_twtrcon_count = 3'd0;
wire main_soclinux_sdram_read_available;
wire main_soclinux_sdram_write_available;
reg main_soclinux_sdram_en0 = 1'd0;
wire main_soclinux_sdram_max_time0;
reg [4:0] main_soclinux_sdram_time0 = 5'd0;
reg main_soclinux_sdram_en1 = 1'd0;
wire main_soclinux_sdram_max_time1;
reg [3:0] main_soclinux_sdram_time1 = 4'd0;
wire main_soclinux_sdram_go_to_refresh;
wire main_soclinux_port_flush;
reg main_soclinux_port_cmd_valid = 1'd0;
wire main_soclinux_port_cmd_ready;
wire main_soclinux_port_cmd_last;
wire main_soclinux_port_cmd_payload_we;
wire [24:0] main_soclinux_port_cmd_payload_addr;
reg main_soclinux_port_wdata_valid = 1'd0;
wire main_soclinux_port_wdata_ready;
wire [127:0] main_soclinux_port_wdata_payload_data;
wire [15:0] main_soclinux_port_wdata_payload_we;
wire main_soclinux_port_rdata_valid;
wire main_soclinux_port_rdata_ready;
wire [127:0] main_soclinux_port_rdata_payload_data;
wire [29:0] main_soclinux_wb_sdram_adr;
wire [31:0] main_soclinux_wb_sdram_dat_w;
reg [31:0] main_soclinux_wb_sdram_dat_r = 32'd0;
wire [3:0] main_soclinux_wb_sdram_sel;
wire main_soclinux_wb_sdram_cyc;
wire main_soclinux_wb_sdram_stb;
reg main_soclinux_wb_sdram_ack = 1'd0;
wire main_soclinux_wb_sdram_we;
wire [2:0] main_soclinux_wb_sdram_cti;
wire [1:0] main_soclinux_wb_sdram_bte;
reg main_soclinux_wb_sdram_err = 1'd0;
wire [29:0] main_soclinux_interface_adr;
wire [127:0] main_soclinux_interface_dat_w;
reg [127:0] main_soclinux_interface_dat_r = 128'd0;
wire [15:0] main_soclinux_interface_sel;
reg main_soclinux_interface_cyc = 1'd0;
reg main_soclinux_interface_stb = 1'd0;
reg main_soclinux_interface_ack = 1'd0;
reg main_soclinux_interface_we = 1'd0;
wire [6:0] main_soclinux_data_port_adr;
wire [127:0] main_soclinux_data_port_dat_r;
reg [15:0] main_soclinux_data_port_we = 16'd0;
reg [127:0] main_soclinux_data_port_dat_w = 128'd0;
reg main_soclinux_write_from_slave = 1'd0;
reg [1:0] main_soclinux_adr_offset_r = 2'd0;
wire [6:0] main_soclinux_tag_port_adr;
wire [25:0] main_soclinux_tag_port_dat_r;
reg main_soclinux_tag_port_we = 1'd0;
wire [25:0] main_soclinux_tag_port_dat_w;
wire [24:0] main_soclinux_tag_do_tag;
wire main_soclinux_tag_do_dirty;
wire [24:0] main_soclinux_tag_di_tag;
reg main_soclinux_tag_di_dirty = 1'd0;
reg main_soclinux_word_clr = 1'd0;
reg main_soclinux_word_inc = 1'd0;
reg main_soclinux_aborted = 1'd0;
reg main_soclinux_is_ongoing = 1'd0;
reg main_ethphy_reset_storage = 1'd0;
reg main_ethphy_reset_re = 1'd0;
(* keep = "true" *) wire eth_rx_clk;
wire eth_rx_rst;
(* keep = "true" *) wire eth_tx_clk;
wire eth_tx_rst;
wire main_ethphy_eth_tx_clk_o;
wire main_ethphy_reset0;
wire main_ethphy_reset1;
reg [8:0] main_ethphy_counter = 9'd0;
wire main_ethphy_counter_done;
wire main_ethphy_counter_ce;
wire main_ethphy_sink_valid;
wire main_ethphy_sink_ready;
wire main_ethphy_sink_first;
wire main_ethphy_sink_last;
wire [7:0] main_ethphy_sink_payload_data;
wire main_ethphy_sink_payload_last_be;
wire main_ethphy_sink_payload_error;
wire main_ethphy_tx_ctl_oddrx1f;
wire [3:0] main_ethphy_tx_data_oddrx1f;
reg main_ethphy_source_valid = 1'd0;
wire main_ethphy_source_ready;
reg main_ethphy_source_first = 1'd0;
wire main_ethphy_source_last;
reg [7:0] main_ethphy_source_payload_data = 8'd0;
reg main_ethphy_source_payload_last_be = 1'd0;
reg main_ethphy_source_payload_error = 1'd0;
reg main_ethphy_link_status = 1'd0;
reg main_ethphy_clock_speed = 1'd0;
reg main_ethphy_duplex_status = 1'd0;
reg [2:0] main_ethphy_status = 3'd0;
wire main_ethphy_we;
reg main_ethphy_re = 1'd0;
wire main_ethphy_rx_ctl_delayf;
wire [1:0] main_ethphy_rx_ctl;
reg [1:0] main_ethphy_rx_ctl_reg = 2'd0;
wire [3:0] main_ethphy_rx_data_delayf;
wire [7:0] main_ethphy_rx_data;
reg [7:0] main_ethphy_rx_data_reg = 8'd0;
reg [1:0] main_ethphy_rx_ctl_reg_d = 2'd0;
wire main_ethphy_last;
wire main_ethphy_mdc;
wire main_ethphy_oe;
wire main_ethphy_w;
reg [2:0] main_ethphy__w_storage = 3'd0;
reg main_ethphy__w_re = 1'd0;
reg main_ethphy_r = 1'd0;
reg main_ethphy__r_status = 1'd0;
wire main_ethphy__r_we;
reg main_ethphy__r_re = 1'd0;
wire main_ethphy_data_w;
wire main_ethphy_data_oe;
wire main_ethphy_data_r;
wire main_soclinux_tx_gap_inserter_sink_valid;
reg main_soclinux_tx_gap_inserter_sink_ready = 1'd0;
wire main_soclinux_tx_gap_inserter_sink_first;
wire main_soclinux_tx_gap_inserter_sink_last;
wire [7:0] main_soclinux_tx_gap_inserter_sink_payload_data;
wire main_soclinux_tx_gap_inserter_sink_payload_last_be;
wire main_soclinux_tx_gap_inserter_sink_payload_error;
reg main_soclinux_tx_gap_inserter_source_valid = 1'd0;
wire main_soclinux_tx_gap_inserter_source_ready;
reg main_soclinux_tx_gap_inserter_source_first = 1'd0;
reg main_soclinux_tx_gap_inserter_source_last = 1'd0;
reg [7:0] main_soclinux_tx_gap_inserter_source_payload_data = 8'd0;
reg main_soclinux_tx_gap_inserter_source_payload_last_be = 1'd0;
reg main_soclinux_tx_gap_inserter_source_payload_error = 1'd0;
reg [3:0] main_soclinux_tx_gap_inserter_counter = 4'd0;
reg main_soclinux_preamble_crc_status = 1'd1;
wire main_soclinux_preamble_crc_we;
reg main_soclinux_preamble_crc_re = 1'd0;
reg [31:0] main_soclinux_preamble_errors_status = 32'd0;
wire main_soclinux_preamble_errors_we;
reg main_soclinux_preamble_errors_re = 1'd0;
reg [31:0] main_soclinux_crc_errors_status = 32'd0;
wire main_soclinux_crc_errors_we;
reg main_soclinux_crc_errors_re = 1'd0;
wire main_soclinux_preamble_inserter_sink_valid;
reg main_soclinux_preamble_inserter_sink_ready = 1'd0;
wire main_soclinux_preamble_inserter_sink_first;
wire main_soclinux_preamble_inserter_sink_last;
wire [7:0] main_soclinux_preamble_inserter_sink_payload_data;
wire main_soclinux_preamble_inserter_sink_payload_last_be;
wire main_soclinux_preamble_inserter_sink_payload_error;
reg main_soclinux_preamble_inserter_source_valid = 1'd0;
wire main_soclinux_preamble_inserter_source_ready;
reg main_soclinux_preamble_inserter_source_first = 1'd0;
reg main_soclinux_preamble_inserter_source_last = 1'd0;
reg [7:0] main_soclinux_preamble_inserter_source_payload_data = 8'd0;
wire main_soclinux_preamble_inserter_source_payload_last_be;
reg main_soclinux_preamble_inserter_source_payload_error = 1'd0;
reg [63:0] main_soclinux_preamble_inserter_preamble = 64'd15372286728091293013;
reg [2:0] main_soclinux_preamble_inserter_count = 3'd0;
wire main_soclinux_preamble_checker_sink_valid;
reg main_soclinux_preamble_checker_sink_ready = 1'd0;
wire main_soclinux_preamble_checker_sink_first;
wire main_soclinux_preamble_checker_sink_last;
wire [7:0] main_soclinux_preamble_checker_sink_payload_data;
wire main_soclinux_preamble_checker_sink_payload_last_be;
wire main_soclinux_preamble_checker_sink_payload_error;
reg main_soclinux_preamble_checker_source_valid = 1'd0;
wire main_soclinux_preamble_checker_source_ready;
reg main_soclinux_preamble_checker_source_first = 1'd0;
reg main_soclinux_preamble_checker_source_last = 1'd0;
wire [7:0] main_soclinux_preamble_checker_source_payload_data;
wire main_soclinux_preamble_checker_source_payload_last_be;
reg main_soclinux_preamble_checker_source_payload_error = 1'd0;
reg main_soclinux_preamble_checker_error = 1'd0;
wire main_soclinux_liteethmaccrc32inserter_sink_valid;
reg main_soclinux_liteethmaccrc32inserter_sink_ready = 1'd0;
wire main_soclinux_liteethmaccrc32inserter_sink_first;
wire main_soclinux_liteethmaccrc32inserter_sink_last;
wire [7:0] main_soclinux_liteethmaccrc32inserter_sink_payload_data;
wire main_soclinux_liteethmaccrc32inserter_sink_payload_last_be;
wire main_soclinux_liteethmaccrc32inserter_sink_payload_error;
reg main_soclinux_liteethmaccrc32inserter_source_valid = 1'd0;
wire main_soclinux_liteethmaccrc32inserter_source_ready;
reg main_soclinux_liteethmaccrc32inserter_source_first = 1'd0;
reg main_soclinux_liteethmaccrc32inserter_source_last = 1'd0;
reg [7:0] main_soclinux_liteethmaccrc32inserter_source_payload_data = 8'd0;
reg main_soclinux_liteethmaccrc32inserter_source_payload_last_be = 1'd0;
reg main_soclinux_liteethmaccrc32inserter_source_payload_error = 1'd0;
reg [7:0] main_soclinux_liteethmaccrc32inserter_data0 = 8'd0;
wire [31:0] main_soclinux_liteethmaccrc32inserter_value;
wire main_soclinux_liteethmaccrc32inserter_error;
wire [7:0] main_soclinux_liteethmaccrc32inserter_data1;
wire [31:0] main_soclinux_liteethmaccrc32inserter_last;
reg [31:0] main_soclinux_liteethmaccrc32inserter_next = 32'd0;
reg [31:0] main_soclinux_liteethmaccrc32inserter_reg = 32'd4294967295;
reg main_soclinux_liteethmaccrc32inserter_ce = 1'd0;
reg main_soclinux_liteethmaccrc32inserter_reset = 1'd0;
reg [1:0] main_soclinux_liteethmaccrc32inserter_cnt = 2'd3;
wire main_soclinux_liteethmaccrc32inserter_cnt_done;
reg main_soclinux_liteethmaccrc32inserter_is_ongoing0 = 1'd0;
reg main_soclinux_liteethmaccrc32inserter_is_ongoing1 = 1'd0;
wire main_soclinux_crc32_inserter_sink_valid;
wire main_soclinux_crc32_inserter_sink_ready;
wire main_soclinux_crc32_inserter_sink_first;
wire main_soclinux_crc32_inserter_sink_last;
wire [7:0] main_soclinux_crc32_inserter_sink_payload_data;
wire main_soclinux_crc32_inserter_sink_payload_last_be;
wire main_soclinux_crc32_inserter_sink_payload_error;
reg main_soclinux_crc32_inserter_source_valid = 1'd0;
wire main_soclinux_crc32_inserter_source_ready;
reg main_soclinux_crc32_inserter_source_first = 1'd0;
reg main_soclinux_crc32_inserter_source_last = 1'd0;
reg [7:0] main_soclinux_crc32_inserter_source_payload_data = 8'd0;
reg main_soclinux_crc32_inserter_source_payload_last_be = 1'd0;
reg main_soclinux_crc32_inserter_source_payload_error = 1'd0;
wire main_soclinux_liteethmaccrc32checker_sink_sink_valid;
reg main_soclinux_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire main_soclinux_liteethmaccrc32checker_sink_sink_first;
wire main_soclinux_liteethmaccrc32checker_sink_sink_last;
wire [7:0] main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
wire main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be;
wire main_soclinux_liteethmaccrc32checker_sink_sink_payload_error;
wire main_soclinux_liteethmaccrc32checker_source_source_valid;
wire main_soclinux_liteethmaccrc32checker_source_source_ready;
reg main_soclinux_liteethmaccrc32checker_source_source_first = 1'd0;
wire main_soclinux_liteethmaccrc32checker_source_source_last;
wire [7:0] main_soclinux_liteethmaccrc32checker_source_source_payload_data;
wire main_soclinux_liteethmaccrc32checker_source_source_payload_last_be;
reg main_soclinux_liteethmaccrc32checker_source_source_payload_error = 1'd0;
wire main_soclinux_liteethmaccrc32checker_error;
wire [7:0] main_soclinux_liteethmaccrc32checker_crc_data0;
wire [31:0] main_soclinux_liteethmaccrc32checker_crc_value;
wire main_soclinux_liteethmaccrc32checker_crc_error;
wire [7:0] main_soclinux_liteethmaccrc32checker_crc_data1;
wire [31:0] main_soclinux_liteethmaccrc32checker_crc_last;
reg [31:0] main_soclinux_liteethmaccrc32checker_crc_next = 32'd0;
reg [31:0] main_soclinux_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg main_soclinux_liteethmaccrc32checker_crc_ce = 1'd0;
reg main_soclinux_liteethmaccrc32checker_crc_reset = 1'd0;
reg main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready;
wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_first;
wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_last;
wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_valid;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_ready;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_first;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_last;
wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be;
wire main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error;
wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable;
wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout;
reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_level = 3'd0;
reg main_soclinux_liteethmaccrc32checker_syncfifo_replace = 1'd0;
reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_produce = 3'd0;
reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_consume = 3'd0;
reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr = 3'd0;
wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we;
wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire main_soclinux_liteethmaccrc32checker_syncfifo_do_read;
wire [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr;
wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r;
wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last;
reg main_soclinux_liteethmaccrc32checker_fifo_reset = 1'd0;
wire main_soclinux_liteethmaccrc32checker_fifo_in;
wire main_soclinux_liteethmaccrc32checker_fifo_out;
wire main_soclinux_liteethmaccrc32checker_fifo_full;
wire main_soclinux_crc32_checker_sink_valid;
wire main_soclinux_crc32_checker_sink_ready;
wire main_soclinux_crc32_checker_sink_first;
wire main_soclinux_crc32_checker_sink_last;
wire [7:0] main_soclinux_crc32_checker_sink_payload_data;
wire main_soclinux_crc32_checker_sink_payload_last_be;
wire main_soclinux_crc32_checker_sink_payload_error;
reg main_soclinux_crc32_checker_source_valid = 1'd0;
wire main_soclinux_crc32_checker_source_ready;
reg main_soclinux_crc32_checker_source_first = 1'd0;
reg main_soclinux_crc32_checker_source_last = 1'd0;
reg [7:0] main_soclinux_crc32_checker_source_payload_data = 8'd0;
reg main_soclinux_crc32_checker_source_payload_last_be = 1'd0;
reg main_soclinux_crc32_checker_source_payload_error = 1'd0;
wire main_soclinux_ps_preamble_error_i;
wire main_soclinux_ps_preamble_error_o;
reg main_soclinux_ps_preamble_error_toggle_i = 1'd0;
wire main_soclinux_ps_preamble_error_toggle_o;
reg main_soclinux_ps_preamble_error_toggle_o_r = 1'd0;
wire main_soclinux_ps_crc_error_i;
wire main_soclinux_ps_crc_error_o;
reg main_soclinux_ps_crc_error_toggle_i = 1'd0;
wire main_soclinux_ps_crc_error_toggle_o;
reg main_soclinux_ps_crc_error_toggle_o_r = 1'd0;
wire main_soclinux_padding_inserter_sink_valid;
reg main_soclinux_padding_inserter_sink_ready = 1'd0;
wire main_soclinux_padding_inserter_sink_first;
wire main_soclinux_padding_inserter_sink_last;
wire [7:0] main_soclinux_padding_inserter_sink_payload_data;
wire main_soclinux_padding_inserter_sink_payload_last_be;
wire main_soclinux_padding_inserter_sink_payload_error;
reg main_soclinux_padding_inserter_source_valid = 1'd0;
wire main_soclinux_padding_inserter_source_ready;
reg main_soclinux_padding_inserter_source_first = 1'd0;
reg main_soclinux_padding_inserter_source_last = 1'd0;
reg [7:0] main_soclinux_padding_inserter_source_payload_data = 8'd0;
reg main_soclinux_padding_inserter_source_payload_last_be = 1'd0;
reg main_soclinux_padding_inserter_source_payload_error = 1'd0;
reg [15:0] main_soclinux_padding_inserter_counter = 16'd0;
wire main_soclinux_padding_inserter_counter_done;
wire main_soclinux_padding_checker_sink_valid;
wire main_soclinux_padding_checker_sink_ready;
wire main_soclinux_padding_checker_sink_first;
wire main_soclinux_padding_checker_sink_last;
wire [7:0] main_soclinux_padding_checker_sink_payload_data;
wire main_soclinux_padding_checker_sink_payload_last_be;
wire main_soclinux_padding_checker_sink_payload_error;
wire main_soclinux_padding_checker_source_valid;
wire main_soclinux_padding_checker_source_ready;
wire main_soclinux_padding_checker_source_first;
wire main_soclinux_padding_checker_source_last;
wire [7:0] main_soclinux_padding_checker_source_payload_data;
wire main_soclinux_padding_checker_source_payload_last_be;
wire main_soclinux_padding_checker_source_payload_error;
wire main_soclinux_tx_last_be_sink_valid;
reg main_soclinux_tx_last_be_sink_ready = 1'd0;
wire main_soclinux_tx_last_be_sink_first;
wire main_soclinux_tx_last_be_sink_last;
wire [7:0] main_soclinux_tx_last_be_sink_payload_data;
wire main_soclinux_tx_last_be_sink_payload_last_be;
wire main_soclinux_tx_last_be_sink_payload_error;
reg main_soclinux_tx_last_be_source_valid = 1'd0;
wire main_soclinux_tx_last_be_source_ready;
reg main_soclinux_tx_last_be_source_first = 1'd0;
reg main_soclinux_tx_last_be_source_last = 1'd0;
reg [7:0] main_soclinux_tx_last_be_source_payload_data = 8'd0;
reg main_soclinux_tx_last_be_source_payload_last_be = 1'd0;
reg main_soclinux_tx_last_be_source_payload_error = 1'd0;
wire main_soclinux_rx_last_be_sink_valid;
wire main_soclinux_rx_last_be_sink_ready;
wire main_soclinux_rx_last_be_sink_first;
wire main_soclinux_rx_last_be_sink_last;
wire [7:0] main_soclinux_rx_last_be_sink_payload_data;
wire main_soclinux_rx_last_be_sink_payload_last_be;
wire main_soclinux_rx_last_be_sink_payload_error;
wire main_soclinux_rx_last_be_source_valid;
wire main_soclinux_rx_last_be_source_ready;
wire main_soclinux_rx_last_be_source_first;
wire main_soclinux_rx_last_be_source_last;
wire [7:0] main_soclinux_rx_last_be_source_payload_data;
reg main_soclinux_rx_last_be_source_payload_last_be = 1'd0;
wire main_soclinux_rx_last_be_source_payload_error;
wire main_soclinux_tx_converter_sink_valid;
wire main_soclinux_tx_converter_sink_ready;
wire main_soclinux_tx_converter_sink_first;
wire main_soclinux_tx_converter_sink_last;
wire [31:0] main_soclinux_tx_converter_sink_payload_data;
wire [3:0] main_soclinux_tx_converter_sink_payload_last_be;
wire [3:0] main_soclinux_tx_converter_sink_payload_error;
wire main_soclinux_tx_converter_source_valid;
wire main_soclinux_tx_converter_source_ready;
wire main_soclinux_tx_converter_source_first;
wire main_soclinux_tx_converter_source_last;
wire [7:0] main_soclinux_tx_converter_source_payload_data;
wire main_soclinux_tx_converter_source_payload_last_be;
wire main_soclinux_tx_converter_source_payload_error;
wire main_soclinux_tx_converter_converter_sink_valid;
wire main_soclinux_tx_converter_converter_sink_ready;
wire main_soclinux_tx_converter_converter_sink_first;
wire main_soclinux_tx_converter_converter_sink_last;
reg [39:0] main_soclinux_tx_converter_converter_sink_payload_data = 40'd0;
wire main_soclinux_tx_converter_converter_source_valid;
wire main_soclinux_tx_converter_converter_source_ready;
wire main_soclinux_tx_converter_converter_source_first;
wire main_soclinux_tx_converter_converter_source_last;
reg [9:0] main_soclinux_tx_converter_converter_source_payload_data = 10'd0;
wire main_soclinux_tx_converter_converter_source_payload_valid_token_count;
reg [1:0] main_soclinux_tx_converter_converter_mux = 2'd0;
wire main_soclinux_tx_converter_converter_first;
wire main_soclinux_tx_converter_converter_last;
wire main_soclinux_tx_converter_source_source_valid;
wire main_soclinux_tx_converter_source_source_ready;
wire main_soclinux_tx_converter_source_source_first;
wire main_soclinux_tx_converter_source_source_last;
wire [9:0] main_soclinux_tx_converter_source_source_payload_data;
wire main_soclinux_rx_converter_sink_valid;
wire main_soclinux_rx_converter_sink_ready;
wire main_soclinux_rx_converter_sink_first;
wire main_soclinux_rx_converter_sink_last;
wire [7:0] main_soclinux_rx_converter_sink_payload_data;
wire main_soclinux_rx_converter_sink_payload_last_be;
wire main_soclinux_rx_converter_sink_payload_error;
wire main_soclinux_rx_converter_source_valid;
wire main_soclinux_rx_converter_source_ready;
wire main_soclinux_rx_converter_source_first;
wire main_soclinux_rx_converter_source_last;
reg [31:0] main_soclinux_rx_converter_source_payload_data = 32'd0;
reg [3:0] main_soclinux_rx_converter_source_payload_last_be = 4'd0;
reg [3:0] main_soclinux_rx_converter_source_payload_error = 4'd0;
wire main_soclinux_rx_converter_converter_sink_valid;
wire main_soclinux_rx_converter_converter_sink_ready;
wire main_soclinux_rx_converter_converter_sink_first;
wire main_soclinux_rx_converter_converter_sink_last;
wire [9:0] main_soclinux_rx_converter_converter_sink_payload_data;
wire main_soclinux_rx_converter_converter_source_valid;
wire main_soclinux_rx_converter_converter_source_ready;
reg main_soclinux_rx_converter_converter_source_first = 1'd0;
reg main_soclinux_rx_converter_converter_source_last = 1'd0;
reg [39:0] main_soclinux_rx_converter_converter_source_payload_data = 40'd0;
reg [2:0] main_soclinux_rx_converter_converter_source_payload_valid_token_count = 3'd0;
reg [1:0] main_soclinux_rx_converter_converter_demux = 2'd0;
wire main_soclinux_rx_converter_converter_load_part;
reg main_soclinux_rx_converter_converter_strobe_all = 1'd0;
wire main_soclinux_rx_converter_source_source_valid;
wire main_soclinux_rx_converter_source_source_ready;
wire main_soclinux_rx_converter_source_source_first;
wire main_soclinux_rx_converter_source_source_last;
wire [39:0] main_soclinux_rx_converter_source_source_payload_data;
wire main_soclinux_tx_cdc_sink_sink_valid;
wire main_soclinux_tx_cdc_sink_sink_ready;
wire main_soclinux_tx_cdc_sink_sink_first;
wire main_soclinux_tx_cdc_sink_sink_last;
wire [31:0] main_soclinux_tx_cdc_sink_sink_payload_data;
wire [3:0] main_soclinux_tx_cdc_sink_sink_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_sink_sink_payload_error;
wire main_soclinux_tx_cdc_source_source_valid;
wire main_soclinux_tx_cdc_source_source_ready;
wire main_soclinux_tx_cdc_source_source_first;
wire main_soclinux_tx_cdc_source_source_last;
wire [31:0] main_soclinux_tx_cdc_source_source_payload_data;
wire [3:0] main_soclinux_tx_cdc_source_source_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_source_source_payload_error;
wire main_soclinux_tx_cdc_cdc_sink_valid;
wire main_soclinux_tx_cdc_cdc_sink_ready;
wire main_soclinux_tx_cdc_cdc_sink_first;
wire main_soclinux_tx_cdc_cdc_sink_last;
wire [31:0] main_soclinux_tx_cdc_cdc_sink_payload_data;
wire [3:0] main_soclinux_tx_cdc_cdc_sink_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_cdc_sink_payload_error;
wire main_soclinux_tx_cdc_cdc_source_valid;
wire main_soclinux_tx_cdc_cdc_source_ready;
wire main_soclinux_tx_cdc_cdc_source_first;
wire main_soclinux_tx_cdc_cdc_source_last;
wire [31:0] main_soclinux_tx_cdc_cdc_source_payload_data;
wire [3:0] main_soclinux_tx_cdc_cdc_source_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_cdc_source_payload_error;
wire main_soclinux_tx_cdc_cdc_asyncfifo_we;
wire main_soclinux_tx_cdc_cdc_asyncfifo_writable;
wire main_soclinux_tx_cdc_cdc_asyncfifo_re;
wire main_soclinux_tx_cdc_cdc_asyncfifo_readable;
wire [41:0] main_soclinux_tx_cdc_cdc_asyncfifo_din;
wire [41:0] main_soclinux_tx_cdc_cdc_asyncfifo_dout;
wire main_soclinux_tx_cdc_cdc_graycounter0_ce;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter0_q = 6'd0;
wire [5:0] main_soclinux_tx_cdc_cdc_graycounter0_q_next;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter0_q_binary = 6'd0;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire main_soclinux_tx_cdc_cdc_graycounter1_ce;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter1_q = 6'd0;
wire [5:0] main_soclinux_tx_cdc_cdc_graycounter1_q_next;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter1_q_binary = 6'd0;
reg [5:0] main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire [5:0] main_soclinux_tx_cdc_cdc_produce_rdomain;
wire [5:0] main_soclinux_tx_cdc_cdc_consume_wdomain;
wire [4:0] main_soclinux_tx_cdc_cdc_wrport_adr;
wire [41:0] main_soclinux_tx_cdc_cdc_wrport_dat_r;
wire main_soclinux_tx_cdc_cdc_wrport_we;
wire [41:0] main_soclinux_tx_cdc_cdc_wrport_dat_w;
wire [4:0] main_soclinux_tx_cdc_cdc_rdport_adr;
wire [41:0] main_soclinux_tx_cdc_cdc_rdport_dat_r;
wire [31:0] main_soclinux_tx_cdc_cdc_fifo_in_payload_data;
wire [3:0] main_soclinux_tx_cdc_cdc_fifo_in_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_cdc_fifo_in_payload_error;
wire main_soclinux_tx_cdc_cdc_fifo_in_first;
wire main_soclinux_tx_cdc_cdc_fifo_in_last;
wire [31:0] main_soclinux_tx_cdc_cdc_fifo_out_payload_data;
wire [3:0] main_soclinux_tx_cdc_cdc_fifo_out_payload_last_be;
wire [3:0] main_soclinux_tx_cdc_cdc_fifo_out_payload_error;
wire main_soclinux_tx_cdc_cdc_fifo_out_first;
wire main_soclinux_tx_cdc_cdc_fifo_out_last;
wire main_soclinux_rx_cdc_sink_sink_valid;
wire main_soclinux_rx_cdc_sink_sink_ready;
wire main_soclinux_rx_cdc_sink_sink_first;
wire main_soclinux_rx_cdc_sink_sink_last;
wire [31:0] main_soclinux_rx_cdc_sink_sink_payload_data;
wire [3:0] main_soclinux_rx_cdc_sink_sink_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_sink_sink_payload_error;
wire main_soclinux_rx_cdc_source_source_valid;
wire main_soclinux_rx_cdc_source_source_ready;
wire main_soclinux_rx_cdc_source_source_first;
wire main_soclinux_rx_cdc_source_source_last;
wire [31:0] main_soclinux_rx_cdc_source_source_payload_data;
wire [3:0] main_soclinux_rx_cdc_source_source_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_source_source_payload_error;
wire main_soclinux_rx_cdc_cdc_sink_valid;
wire main_soclinux_rx_cdc_cdc_sink_ready;
wire main_soclinux_rx_cdc_cdc_sink_first;
wire main_soclinux_rx_cdc_cdc_sink_last;
wire [31:0] main_soclinux_rx_cdc_cdc_sink_payload_data;
wire [3:0] main_soclinux_rx_cdc_cdc_sink_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_cdc_sink_payload_error;
wire main_soclinux_rx_cdc_cdc_source_valid;
wire main_soclinux_rx_cdc_cdc_source_ready;
wire main_soclinux_rx_cdc_cdc_source_first;
wire main_soclinux_rx_cdc_cdc_source_last;
wire [31:0] main_soclinux_rx_cdc_cdc_source_payload_data;
wire [3:0] main_soclinux_rx_cdc_cdc_source_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_cdc_source_payload_error;
wire main_soclinux_rx_cdc_cdc_asyncfifo_we;
wire main_soclinux_rx_cdc_cdc_asyncfifo_writable;
wire main_soclinux_rx_cdc_cdc_asyncfifo_re;
wire main_soclinux_rx_cdc_cdc_asyncfifo_readable;
wire [41:0] main_soclinux_rx_cdc_cdc_asyncfifo_din;
wire [41:0] main_soclinux_rx_cdc_cdc_asyncfifo_dout;
wire main_soclinux_rx_cdc_cdc_graycounter0_ce;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter0_q = 6'd0;
wire [5:0] main_soclinux_rx_cdc_cdc_graycounter0_q_next;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter0_q_binary = 6'd0;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire main_soclinux_rx_cdc_cdc_graycounter1_ce;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter1_q = 6'd0;
wire [5:0] main_soclinux_rx_cdc_cdc_graycounter1_q_next;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter1_q_binary = 6'd0;
reg [5:0] main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire [5:0] main_soclinux_rx_cdc_cdc_produce_rdomain;
wire [5:0] main_soclinux_rx_cdc_cdc_consume_wdomain;
wire [4:0] main_soclinux_rx_cdc_cdc_wrport_adr;
wire [41:0] main_soclinux_rx_cdc_cdc_wrport_dat_r;
wire main_soclinux_rx_cdc_cdc_wrport_we;
wire [41:0] main_soclinux_rx_cdc_cdc_wrport_dat_w;
wire [4:0] main_soclinux_rx_cdc_cdc_rdport_adr;
wire [41:0] main_soclinux_rx_cdc_cdc_rdport_dat_r;
wire [31:0] main_soclinux_rx_cdc_cdc_fifo_in_payload_data;
wire [3:0] main_soclinux_rx_cdc_cdc_fifo_in_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_cdc_fifo_in_payload_error;
wire main_soclinux_rx_cdc_cdc_fifo_in_first;
wire main_soclinux_rx_cdc_cdc_fifo_in_last;
wire [31:0] main_soclinux_rx_cdc_cdc_fifo_out_payload_data;
wire [3:0] main_soclinux_rx_cdc_cdc_fifo_out_payload_last_be;
wire [3:0] main_soclinux_rx_cdc_cdc_fifo_out_payload_error;
wire main_soclinux_rx_cdc_cdc_fifo_out_first;
wire main_soclinux_rx_cdc_cdc_fifo_out_last;
wire main_soclinux_sink_valid;
wire main_soclinux_sink_ready;
wire main_soclinux_sink_first;
wire main_soclinux_sink_last;
wire [31:0] main_soclinux_sink_payload_data;
wire [3:0] main_soclinux_sink_payload_last_be;
wire [3:0] main_soclinux_sink_payload_error;
wire main_soclinux_source_valid;
wire main_soclinux_source_ready;
wire main_soclinux_source_first;
wire main_soclinux_source_last;
wire [31:0] main_soclinux_source_payload_data;
wire [3:0] main_soclinux_source_payload_last_be;
wire [3:0] main_soclinux_source_payload_error;
wire [29:0] main_soclinux_bus_adr;
wire [31:0] main_soclinux_bus_dat_w;
wire [31:0] main_soclinux_bus_dat_r;
wire [3:0] main_soclinux_bus_sel;
wire main_soclinux_bus_cyc;
wire main_soclinux_bus_stb;
wire main_soclinux_bus_ack;
wire main_soclinux_bus_we;
wire [2:0] main_soclinux_bus_cti;
wire [1:0] main_soclinux_bus_bte;
wire main_soclinux_bus_err;
wire main_soclinux_writer_sink_sink_valid;
reg main_soclinux_writer_sink_sink_ready = 1'd1;
wire main_soclinux_writer_sink_sink_first;
wire main_soclinux_writer_sink_sink_last;
wire [31:0] main_soclinux_writer_sink_sink_payload_data;
wire [3:0] main_soclinux_writer_sink_sink_payload_last_be;
wire [3:0] main_soclinux_writer_sink_sink_payload_error;
wire main_soclinux_writer_slot_status;
wire main_soclinux_writer_slot_we;
reg main_soclinux_writer_slot_re = 1'd0;
wire [31:0] main_soclinux_writer_length_status;
wire main_soclinux_writer_length_we;
reg main_soclinux_writer_length_re = 1'd0;
reg [31:0] main_soclinux_writer_errors_status = 32'd0;
wire main_soclinux_writer_errors_we;
reg main_soclinux_writer_errors_re = 1'd0;
wire main_soclinux_writer_irq;
wire main_soclinux_writer_available_status;
wire main_soclinux_writer_available_pending;
wire main_soclinux_writer_available_trigger;
reg main_soclinux_writer_available_clear = 1'd0;
wire main_soclinux_writer_available0;
wire main_soclinux_writer_status_status;
wire main_soclinux_writer_status_we;
reg main_soclinux_writer_status_re = 1'd0;
wire main_soclinux_writer_available1;
wire main_soclinux_writer_pending_status;
wire main_soclinux_writer_pending_we;
reg main_soclinux_writer_pending_re = 1'd0;
reg main_soclinux_writer_pending_r = 1'd0;
wire main_soclinux_writer_available2;
reg main_soclinux_writer_enable_storage = 1'd0;
reg main_soclinux_writer_enable_re = 1'd0;
reg [2:0] main_soclinux_writer_inc = 3'd0;
reg [31:0] main_soclinux_writer_counter = 32'd0;
reg main_soclinux_writer_slot = 1'd0;
reg main_soclinux_writer_slot_ce = 1'd0;
reg main_soclinux_writer_start = 1'd0;
reg main_soclinux_writer_ongoing = 1'd0;
reg main_soclinux_writer_stat_fifo_sink_valid = 1'd0;
wire main_soclinux_writer_stat_fifo_sink_ready;
reg main_soclinux_writer_stat_fifo_sink_first = 1'd0;
reg main_soclinux_writer_stat_fifo_sink_last = 1'd0;
wire main_soclinux_writer_stat_fifo_sink_payload_slot;
wire [31:0] main_soclinux_writer_stat_fifo_sink_payload_length;
wire main_soclinux_writer_stat_fifo_source_valid;
wire main_soclinux_writer_stat_fifo_source_ready;
wire main_soclinux_writer_stat_fifo_source_first;
wire main_soclinux_writer_stat_fifo_source_last;
wire main_soclinux_writer_stat_fifo_source_payload_slot;
wire [31:0] main_soclinux_writer_stat_fifo_source_payload_length;
wire main_soclinux_writer_stat_fifo_syncfifo_we;
wire main_soclinux_writer_stat_fifo_syncfifo_writable;
wire main_soclinux_writer_stat_fifo_syncfifo_re;
wire main_soclinux_writer_stat_fifo_syncfifo_readable;
wire [34:0] main_soclinux_writer_stat_fifo_syncfifo_din;
wire [34:0] main_soclinux_writer_stat_fifo_syncfifo_dout;
reg [1:0] main_soclinux_writer_stat_fifo_level = 2'd0;
reg main_soclinux_writer_stat_fifo_replace = 1'd0;
reg main_soclinux_writer_stat_fifo_produce = 1'd0;
reg main_soclinux_writer_stat_fifo_consume = 1'd0;
reg main_soclinux_writer_stat_fifo_wrport_adr = 1'd0;
wire [34:0] main_soclinux_writer_stat_fifo_wrport_dat_r;
wire main_soclinux_writer_stat_fifo_wrport_we;
wire [34:0] main_soclinux_writer_stat_fifo_wrport_dat_w;
wire main_soclinux_writer_stat_fifo_do_read;
wire main_soclinux_writer_stat_fifo_rdport_adr;
wire [34:0] main_soclinux_writer_stat_fifo_rdport_dat_r;
wire main_soclinux_writer_stat_fifo_fifo_in_payload_slot;
wire [31:0] main_soclinux_writer_stat_fifo_fifo_in_payload_length;
wire main_soclinux_writer_stat_fifo_fifo_in_first;
wire main_soclinux_writer_stat_fifo_fifo_in_last;
wire main_soclinux_writer_stat_fifo_fifo_out_payload_slot;
wire [31:0] main_soclinux_writer_stat_fifo_fifo_out_payload_length;
wire main_soclinux_writer_stat_fifo_fifo_out_first;
wire main_soclinux_writer_stat_fifo_fifo_out_last;
reg [8:0] main_soclinux_writer_memory0_adr = 9'd0;
wire [31:0] main_soclinux_writer_memory0_dat_r;
reg main_soclinux_writer_memory0_we = 1'd0;
reg [31:0] main_soclinux_writer_memory0_dat_w = 32'd0;
reg [8:0] main_soclinux_writer_memory1_adr = 9'd0;
wire [31:0] main_soclinux_writer_memory1_dat_r;
reg main_soclinux_writer_memory1_we = 1'd0;
reg [31:0] main_soclinux_writer_memory1_dat_w = 32'd0;
reg main_soclinux_reader_source_source_valid = 1'd0;
wire main_soclinux_reader_source_source_ready;
reg main_soclinux_reader_source_source_first = 1'd0;
reg main_soclinux_reader_source_source_last = 1'd0;
reg [31:0] main_soclinux_reader_source_source_payload_data = 32'd0;
reg [3:0] main_soclinux_reader_source_source_payload_last_be = 4'd0;
reg [3:0] main_soclinux_reader_source_source_payload_error = 4'd0;
reg main_soclinux_reader_start_start_re = 1'd0;
wire main_soclinux_reader_start_start_r;
reg main_soclinux_reader_start_start_we = 1'd0;
reg main_soclinux_reader_start_start_w = 1'd0;
wire main_soclinux_reader_ready_status;
wire main_soclinux_reader_ready_we;
reg main_soclinux_reader_ready_re = 1'd0;
wire [1:0] main_soclinux_reader_level_status;
wire main_soclinux_reader_level_we;
reg main_soclinux_reader_level_re = 1'd0;
reg main_soclinux_reader_slot_storage = 1'd0;
reg main_soclinux_reader_slot_re = 1'd0;
reg [10:0] main_soclinux_reader_length_storage = 11'd0;
reg main_soclinux_reader_length_re = 1'd0;
wire main_soclinux_reader_irq;
wire main_soclinux_reader_eventsourcepulse_status;
reg main_soclinux_reader_eventsourcepulse_pending = 1'd0;
reg main_soclinux_reader_eventsourcepulse_trigger = 1'd0;
reg main_soclinux_reader_eventsourcepulse_clear = 1'd0;
wire main_soclinux_reader_event00;
wire main_soclinux_reader_status_status;
wire main_soclinux_reader_status_we;
reg main_soclinux_reader_status_re = 1'd0;
wire main_soclinux_reader_event01;
wire main_soclinux_reader_pending_status;
wire main_soclinux_reader_pending_we;
reg main_soclinux_reader_pending_re = 1'd0;
reg main_soclinux_reader_pending_r = 1'd0;
wire main_soclinux_reader_event02;
reg main_soclinux_reader_enable_storage = 1'd0;
reg main_soclinux_reader_enable_re = 1'd0;
reg main_soclinux_reader_start = 1'd0;
wire main_soclinux_reader_cmd_fifo_sink_valid;
wire main_soclinux_reader_cmd_fifo_sink_ready;
reg main_soclinux_reader_cmd_fifo_sink_first = 1'd0;
reg main_soclinux_reader_cmd_fifo_sink_last = 1'd0;
wire main_soclinux_reader_cmd_fifo_sink_payload_slot;
wire [10:0] main_soclinux_reader_cmd_fifo_sink_payload_length;
wire main_soclinux_reader_cmd_fifo_source_valid;
reg main_soclinux_reader_cmd_fifo_source_ready = 1'd0;
wire main_soclinux_reader_cmd_fifo_source_first;
wire main_soclinux_reader_cmd_fifo_source_last;
wire main_soclinux_reader_cmd_fifo_source_payload_slot;
wire [10:0] main_soclinux_reader_cmd_fifo_source_payload_length;
wire main_soclinux_reader_cmd_fifo_syncfifo_we;
wire main_soclinux_reader_cmd_fifo_syncfifo_writable;
wire main_soclinux_reader_cmd_fifo_syncfifo_re;
wire main_soclinux_reader_cmd_fifo_syncfifo_readable;
wire [13:0] main_soclinux_reader_cmd_fifo_syncfifo_din;
wire [13:0] main_soclinux_reader_cmd_fifo_syncfifo_dout;
reg [1:0] main_soclinux_reader_cmd_fifo_level = 2'd0;
reg main_soclinux_reader_cmd_fifo_replace = 1'd0;
reg main_soclinux_reader_cmd_fifo_produce = 1'd0;
reg main_soclinux_reader_cmd_fifo_consume = 1'd0;
reg main_soclinux_reader_cmd_fifo_wrport_adr = 1'd0;
wire [13:0] main_soclinux_reader_cmd_fifo_wrport_dat_r;
wire main_soclinux_reader_cmd_fifo_wrport_we;
wire [13:0] main_soclinux_reader_cmd_fifo_wrport_dat_w;
wire main_soclinux_reader_cmd_fifo_do_read;
wire main_soclinux_reader_cmd_fifo_rdport_adr;
wire [13:0] main_soclinux_reader_cmd_fifo_rdport_dat_r;
wire main_soclinux_reader_cmd_fifo_fifo_in_payload_slot;
wire [10:0] main_soclinux_reader_cmd_fifo_fifo_in_payload_length;
wire main_soclinux_reader_cmd_fifo_fifo_in_first;
wire main_soclinux_reader_cmd_fifo_fifo_in_last;
wire main_soclinux_reader_cmd_fifo_fifo_out_payload_slot;
wire [10:0] main_soclinux_reader_cmd_fifo_fifo_out_payload_length;
wire main_soclinux_reader_cmd_fifo_fifo_out_first;
wire main_soclinux_reader_cmd_fifo_fifo_out_last;
reg [10:0] main_soclinux_reader_read_address = 11'd0;
reg [10:0] main_soclinux_reader_counter = 11'd0;
wire [8:0] main_soclinux_reader_memory0_adr;
wire [31:0] main_soclinux_reader_memory0_dat_r;
wire [8:0] main_soclinux_reader_memory1_adr;
wire [31:0] main_soclinux_reader_memory1_dat_r;
wire main_soclinux_ev_irq;
wire [29:0] main_soclinux_sram0_bus_adr0;
wire [31:0] main_soclinux_sram0_bus_dat_w0;
wire [31:0] main_soclinux_sram0_bus_dat_r0;
wire [3:0] main_soclinux_sram0_bus_sel0;
wire main_soclinux_sram0_bus_cyc0;
wire main_soclinux_sram0_bus_stb0;
reg main_soclinux_sram0_bus_ack0 = 1'd0;
wire main_soclinux_sram0_bus_we0;
wire [2:0] main_soclinux_sram0_bus_cti0;
wire [1:0] main_soclinux_sram0_bus_bte0;
reg main_soclinux_sram0_bus_err0 = 1'd0;
wire [8:0] main_soclinux_sram0_adr0;
wire [31:0] main_soclinux_sram0_dat_r0;
wire [29:0] main_soclinux_sram1_bus_adr0;
wire [31:0] main_soclinux_sram1_bus_dat_w0;
wire [31:0] main_soclinux_sram1_bus_dat_r0;
wire [3:0] main_soclinux_sram1_bus_sel0;
wire main_soclinux_sram1_bus_cyc0;
wire main_soclinux_sram1_bus_stb0;
reg main_soclinux_sram1_bus_ack0 = 1'd0;
wire main_soclinux_sram1_bus_we0;
wire [2:0] main_soclinux_sram1_bus_cti0;
wire [1:0] main_soclinux_sram1_bus_bte0;
reg main_soclinux_sram1_bus_err0 = 1'd0;
wire [8:0] main_soclinux_sram1_adr0;
wire [31:0] main_soclinux_sram1_dat_r0;
wire [29:0] main_soclinux_sram0_bus_adr1;
wire [31:0] main_soclinux_sram0_bus_dat_w1;
wire [31:0] main_soclinux_sram0_bus_dat_r1;
wire [3:0] main_soclinux_sram0_bus_sel1;
wire main_soclinux_sram0_bus_cyc1;
wire main_soclinux_sram0_bus_stb1;
reg main_soclinux_sram0_bus_ack1 = 1'd0;
wire main_soclinux_sram0_bus_we1;
wire [2:0] main_soclinux_sram0_bus_cti1;
wire [1:0] main_soclinux_sram0_bus_bte1;
reg main_soclinux_sram0_bus_err1 = 1'd0;
wire [8:0] main_soclinux_sram0_adr1;
wire [31:0] main_soclinux_sram0_dat_r1;
reg [3:0] main_soclinux_sram0_we = 4'd0;
wire [31:0] main_soclinux_sram0_dat_w;
wire [29:0] main_soclinux_sram1_bus_adr1;
wire [31:0] main_soclinux_sram1_bus_dat_w1;
wire [31:0] main_soclinux_sram1_bus_dat_r1;
wire [3:0] main_soclinux_sram1_bus_sel1;
wire main_soclinux_sram1_bus_cyc1;
wire main_soclinux_sram1_bus_stb1;
reg main_soclinux_sram1_bus_ack1 = 1'd0;
wire main_soclinux_sram1_bus_we1;
wire [2:0] main_soclinux_sram1_bus_cti1;
wire [1:0] main_soclinux_sram1_bus_bte1;
reg main_soclinux_sram1_bus_err1 = 1'd0;
wire [8:0] main_soclinux_sram1_adr1;
wire [31:0] main_soclinux_sram1_dat_r1;
reg [3:0] main_soclinux_sram1_we = 4'd0;
wire [31:0] main_soclinux_sram1_dat_w;
reg [3:0] main_soclinux_slave_sel = 4'd0;
reg [3:0] main_soclinux_slave_sel_r = 4'd0;
reg [3:0] main_leds_storage = 4'd0;
reg main_leds_re = 1'd0;
reg [3:0] main_leds_chaser = 4'd0;
reg main_leds_mode = 1'd0;
wire main_leds_wait;
wire main_leds_done;
reg [22:0] main_leds_count = 23'd6250000;
reg spiflashdualquad_clk = 1'd0;
wire [29:0] bus_adr;
wire [31:0] bus_dat_w;
wire [31:0] bus_dat_r;
wire [3:0] bus_sel;
wire bus_cyc;
wire bus_stb;
reg bus_ack = 1'd0;
wire bus_we;
wire [2:0] bus_cti;
wire [1:0] bus_bte;
reg bus_err = 1'd0;
wire csrfield_mosi;
wire csrfield_clk;
wire csrfield_cs_n;
wire csrfield_dir;
reg [3:0] bitbang_storage = 4'd0;
reg bitbang_re = 1'd0;
reg miso_status = 1'd0;
wire miso_we;
reg miso_re = 1'd0;
reg bitbang_en_storage = 1'd0;
reg bitbang_en_re = 1'd0;
reg cs_n = 1'd1;
reg clk = 1'd0;
reg dq_oe = 1'd0;
reg [3:0] o = 4'd0;
reg oe = 1'd0;
wire [3:0] i0;
reg [31:0] sr = 32'd0;
reg i1 = 1'd0;
reg [3:0] dqi = 4'd0;
reg [5:0] counter = 6'd0;
wire card_detect_status0;
wire card_detect_we;
reg card_detect_re = 1'd0;
reg [8:0] clocker_storage = 9'd256;
reg clocker_re = 1'd0;
wire clocker_stop;
wire clocker_ce;
wire clocker_clk_en;
wire clocker_clk0;
reg [8:0] clocker_clks = 9'd0;
reg clocker_clk1 = 1'd0;
reg clocker_clk_d = 1'd0;
reg clocker_ce_delayed = 1'd0;
reg clocker_ce_latched = 1'd0;
reg init_initialize_re = 1'd0;
wire init_initialize_r;
reg init_initialize_we = 1'd0;
reg init_initialize_w = 1'd0;
wire init_pads_in_valid;
wire init_pads_in_payload_cmd_i;
wire [3:0] init_pads_in_payload_data_i;
wire init_pads_out_ready;
reg init_pads_out_payload_clk = 1'd0;
reg init_pads_out_payload_cmd_o = 1'd0;
reg init_pads_out_payload_cmd_oe = 1'd0;
reg [3:0] init_pads_out_payload_data_o = 4'd0;
reg init_pads_out_payload_data_oe = 1'd0;
reg [7:0] init_count = 8'd0;
wire cmdw_pads_in_valid;
wire cmdw_pads_in_payload_cmd_i;
wire [3:0] cmdw_pads_in_payload_data_i;
wire cmdw_pads_out_ready;
reg cmdw_pads_out_payload_clk = 1'd0;
reg cmdw_pads_out_payload_cmd_o = 1'd0;
reg cmdw_pads_out_payload_cmd_oe = 1'd0;
reg [3:0] cmdw_pads_out_payload_data_o = 4'd0;
reg cmdw_pads_out_payload_data_oe = 1'd0;
reg cmdw_sink_valid = 1'd0;
reg cmdw_sink_ready = 1'd0;
reg cmdw_sink_last = 1'd0;
reg [7:0] cmdw_sink_payload_data = 8'd0;
reg [1:0] cmdw_sink_payload_cmd_type = 2'd0;
reg cmdw_done = 1'd0;
reg [7:0] cmdw_count = 8'd0;
wire cmdr_pads_in_pads_in_valid;
wire cmdr_pads_in_pads_in_ready;
reg cmdr_pads_in_pads_in_first = 1'd0;
reg cmdr_pads_in_pads_in_last = 1'd0;
reg cmdr_pads_in_pads_in_payload_clk = 1'd0;
wire cmdr_pads_in_pads_in_payload_cmd_i;
reg cmdr_pads_in_pads_in_payload_cmd_o = 1'd0;
reg cmdr_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire [3:0] cmdr_pads_in_pads_in_payload_data_i;
reg [3:0] cmdr_pads_in_pads_in_payload_data_o = 4'd0;
reg cmdr_pads_in_pads_in_payload_data_oe = 1'd0;
reg cmdr_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire cmdr_pads_out_ready;
reg cmdr_pads_out_payload_clk = 1'd0;
reg cmdr_pads_out_payload_cmd_o = 1'd0;
reg cmdr_pads_out_payload_cmd_oe = 1'd0;
reg [3:0] cmdr_pads_out_payload_data_o = 4'd0;
reg cmdr_pads_out_payload_data_oe = 1'd0;
reg cmdr_sink_valid = 1'd0;
reg cmdr_sink_ready = 1'd0;
reg [1:0] cmdr_sink_payload_cmd_type = 2'd0;
reg [1:0] cmdr_sink_payload_data_type = 2'd0;
reg [7:0] cmdr_sink_payload_length = 8'd0;
reg cmdr_source_valid = 1'd0;
reg cmdr_source_ready = 1'd0;
reg cmdr_source_last = 1'd0;
reg [7:0] cmdr_source_payload_data = 8'd0;
reg [2:0] cmdr_source_payload_status = 3'd0;
reg [31:0] cmdr_timeout = 32'd50000000;
reg [7:0] cmdr_count = 8'd0;
reg cmdr_busy = 1'd0;
wire cmdr_cmdr_pads_in_valid;
reg cmdr_cmdr_pads_in_ready = 1'd0;
wire cmdr_cmdr_pads_in_first;
wire cmdr_cmdr_pads_in_last;
wire cmdr_cmdr_pads_in_payload_clk;
wire cmdr_cmdr_pads_in_payload_cmd_i;
wire cmdr_cmdr_pads_in_payload_cmd_o;
wire cmdr_cmdr_pads_in_payload_cmd_oe;
wire [3:0] cmdr_cmdr_pads_in_payload_data_i;
wire [3:0] cmdr_cmdr_pads_in_payload_data_o;
wire cmdr_cmdr_pads_in_payload_data_oe;
wire cmdr_cmdr_pads_in_payload_data_i_ce;
wire cmdr_cmdr_source_source_valid0;
reg cmdr_cmdr_source_source_ready0 = 1'd0;
wire cmdr_cmdr_source_source_first0;
wire cmdr_cmdr_source_source_last0;
wire [7:0] cmdr_cmdr_source_source_payload_data0;
wire cmdr_cmdr_start;
reg cmdr_cmdr_run = 1'd0;
wire cmdr_cmdr_converter_sink_valid;
wire cmdr_cmdr_converter_sink_ready;
reg cmdr_cmdr_converter_sink_first = 1'd0;
reg cmdr_cmdr_converter_sink_last = 1'd0;
wire cmdr_cmdr_converter_sink_payload_data;
wire cmdr_cmdr_converter_source_valid;
wire cmdr_cmdr_converter_source_ready;
reg cmdr_cmdr_converter_source_first = 1'd0;
reg cmdr_cmdr_converter_source_last = 1'd0;
reg [7:0] cmdr_cmdr_converter_source_payload_data = 8'd0;
reg [3:0] cmdr_cmdr_converter_source_payload_valid_token_count = 4'd0;
reg [2:0] cmdr_cmdr_converter_demux = 3'd0;
wire cmdr_cmdr_converter_load_part;
reg cmdr_cmdr_converter_strobe_all = 1'd0;
wire cmdr_cmdr_source_source_valid1;
wire cmdr_cmdr_source_source_ready1;
wire cmdr_cmdr_source_source_first1;
wire cmdr_cmdr_source_source_last1;
wire [7:0] cmdr_cmdr_source_source_payload_data1;
wire cmdr_cmdr_buf_sink_valid;
wire cmdr_cmdr_buf_sink_ready;
wire cmdr_cmdr_buf_sink_first;
wire cmdr_cmdr_buf_sink_last;
wire [7:0] cmdr_cmdr_buf_sink_payload_data;
reg cmdr_cmdr_buf_source_valid = 1'd0;
wire cmdr_cmdr_buf_source_ready;
reg cmdr_cmdr_buf_source_first = 1'd0;
reg cmdr_cmdr_buf_source_last = 1'd0;
reg [7:0] cmdr_cmdr_buf_source_payload_data = 8'd0;
reg cmdr_cmdr_reset = 1'd0;
wire dataw_pads_in_pads_in_valid;
reg dataw_pads_in_pads_in_ready = 1'd0;
reg dataw_pads_in_pads_in_first = 1'd0;
reg dataw_pads_in_pads_in_last = 1'd0;
reg dataw_pads_in_pads_in_payload_clk = 1'd0;
wire dataw_pads_in_pads_in_payload_cmd_i;
reg dataw_pads_in_pads_in_payload_cmd_o = 1'd0;
reg dataw_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire [3:0] dataw_pads_in_pads_in_payload_data_i;
reg [3:0] dataw_pads_in_pads_in_payload_data_o = 4'd0;
reg dataw_pads_in_pads_in_payload_data_oe = 1'd0;
reg dataw_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire dataw_pads_out_ready;
reg dataw_pads_out_payload_clk = 1'd0;
reg dataw_pads_out_payload_cmd_o = 1'd0;
reg dataw_pads_out_payload_cmd_oe = 1'd0;
reg [3:0] dataw_pads_out_payload_data_o = 4'd0;
reg dataw_pads_out_payload_data_oe = 1'd0;
reg dataw_sink_valid = 1'd0;
reg dataw_sink_ready = 1'd0;
reg dataw_sink_first = 1'd0;
reg dataw_sink_last = 1'd0;
reg [7:0] dataw_sink_payload_data = 8'd0;
reg dataw_stop = 1'd0;
wire dataw_accepted0;
wire dataw_crc_error0;
wire dataw_write_error0;
reg [2:0] dataw_status = 3'd0;
wire dataw_we;
reg dataw_re = 1'd0;
reg [7:0] dataw_count = 8'd0;
reg dataw_accepted1 = 1'd0;
reg dataw_crc_error1 = 1'd0;
reg dataw_write_error1 = 1'd0;
wire dataw_crc_pads_in_valid;
wire dataw_crc_pads_in_ready;
wire dataw_crc_pads_in_first;
wire dataw_crc_pads_in_last;
wire dataw_crc_pads_in_payload_clk;
wire dataw_crc_pads_in_payload_cmd_i;
wire dataw_crc_pads_in_payload_cmd_o;
wire dataw_crc_pads_in_payload_cmd_oe;
wire [3:0] dataw_crc_pads_in_payload_data_i;
wire [3:0] dataw_crc_pads_in_payload_data_o;
wire dataw_crc_pads_in_payload_data_oe;
wire dataw_crc_pads_in_payload_data_i_ce;
wire dataw_crc_source_source_valid0;
reg dataw_crc_source_source_ready0 = 1'd0;
wire dataw_crc_source_source_first0;
wire dataw_crc_source_source_last0;
wire [7:0] dataw_crc_source_source_payload_data0;
wire dataw_crc_start;
reg dataw_crc_run = 1'd0;
wire dataw_crc_converter_sink_valid;
wire dataw_crc_converter_sink_ready;
reg dataw_crc_converter_sink_first = 1'd0;
reg dataw_crc_converter_sink_last = 1'd0;
wire dataw_crc_converter_sink_payload_data;
wire dataw_crc_converter_source_valid;
wire dataw_crc_converter_source_ready;
reg dataw_crc_converter_source_first = 1'd0;
reg dataw_crc_converter_source_last = 1'd0;
reg [7:0] dataw_crc_converter_source_payload_data = 8'd0;
reg [3:0] dataw_crc_converter_source_payload_valid_token_count = 4'd0;
reg [2:0] dataw_crc_converter_demux = 3'd0;
wire dataw_crc_converter_load_part;
reg dataw_crc_converter_strobe_all = 1'd0;
wire dataw_crc_source_source_valid1;
wire dataw_crc_source_source_ready1;
wire dataw_crc_source_source_first1;
wire dataw_crc_source_source_last1;
wire [7:0] dataw_crc_source_source_payload_data1;
wire dataw_crc_buf_sink_valid;
wire dataw_crc_buf_sink_ready;
wire dataw_crc_buf_sink_first;
wire dataw_crc_buf_sink_last;
wire [7:0] dataw_crc_buf_sink_payload_data;
reg dataw_crc_buf_source_valid = 1'd0;
wire dataw_crc_buf_source_ready;
reg dataw_crc_buf_source_first = 1'd0;
reg dataw_crc_buf_source_last = 1'd0;
reg [7:0] dataw_crc_buf_source_payload_data = 8'd0;
reg dataw_crc_reset = 1'd0;
wire datar_pads_in_pads_in_valid;
wire datar_pads_in_pads_in_ready;
reg datar_pads_in_pads_in_first = 1'd0;
reg datar_pads_in_pads_in_last = 1'd0;
reg datar_pads_in_pads_in_payload_clk = 1'd0;
wire datar_pads_in_pads_in_payload_cmd_i;
reg datar_pads_in_pads_in_payload_cmd_o = 1'd0;
reg datar_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire [3:0] datar_pads_in_pads_in_payload_data_i;
reg [3:0] datar_pads_in_pads_in_payload_data_o = 4'd0;
reg datar_pads_in_pads_in_payload_data_oe = 1'd0;
reg datar_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire datar_pads_out_ready;
reg datar_pads_out_payload_clk = 1'd0;
reg datar_pads_out_payload_cmd_o = 1'd0;
reg datar_pads_out_payload_cmd_oe = 1'd0;
reg [3:0] datar_pads_out_payload_data_o = 4'd0;
reg datar_pads_out_payload_data_oe = 1'd0;
reg datar_sink_valid = 1'd0;
reg datar_sink_ready = 1'd0;
reg datar_sink_last = 1'd0;
reg [9:0] datar_sink_payload_block_length = 10'd0;
reg datar_source_valid = 1'd0;
reg datar_source_ready = 1'd0;
reg datar_source_first = 1'd0;
reg datar_source_last = 1'd0;
reg [7:0] datar_source_payload_data = 8'd0;
reg [2:0] datar_source_payload_status = 3'd0;
reg datar_stop = 1'd0;
reg [31:0] datar_timeout = 32'd50000000;
reg [9:0] datar_count = 10'd0;
wire datar_datar_pads_in_valid;
reg datar_datar_pads_in_ready = 1'd0;
wire datar_datar_pads_in_first;
wire datar_datar_pads_in_last;
wire datar_datar_pads_in_payload_clk;
wire datar_datar_pads_in_payload_cmd_i;
wire datar_datar_pads_in_payload_cmd_o;
wire datar_datar_pads_in_payload_cmd_oe;
wire [3:0] datar_datar_pads_in_payload_data_i;
wire [3:0] datar_datar_pads_in_payload_data_o;
wire datar_datar_pads_in_payload_data_oe;
wire datar_datar_pads_in_payload_data_i_ce;
wire datar_datar_source_source_valid0;
reg datar_datar_source_source_ready0 = 1'd0;
wire datar_datar_source_source_first0;
wire datar_datar_source_source_last0;
wire [7:0] datar_datar_source_source_payload_data0;
wire datar_datar_start;
reg datar_datar_run = 1'd0;
wire datar_datar_converter_sink_valid;
wire datar_datar_converter_sink_ready;
reg datar_datar_converter_sink_first = 1'd0;
reg datar_datar_converter_sink_last = 1'd0;
wire [3:0] datar_datar_converter_sink_payload_data;
wire datar_datar_converter_source_valid;
wire datar_datar_converter_source_ready;
reg datar_datar_converter_source_first = 1'd0;
reg datar_datar_converter_source_last = 1'd0;
reg [7:0] datar_datar_converter_source_payload_data = 8'd0;
reg [1:0] datar_datar_converter_source_payload_valid_token_count = 2'd0;
reg datar_datar_converter_demux = 1'd0;
wire datar_datar_converter_load_part;
reg datar_datar_converter_strobe_all = 1'd0;
wire datar_datar_source_source_valid1;
wire datar_datar_source_source_ready1;
wire datar_datar_source_source_first1;
wire datar_datar_source_source_last1;
wire [7:0] datar_datar_source_source_payload_data1;
wire datar_datar_buf_sink_valid;
wire datar_datar_buf_sink_ready;
wire datar_datar_buf_sink_first;
wire datar_datar_buf_sink_last;
wire [7:0] datar_datar_buf_sink_payload_data;
reg datar_datar_buf_source_valid = 1'd0;
wire datar_datar_buf_source_ready;
reg datar_datar_buf_source_first = 1'd0;
reg datar_datar_buf_source_last = 1'd0;
reg [7:0] datar_datar_buf_source_payload_data = 8'd0;
reg datar_datar_reset = 1'd0;
wire sdpads_clk;
wire sdpads_cmd_i;
wire sdpads_cmd_o;
wire sdpads_cmd_oe;
wire [3:0] sdpads_data_i;
wire [3:0] sdpads_data_o;
wire sdpads_data_oe;
reg sdpads_data_i_ce = 1'd0;
reg [1:0] clocker_clk_delay = 2'd0;
reg card_detect_irq = 1'd0;
reg card_detect_d = 1'd0;
wire sdcore_sink_sink_valid0;
wire sdcore_sink_sink_ready0;
wire sdcore_sink_sink_first0;
wire sdcore_sink_sink_last0;
wire [7:0] sdcore_sink_sink_payload_data0;
wire sdcore_source_source_valid0;
wire sdcore_source_source_ready0;
wire sdcore_source_source_first0;
wire sdcore_source_source_last0;
wire [7:0] sdcore_source_source_payload_data0;
reg [31:0] sdcore_cmd_argument_storage = 32'd0;
reg sdcore_cmd_argument_re = 1'd0;
wire [1:0] sdcore_csrfield_cmd_type;
wire [1:0] sdcore_csrfield_data_type;
wire [5:0] sdcore_csrfield_cmd;
reg [13:0] sdcore_cmd_command_storage = 14'd0;
reg sdcore_cmd_command_re = 1'd0;
reg sdcore_cmd_send_storage = 1'd0;
reg sdcore_cmd_send_re = 1'd0;
reg [127:0] sdcore_cmd_response_status = 128'd0;
wire sdcore_cmd_response_we;
reg sdcore_cmd_response_re = 1'd0;
wire sdcore_csrfield_done0;
wire sdcore_csrfield_error0;
wire sdcore_csrfield_timeout0;
wire sdcore_csrfield_crc0;
reg [3:0] sdcore_cmd_event_status = 4'd0;
wire sdcore_cmd_event_we;
reg sdcore_cmd_event_re = 1'd0;
wire sdcore_csrfield_done1;
wire sdcore_csrfield_error1;
wire sdcore_csrfield_timeout1;
wire sdcore_csrfield_crc1;
reg [3:0] sdcore_data_event_status = 4'd0;
wire sdcore_data_event_we;
reg sdcore_data_event_re = 1'd0;
reg [9:0] sdcore_block_length_storage = 10'd0;
reg sdcore_block_length_re = 1'd0;
reg [31:0] sdcore_block_count_storage = 32'd0;
reg sdcore_block_count_re = 1'd0;
wire sdcore_crc7_inserter_reset;
wire sdcore_crc7_inserter_enable;
wire [39:0] sdcore_crc7_inserter_din;
reg [6:0] sdcore_crc7_inserter_crc = 7'd0;
reg [6:0] sdcore_crc7_inserter_reg0 = 7'd0;
wire [6:0] sdcore_crc7_inserter_reg1;
wire [6:0] sdcore_crc7_inserter_reg2;
wire [6:0] sdcore_crc7_inserter_reg3;
wire [6:0] sdcore_crc7_inserter_reg4;
wire [6:0] sdcore_crc7_inserter_reg5;
wire [6:0] sdcore_crc7_inserter_reg6;
wire [6:0] sdcore_crc7_inserter_reg7;
wire [6:0] sdcore_crc7_inserter_reg8;
wire [6:0] sdcore_crc7_inserter_reg9;
wire [6:0] sdcore_crc7_inserter_reg10;
wire [6:0] sdcore_crc7_inserter_reg11;
wire [6:0] sdcore_crc7_inserter_reg12;
wire [6:0] sdcore_crc7_inserter_reg13;
wire [6:0] sdcore_crc7_inserter_reg14;
wire [6:0] sdcore_crc7_inserter_reg15;
wire [6:0] sdcore_crc7_inserter_reg16;
wire [6:0] sdcore_crc7_inserter_reg17;
wire [6:0] sdcore_crc7_inserter_reg18;
wire [6:0] sdcore_crc7_inserter_reg19;
wire [6:0] sdcore_crc7_inserter_reg20;
wire [6:0] sdcore_crc7_inserter_reg21;
wire [6:0] sdcore_crc7_inserter_reg22;
wire [6:0] sdcore_crc7_inserter_reg23;
wire [6:0] sdcore_crc7_inserter_reg24;
wire [6:0] sdcore_crc7_inserter_reg25;
wire [6:0] sdcore_crc7_inserter_reg26;
wire [6:0] sdcore_crc7_inserter_reg27;
wire [6:0] sdcore_crc7_inserter_reg28;
wire [6:0] sdcore_crc7_inserter_reg29;
wire [6:0] sdcore_crc7_inserter_reg30;
wire [6:0] sdcore_crc7_inserter_reg31;
wire [6:0] sdcore_crc7_inserter_reg32;
wire [6:0] sdcore_crc7_inserter_reg33;
wire [6:0] sdcore_crc7_inserter_reg34;
wire [6:0] sdcore_crc7_inserter_reg35;
wire [6:0] sdcore_crc7_inserter_reg36;
wire [6:0] sdcore_crc7_inserter_reg37;
wire [6:0] sdcore_crc7_inserter_reg38;
wire [6:0] sdcore_crc7_inserter_reg39;
wire [6:0] sdcore_crc7_inserter_reg40;
wire sdcore_crc16_inserter_sink_valid;
reg sdcore_crc16_inserter_sink_ready = 1'd0;
wire sdcore_crc16_inserter_sink_first;
wire sdcore_crc16_inserter_sink_last;
wire [7:0] sdcore_crc16_inserter_sink_payload_data;
reg sdcore_crc16_inserter_source_valid = 1'd0;
reg sdcore_crc16_inserter_source_ready = 1'd0;
reg sdcore_crc16_inserter_source_first = 1'd0;
reg sdcore_crc16_inserter_source_last = 1'd0;
reg [7:0] sdcore_crc16_inserter_source_payload_data = 8'd0;
reg [2:0] sdcore_crc16_inserter_count = 3'd0;
wire sdcore_crc16_inserter_crc0_reset;
wire sdcore_crc16_inserter_crc0_enable;
reg [1:0] sdcore_crc16_inserter_crc0_din = 2'd0;
reg [15:0] sdcore_crc16_inserter_crc0_crc = 16'd0;
reg [15:0] sdcore_crc16_inserter_crc0_reg0 = 16'd0;
wire [15:0] sdcore_crc16_inserter_crc0_reg1;
wire [15:0] sdcore_crc16_inserter_crc0_reg2;
wire sdcore_crc16_inserter_crc1_reset;
wire sdcore_crc16_inserter_crc1_enable;
reg [1:0] sdcore_crc16_inserter_crc1_din = 2'd0;
reg [15:0] sdcore_crc16_inserter_crc1_crc = 16'd0;
reg [15:0] sdcore_crc16_inserter_crc1_reg0 = 16'd0;
wire [15:0] sdcore_crc16_inserter_crc1_reg1;
wire [15:0] sdcore_crc16_inserter_crc1_reg2;
wire sdcore_crc16_inserter_crc2_reset;
wire sdcore_crc16_inserter_crc2_enable;
reg [1:0] sdcore_crc16_inserter_crc2_din = 2'd0;
reg [15:0] sdcore_crc16_inserter_crc2_crc = 16'd0;
reg [15:0] sdcore_crc16_inserter_crc2_reg0 = 16'd0;
wire [15:0] sdcore_crc16_inserter_crc2_reg1;
wire [15:0] sdcore_crc16_inserter_crc2_reg2;
wire sdcore_crc16_inserter_crc3_reset;
wire sdcore_crc16_inserter_crc3_enable;
reg [1:0] sdcore_crc16_inserter_crc3_din = 2'd0;
reg [15:0] sdcore_crc16_inserter_crc3_crc = 16'd0;
reg [15:0] sdcore_crc16_inserter_crc3_reg0 = 16'd0;
wire [15:0] sdcore_crc16_inserter_crc3_reg1;
wire [15:0] sdcore_crc16_inserter_crc3_reg2;
reg sdcore_sink_sink_valid1 = 1'd0;
wire sdcore_sink_sink_ready1;
reg sdcore_sink_sink_first1 = 1'd0;
reg sdcore_sink_sink_last1 = 1'd0;
reg [7:0] sdcore_sink_sink_payload_data1 = 8'd0;
wire sdcore_source_source_valid1;
wire sdcore_source_source_ready1;
wire sdcore_source_source_first1;
wire sdcore_source_source_last1;
wire [7:0] sdcore_source_source_payload_data1;
wire sdcore_fifo_sink_valid;
wire sdcore_fifo_sink_ready;
wire sdcore_fifo_sink_first;
wire sdcore_fifo_sink_last;
wire [7:0] sdcore_fifo_sink_payload_data;
wire sdcore_fifo_source_valid;
wire sdcore_fifo_source_ready;
wire sdcore_fifo_source_first;
wire sdcore_fifo_source_last;
wire [7:0] sdcore_fifo_source_payload_data;
wire sdcore_fifo_syncfifo_we;
wire sdcore_fifo_syncfifo_writable;
wire sdcore_fifo_syncfifo_re;
wire sdcore_fifo_syncfifo_readable;
wire [9:0] sdcore_fifo_syncfifo_din;
wire [9:0] sdcore_fifo_syncfifo_dout;
reg [3:0] sdcore_fifo_level = 4'd0;
reg sdcore_fifo_replace = 1'd0;
reg [2:0] sdcore_fifo_produce = 3'd0;
reg [2:0] sdcore_fifo_consume = 3'd0;
reg [2:0] sdcore_fifo_wrport_adr = 3'd0;
wire [9:0] sdcore_fifo_wrport_dat_r;
wire sdcore_fifo_wrport_we;
wire [9:0] sdcore_fifo_wrport_dat_w;
wire sdcore_fifo_do_read;
wire [2:0] sdcore_fifo_rdport_adr;
wire [9:0] sdcore_fifo_rdport_dat_r;
wire [7:0] sdcore_fifo_fifo_in_payload_data;
wire sdcore_fifo_fifo_in_first;
wire sdcore_fifo_fifo_in_last;
wire [7:0] sdcore_fifo_fifo_out_payload_data;
wire sdcore_fifo_fifo_out_first;
wire sdcore_fifo_fifo_out_last;
wire sdcore_fifo_reset;
wire [1:0] sdcore_cmd_type;
reg [2:0] sdcore_cmd_count = 3'd0;
reg sdcore_cmd_done = 1'd0;
reg sdcore_cmd_error = 1'd0;
reg sdcore_cmd_timeout = 1'd0;
wire [1:0] sdcore_data_type;
reg [31:0] sdcore_data_count = 32'd0;
reg sdcore_data_done = 1'd0;
reg sdcore_data_error = 1'd0;
reg sdcore_data_timeout = 1'd0;
wire [5:0] sdcore_cmd;
wire [31:0] interface0_bus_adr;
wire [31:0] interface0_bus_dat_w;
wire [31:0] interface0_bus_dat_r;
wire [3:0] interface0_bus_sel;
wire interface0_bus_cyc;
wire interface0_bus_stb;
wire interface0_bus_ack;
wire interface0_bus_we;
reg [2:0] interface0_bus_cti = 3'd0;
reg [1:0] interface0_bus_bte = 2'd0;
wire interface0_bus_err;
wire sdblock2mem_sink_sink_valid0;
reg sdblock2mem_sink_sink_ready0 = 1'd0;
wire sdblock2mem_sink_sink_first;
wire sdblock2mem_sink_sink_last0;
wire [7:0] sdblock2mem_sink_sink_payload_data0;
reg sdblock2mem_irq = 1'd0;
reg sdblock2mem_fifo_sink_valid = 1'd0;
wire sdblock2mem_fifo_sink_ready;
reg sdblock2mem_fifo_sink_first = 1'd0;
reg sdblock2mem_fifo_sink_last = 1'd0;
reg [7:0] sdblock2mem_fifo_sink_payload_data = 8'd0;
wire sdblock2mem_fifo_source_valid;
wire sdblock2mem_fifo_source_ready;
wire sdblock2mem_fifo_source_first;
wire sdblock2mem_fifo_source_last;
wire [7:0] sdblock2mem_fifo_source_payload_data;
wire sdblock2mem_fifo_re;
reg sdblock2mem_fifo_readable = 1'd0;
wire sdblock2mem_fifo_syncfifo_we;
wire sdblock2mem_fifo_syncfifo_writable;
wire sdblock2mem_fifo_syncfifo_re;
wire sdblock2mem_fifo_syncfifo_readable;
wire [9:0] sdblock2mem_fifo_syncfifo_din;
wire [9:0] sdblock2mem_fifo_syncfifo_dout;
reg [9:0] sdblock2mem_fifo_level0 = 10'd0;
reg sdblock2mem_fifo_replace = 1'd0;
reg [8:0] sdblock2mem_fifo_produce = 9'd0;
reg [8:0] sdblock2mem_fifo_consume = 9'd0;
reg [8:0] sdblock2mem_fifo_wrport_adr = 9'd0;
wire [9:0] sdblock2mem_fifo_wrport_dat_r;
wire sdblock2mem_fifo_wrport_we;
wire [9:0] sdblock2mem_fifo_wrport_dat_w;
wire sdblock2mem_fifo_do_read;
wire [8:0] sdblock2mem_fifo_rdport_adr;
wire [9:0] sdblock2mem_fifo_rdport_dat_r;
wire sdblock2mem_fifo_rdport_re;
wire [9:0] sdblock2mem_fifo_level1;
wire [7:0] sdblock2mem_fifo_fifo_in_payload_data;
wire sdblock2mem_fifo_fifo_in_first;
wire sdblock2mem_fifo_fifo_in_last;
wire [7:0] sdblock2mem_fifo_fifo_out_payload_data;
wire sdblock2mem_fifo_fifo_out_first;
wire sdblock2mem_fifo_fifo_out_last;
wire sdblock2mem_converter_sink_valid;
wire sdblock2mem_converter_sink_ready;
wire sdblock2mem_converter_sink_first;
wire sdblock2mem_converter_sink_last;
wire [7:0] sdblock2mem_converter_sink_payload_data;
wire sdblock2mem_converter_source_valid;
wire sdblock2mem_converter_source_ready;
reg sdblock2mem_converter_source_first = 1'd0;
reg sdblock2mem_converter_source_last = 1'd0;
reg [31:0] sdblock2mem_converter_source_payload_data = 32'd0;
reg [2:0] sdblock2mem_converter_source_payload_valid_token_count = 3'd0;
reg [1:0] sdblock2mem_converter_demux = 2'd0;
wire sdblock2mem_converter_load_part;
reg sdblock2mem_converter_strobe_all = 1'd0;
wire sdblock2mem_source_source_valid;
wire sdblock2mem_source_source_ready;
wire sdblock2mem_source_source_first;
wire sdblock2mem_source_source_last;
wire [31:0] sdblock2mem_source_source_payload_data;
reg sdblock2mem_sink_sink_valid1 = 1'd0;
wire sdblock2mem_sink_sink_ready1;
reg sdblock2mem_sink_sink_last1 = 1'd0;
reg [31:0] sdblock2mem_sink_sink_payload_address = 32'd0;
reg [31:0] sdblock2mem_sink_sink_payload_data1 = 32'd0;
wire sdblock2mem_wishbonedmawriter_sink_valid;
reg sdblock2mem_wishbonedmawriter_sink_ready = 1'd0;
wire sdblock2mem_wishbonedmawriter_sink_first;
wire sdblock2mem_wishbonedmawriter_sink_last;
wire [31:0] sdblock2mem_wishbonedmawriter_sink_payload_data;
reg [63:0] sdblock2mem_wishbonedmawriter_base_storage = 64'd0;
reg sdblock2mem_wishbonedmawriter_base_re = 1'd0;
reg [31:0] sdblock2mem_wishbonedmawriter_length_storage = 32'd0;
reg sdblock2mem_wishbonedmawriter_length_re = 1'd0;
reg sdblock2mem_wishbonedmawriter_enable_storage = 1'd0;
reg sdblock2mem_wishbonedmawriter_enable_re = 1'd0;
reg sdblock2mem_wishbonedmawriter_done_status = 1'd0;
wire sdblock2mem_wishbonedmawriter_done_we;
reg sdblock2mem_wishbonedmawriter_done_re = 1'd0;
reg sdblock2mem_wishbonedmawriter_loop_storage = 1'd0;
reg sdblock2mem_wishbonedmawriter_loop_re = 1'd0;
wire [31:0] sdblock2mem_wishbonedmawriter_offset_status;
wire sdblock2mem_wishbonedmawriter_offset_we;
reg sdblock2mem_wishbonedmawriter_offset_re = 1'd0;
wire [31:0] sdblock2mem_wishbonedmawriter_base;
reg [31:0] sdblock2mem_wishbonedmawriter_offset = 32'd0;
wire [31:0] sdblock2mem_wishbonedmawriter_length;
wire sdblock2mem_wishbonedmawriter_reset;
wire sdblock2mem_start;
reg sdblock2mem_connect = 1'd0;
reg sdblock2mem_done_d = 1'd0;
reg [31:0] interface1_bus_adr = 32'd0;
reg [31:0] interface1_bus_dat_w = 32'd0;
wire [31:0] interface1_bus_dat_r;
reg [3:0] interface1_bus_sel = 4'd0;
reg interface1_bus_cyc = 1'd0;
reg interface1_bus_stb = 1'd0;
wire interface1_bus_ack;
reg interface1_bus_we = 1'd0;
reg [2:0] interface1_bus_cti = 3'd0;
reg [1:0] interface1_bus_bte = 2'd0;
wire interface1_bus_err;
wire sdmem2block_source_source_valid0;
wire sdmem2block_source_source_ready0;
wire sdmem2block_source_source_first0;
reg sdmem2block_source_source_last0 = 1'd0;
wire [7:0] sdmem2block_source_source_payload_data0;
reg sdmem2block_irq = 1'd0;
reg sdmem2block_dma_sink_valid = 1'd0;
reg sdmem2block_dma_sink_ready = 1'd0;
reg sdmem2block_dma_sink_last = 1'd0;
reg [31:0] sdmem2block_dma_sink_payload_address = 32'd0;
reg sdmem2block_dma_source_valid = 1'd0;
wire sdmem2block_dma_source_ready;
reg sdmem2block_dma_source_first = 1'd0;
reg sdmem2block_dma_source_last = 1'd0;
reg [31:0] sdmem2block_dma_source_payload_data = 32'd0;
reg [31:0] sdmem2block_dma_data = 32'd0;
reg [63:0] sdmem2block_dma_base_storage = 64'd0;
reg sdmem2block_dma_base_re = 1'd0;
reg [31:0] sdmem2block_dma_length_storage = 32'd0;
reg sdmem2block_dma_length_re = 1'd0;
reg sdmem2block_dma_enable_storage = 1'd0;
reg sdmem2block_dma_enable_re = 1'd0;
reg sdmem2block_dma_done_status = 1'd0;
wire sdmem2block_dma_done_we;
reg sdmem2block_dma_done_re = 1'd0;
reg sdmem2block_dma_loop_storage = 1'd0;
reg sdmem2block_dma_loop_re = 1'd0;
wire [31:0] sdmem2block_dma_offset_status;
wire sdmem2block_dma_offset_we;
reg sdmem2block_dma_offset_re = 1'd0;
wire [31:0] sdmem2block_dma_base;
reg [31:0] sdmem2block_dma_offset = 32'd0;
wire [31:0] sdmem2block_dma_length;
wire sdmem2block_dma_reset;
wire sdmem2block_converter_sink_valid;
wire sdmem2block_converter_sink_ready;
wire sdmem2block_converter_sink_first;
wire sdmem2block_converter_sink_last;
wire [31:0] sdmem2block_converter_sink_payload_data;
wire sdmem2block_converter_source_valid;
wire sdmem2block_converter_source_ready;
wire sdmem2block_converter_source_first;
wire sdmem2block_converter_source_last;
reg [7:0] sdmem2block_converter_source_payload_data = 8'd0;
wire sdmem2block_converter_source_payload_valid_token_count;
reg [1:0] sdmem2block_converter_mux = 2'd0;
wire sdmem2block_converter_first;
wire sdmem2block_converter_last;
wire sdmem2block_source_source_valid1;
wire sdmem2block_source_source_ready1;
wire sdmem2block_source_source_first1;
wire sdmem2block_source_source_last1;
wire [7:0] sdmem2block_source_source_payload_data1;
wire sdmem2block_fifo_sink_valid;
wire sdmem2block_fifo_sink_ready;
wire sdmem2block_fifo_sink_first;
wire sdmem2block_fifo_sink_last;
wire [7:0] sdmem2block_fifo_sink_payload_data;
wire sdmem2block_fifo_source_valid;
wire sdmem2block_fifo_source_ready;
wire sdmem2block_fifo_source_first;
wire sdmem2block_fifo_source_last;
wire [7:0] sdmem2block_fifo_source_payload_data;
wire sdmem2block_fifo_re;
reg sdmem2block_fifo_readable = 1'd0;
wire sdmem2block_fifo_syncfifo_we;
wire sdmem2block_fifo_syncfifo_writable;
wire sdmem2block_fifo_syncfifo_re;
wire sdmem2block_fifo_syncfifo_readable;
wire [9:0] sdmem2block_fifo_syncfifo_din;
wire [9:0] sdmem2block_fifo_syncfifo_dout;
reg [9:0] sdmem2block_fifo_level0 = 10'd0;
reg sdmem2block_fifo_replace = 1'd0;
reg [8:0] sdmem2block_fifo_produce = 9'd0;
reg [8:0] sdmem2block_fifo_consume = 9'd0;
reg [8:0] sdmem2block_fifo_wrport_adr = 9'd0;
wire [9:0] sdmem2block_fifo_wrport_dat_r;
wire sdmem2block_fifo_wrport_we;
wire [9:0] sdmem2block_fifo_wrport_dat_w;
wire sdmem2block_fifo_do_read;
wire [8:0] sdmem2block_fifo_rdport_adr;
wire [9:0] sdmem2block_fifo_rdport_dat_r;
wire sdmem2block_fifo_rdport_re;
wire [9:0] sdmem2block_fifo_level1;
wire [7:0] sdmem2block_fifo_fifo_in_payload_data;
wire sdmem2block_fifo_fifo_in_first;
wire sdmem2block_fifo_fifo_in_last;
wire [7:0] sdmem2block_fifo_fifo_out_payload_data;
wire sdmem2block_fifo_fifo_out_first;
wire sdmem2block_fifo_fifo_out_last;
reg [8:0] sdmem2block_count = 9'd0;
reg sdmem2block_done_d = 1'd0;
wire sdirq_irq;
wire card_detect_status1;
reg card_detect_pending = 1'd0;
wire card_detect_trigger;
reg card_detect_clear = 1'd0;
wire block2mem_dma_status;
reg block2mem_dma_pending = 1'd0;
wire block2mem_dma_trigger;
reg block2mem_dma_clear = 1'd0;
wire mem2block_dma_status;
reg mem2block_dma_pending = 1'd0;
wire mem2block_dma_trigger;
reg mem2block_dma_clear = 1'd0;
wire cmd_done_status;
wire cmd_done_pending;
wire cmd_done_trigger;
reg cmd_done_clear = 1'd0;
wire eventmanager_card_detect0;
wire eventmanager_block2mem_dma0;
wire eventmanager_mem2block_dma0;
wire eventmanager_cmd_done0;
reg [3:0] eventmanager_status_status = 4'd0;
wire eventmanager_status_we;
reg eventmanager_status_re = 1'd0;
wire eventmanager_card_detect1;
wire eventmanager_block2mem_dma1;
wire eventmanager_mem2block_dma1;
wire eventmanager_cmd_done1;
reg [3:0] eventmanager_pending_status = 4'd0;
wire eventmanager_pending_we;
reg eventmanager_pending_re = 1'd0;
reg [3:0] eventmanager_pending_r = 4'd0;
wire eventmanager_card_detect2;
wire eventmanager_block2mem_dma2;
wire eventmanager_mem2block_dma2;
wire eventmanager_cmd_done2;
reg [3:0] eventmanager_enable_storage = 4'd0;
reg eventmanager_enable_re = 1'd0;
reg builder_rs232phytx_state = 1'd0;
reg builder_rs232phytx_next_state = 1'd0;
reg [3:0] main_soclinux_tx_count_rs232phytx_next_value0 = 4'd0;
reg main_soclinux_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg main_soclinux_serial_tx_rs232phytx_next_value1 = 1'd0;
reg main_soclinux_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg [7:0] main_soclinux_tx_data_rs232phytx_next_value2 = 8'd0;
reg main_soclinux_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg builder_rs232phyrx_state = 1'd0;
reg builder_rs232phyrx_next_state = 1'd0;
reg [3:0] main_soclinux_rx_count_rs232phyrx_next_value0 = 4'd0;
reg main_soclinux_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg [7:0] main_soclinux_rx_data_rs232phyrx_next_value1 = 8'd0;
reg main_soclinux_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
wire builder_crg_ecp5pll;
wire builder_crg_locked;
reg [1:0] builder_litedramcore_refresher_state = 2'd0;
reg [1:0] builder_litedramcore_refresher_next_state = 2'd0;
reg [2:0] builder_litedramcore_bankmachine0_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine0_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine1_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine1_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine2_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine2_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine3_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine3_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine4_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine4_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine5_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine5_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine6_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine6_next_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine7_state = 3'd0;
reg [2:0] builder_litedramcore_bankmachine7_next_state = 3'd0;
reg [3:0] builder_litedramcore_multiplexer_state = 4'd0;
reg [3:0] builder_litedramcore_multiplexer_next_state = 4'd0;
wire builder_litedramcore_roundrobin0_request;
wire builder_litedramcore_roundrobin0_grant;
wire builder_litedramcore_roundrobin0_ce;
wire builder_litedramcore_roundrobin1_request;
wire builder_litedramcore_roundrobin1_grant;
wire builder_litedramcore_roundrobin1_ce;
wire builder_litedramcore_roundrobin2_request;
wire builder_litedramcore_roundrobin2_grant;
wire builder_litedramcore_roundrobin2_ce;
wire builder_litedramcore_roundrobin3_request;
wire builder_litedramcore_roundrobin3_grant;
wire builder_litedramcore_roundrobin3_ce;
wire builder_litedramcore_roundrobin4_request;
wire builder_litedramcore_roundrobin4_grant;
wire builder_litedramcore_roundrobin4_ce;
wire builder_litedramcore_roundrobin5_request;
wire builder_litedramcore_roundrobin5_grant;
wire builder_litedramcore_roundrobin5_ce;
wire builder_litedramcore_roundrobin6_request;
wire builder_litedramcore_roundrobin6_grant;
wire builder_litedramcore_roundrobin6_ce;
wire builder_litedramcore_roundrobin7_request;
wire builder_litedramcore_roundrobin7_grant;
wire builder_litedramcore_roundrobin7_ce;
reg builder_litedramcore_locked0 = 1'd0;
reg builder_litedramcore_locked1 = 1'd0;
reg builder_litedramcore_locked2 = 1'd0;
reg builder_litedramcore_locked3 = 1'd0;
reg builder_litedramcore_locked4 = 1'd0;
reg builder_litedramcore_locked5 = 1'd0;
reg builder_litedramcore_locked6 = 1'd0;
reg builder_litedramcore_locked7 = 1'd0;
reg builder_litedramcore_new_master_wdata_ready0 = 1'd0;
reg builder_litedramcore_new_master_wdata_ready1 = 1'd0;
reg builder_litedramcore_new_master_wdata_ready2 = 1'd0;
reg builder_litedramcore_new_master_wdata_ready3 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid0 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid1 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid2 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid3 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid4 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid5 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid6 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid7 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid8 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid9 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid10 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid11 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid12 = 1'd0;
reg builder_litedramcore_new_master_rdata_valid13 = 1'd0;
reg [1:0] builder_fullmemorywe_state = 2'd0;
reg [1:0] builder_fullmemorywe_next_state = 2'd0;
reg [1:0] builder_litedramwishbone2native_state = 2'd0;
reg [1:0] builder_litedramwishbone2native_next_state = 2'd0;
reg main_soclinux_aborted_litedramwishbone2native_next_value = 1'd0;
reg main_soclinux_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg builder_liteethmacgap_state = 1'd0;
reg builder_liteethmacgap_next_state = 1'd0;
reg [3:0] main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value = 4'd0;
reg main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value_ce = 1'd0;
reg [1:0] builder_liteethmacpreambleinserter_state = 2'd0;
reg [1:0] builder_liteethmacpreambleinserter_next_state = 2'd0;
reg [2:0] main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value = 3'd0;
reg main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value_ce = 1'd0;
reg builder_liteethmacpreamblechecker_state = 1'd0;
reg builder_liteethmacpreamblechecker_next_state = 1'd0;
reg [1:0] builder_liteethmaccrc32inserter_state = 2'd0;
reg [1:0] builder_liteethmaccrc32inserter_next_state = 2'd0;
reg [1:0] builder_liteethmaccrc32checker_state = 2'd0;
reg [1:0] builder_liteethmaccrc32checker_next_state = 2'd0;
reg builder_liteethmacpaddinginserter_state = 1'd0;
reg builder_liteethmacpaddinginserter_next_state = 1'd0;
reg [15:0] main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value = 16'd0;
reg main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce = 1'd0;
reg builder_liteethmactxlastbe_state = 1'd0;
reg builder_liteethmactxlastbe_next_state = 1'd0;
reg [2:0] builder_liteethmacsramwriter_state = 3'd0;
reg [2:0] builder_liteethmacsramwriter_next_state = 3'd0;
reg [31:0] main_soclinux_writer_counter_clockdomainsrenamer_t_next_value = 32'd0;
reg main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce = 1'd0;
reg [31:0] main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value = 32'd0;
reg main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value_ce = 1'd0;
reg [1:0] builder_liteethmacsramreader_state = 2'd0;
reg [1:0] builder_liteethmacsramreader_next_state = 2'd0;
reg [10:0] main_soclinux_reader_counter_clockdomainsrenamer_next_value = 11'd0;
reg main_soclinux_reader_counter_clockdomainsrenamer_next_value_ce = 1'd0;
reg builder_sdphyinit_state = 1'd0;
reg builder_sdphyinit_next_state = 1'd0;
reg [7:0] init_count_sdphyinit_next_value = 8'd0;
reg init_count_sdphyinit_next_value_ce = 1'd0;
reg [1:0] builder_sdphycmdw_state = 2'd0;
reg [1:0] builder_sdphycmdw_next_state = 2'd0;
reg [7:0] cmdw_count_sdphycmdw_next_value = 8'd0;
reg cmdw_count_sdphycmdw_next_value_ce = 1'd0;
reg [2:0] builder_sdphycmdr_state = 3'd0;
reg [2:0] builder_sdphycmdr_next_state = 3'd0;
reg [31:0] cmdr_timeout_sdphycmdr_next_value0 = 32'd0;
reg cmdr_timeout_sdphycmdr_next_value_ce0 = 1'd0;
reg [7:0] cmdr_count_sdphycmdr_next_value1 = 8'd0;
reg cmdr_count_sdphycmdr_next_value_ce1 = 1'd0;
reg cmdr_busy_sdphycmdr_next_value2 = 1'd0;
reg cmdr_busy_sdphycmdr_next_value_ce2 = 1'd0;
reg cmdr_cmdr_reset_sdphycmdr_next_value3 = 1'd0;
reg cmdr_cmdr_reset_sdphycmdr_next_value_ce3 = 1'd0;
reg [2:0] builder_sdphydataw_state = 3'd0;
reg [2:0] builder_sdphydataw_next_state = 3'd0;
reg dataw_accepted1_sdphydataw_next_value0 = 1'd0;
reg dataw_accepted1_sdphydataw_next_value_ce0 = 1'd0;
reg dataw_crc_error1_sdphydataw_next_value1 = 1'd0;
reg dataw_crc_error1_sdphydataw_next_value_ce1 = 1'd0;
reg dataw_write_error1_sdphydataw_next_value2 = 1'd0;
reg dataw_write_error1_sdphydataw_next_value_ce2 = 1'd0;
reg [7:0] dataw_count_sdphydataw_next_value3 = 8'd0;
reg dataw_count_sdphydataw_next_value_ce3 = 1'd0;
reg [2:0] builder_sdphydatar_state = 3'd0;
reg [2:0] builder_sdphydatar_next_state = 3'd0;
reg [9:0] datar_count_sdphydatar_next_value0 = 10'd0;
reg datar_count_sdphydatar_next_value_ce0 = 1'd0;
reg [31:0] datar_timeout_sdphydatar_next_value1 = 32'd0;
reg datar_timeout_sdphydatar_next_value_ce1 = 1'd0;
reg datar_datar_reset_sdphydatar_next_value2 = 1'd0;
reg datar_datar_reset_sdphydatar_next_value_ce2 = 1'd0;
reg builder_sdcore_crc16inserter_state = 1'd0;
reg builder_sdcore_crc16inserter_next_state = 1'd0;
reg [2:0] sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value = 3'd0;
reg sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value_ce = 1'd0;
reg [2:0] builder_sdcore_fsm_state = 3'd0;
reg [2:0] builder_sdcore_fsm_next_state = 3'd0;
reg sdcore_cmd_done_sdcore_fsm_next_value0 = 1'd0;
reg sdcore_cmd_done_sdcore_fsm_next_value_ce0 = 1'd0;
reg sdcore_data_done_sdcore_fsm_next_value1 = 1'd0;
reg sdcore_data_done_sdcore_fsm_next_value_ce1 = 1'd0;
reg [2:0] sdcore_cmd_count_sdcore_fsm_next_value2 = 3'd0;
reg sdcore_cmd_count_sdcore_fsm_next_value_ce2 = 1'd0;
reg [31:0] sdcore_data_count_sdcore_fsm_next_value3 = 32'd0;
reg sdcore_data_count_sdcore_fsm_next_value_ce3 = 1'd0;
reg sdcore_cmd_error_sdcore_fsm_next_value4 = 1'd0;
reg sdcore_cmd_error_sdcore_fsm_next_value_ce4 = 1'd0;
reg sdcore_cmd_timeout_sdcore_fsm_next_value5 = 1'd0;
reg sdcore_cmd_timeout_sdcore_fsm_next_value_ce5 = 1'd0;
reg sdcore_data_error_sdcore_fsm_next_value6 = 1'd0;
reg sdcore_data_error_sdcore_fsm_next_value_ce6 = 1'd0;
reg sdcore_data_timeout_sdcore_fsm_next_value7 = 1'd0;
reg sdcore_data_timeout_sdcore_fsm_next_value_ce7 = 1'd0;
reg [127:0] sdcore_cmd_response_status_sdcore_fsm_next_value8 = 128'd0;
reg sdcore_cmd_response_status_sdcore_fsm_next_value_ce8 = 1'd0;
reg [1:0] builder_sdblock2memdma_state = 2'd0;
reg [1:0] builder_sdblock2memdma_next_state = 2'd0;
reg [31:0] sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value = 32'd0;
reg sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce = 1'd0;
reg builder_sdmem2blockdma_fsm_state = 1'd0;
reg builder_sdmem2blockdma_fsm_next_state = 1'd0;
reg [31:0] sdmem2block_dma_data_sdmem2blockdma_fsm_next_value = 32'd0;
reg sdmem2block_dma_data_sdmem2blockdma_fsm_next_value_ce = 1'd0;
reg [1:0] builder_sdmem2blockdma_resetinserter_state = 2'd0;
reg [1:0] builder_sdmem2blockdma_resetinserter_next_state = 2'd0;
reg [31:0] sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value = 32'd0;
reg sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce = 1'd0;
reg [13:0] builder_soclinux_adr = 14'd0;
reg builder_soclinux_we = 1'd0;
reg [31:0] builder_soclinux_dat_w = 32'd0;
wire [31:0] builder_soclinux_dat_r;
wire [29:0] builder_soclinux_wishbone_adr;
wire [31:0] builder_soclinux_wishbone_dat_w;
reg [31:0] builder_soclinux_wishbone_dat_r = 32'd0;
wire [3:0] builder_soclinux_wishbone_sel;
wire builder_soclinux_wishbone_cyc;
wire builder_soclinux_wishbone_stb;
reg builder_soclinux_wishbone_ack = 1'd0;
wire builder_soclinux_wishbone_we;
wire [2:0] builder_soclinux_wishbone_cti;
wire [1:0] builder_soclinux_wishbone_bte;
reg builder_soclinux_wishbone_err = 1'd0;
wire [29:0] builder_shared_adr;
wire [31:0] builder_shared_dat_w;
reg [31:0] builder_shared_dat_r = 32'd0;
wire [3:0] builder_shared_sel;
wire builder_shared_cyc;
wire builder_shared_stb;
reg builder_shared_ack = 1'd0;
wire builder_shared_we;
wire [2:0] builder_shared_cti;
wire [1:0] builder_shared_bte;
wire builder_shared_err;
wire [2:0] builder_request;
reg [1:0] builder_grant = 2'd0;
reg [7:0] builder_slave_sel = 8'd0;
reg [7:0] builder_slave_sel_r = 8'd0;
reg builder_error = 1'd0;
wire builder_wait;
wire builder_done;
reg [19:0] builder_count = 20'd1000000;
wire [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
wire builder_csr_bankarray_interface0_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
wire builder_csr_bankarray_csrbank0_sel;
wire [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
wire builder_csr_bankarray_interface1_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank1_dly_sel0_r;
reg builder_csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank1_dly_sel0_w;
reg builder_csr_bankarray_csrbank1_burstdet_seen_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank1_burstdet_seen_r;
reg builder_csr_bankarray_csrbank1_burstdet_seen_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank1_burstdet_seen_w;
wire builder_csr_bankarray_csrbank1_sel;
wire [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
wire builder_csr_bankarray_interface2_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank2_sram_writer_slot_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_slot_r;
reg builder_csr_bankarray_csrbank2_sram_writer_slot_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_slot_w;
reg builder_csr_bankarray_csrbank2_sram_writer_length_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_sram_writer_length_r;
reg builder_csr_bankarray_csrbank2_sram_writer_length_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_sram_writer_length_w;
reg builder_csr_bankarray_csrbank2_sram_writer_errors_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_sram_writer_errors_r;
reg builder_csr_bankarray_csrbank2_sram_writer_errors_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_sram_writer_errors_w;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_status_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_status_r;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_status_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_status_w;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_pending_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_pending_r;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_pending_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_pending_w;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_r;
reg builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_w;
reg builder_csr_bankarray_csrbank2_sram_reader_ready_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ready_r;
reg builder_csr_bankarray_csrbank2_sram_reader_ready_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ready_w;
reg builder_csr_bankarray_csrbank2_sram_reader_level_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank2_sram_reader_level_r;
reg builder_csr_bankarray_csrbank2_sram_reader_level_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank2_sram_reader_level_w;
reg builder_csr_bankarray_csrbank2_sram_reader_slot0_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_slot0_r;
reg builder_csr_bankarray_csrbank2_sram_reader_slot0_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_slot0_w;
reg builder_csr_bankarray_csrbank2_sram_reader_length0_re = 1'd0;
wire [10:0] builder_csr_bankarray_csrbank2_sram_reader_length0_r;
reg builder_csr_bankarray_csrbank2_sram_reader_length0_we = 1'd0;
wire [10:0] builder_csr_bankarray_csrbank2_sram_reader_length0_w;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_status_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_status_r;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_status_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_status_w;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_pending_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_pending_r;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_pending_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_pending_w;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_r;
reg builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_w;
reg builder_csr_bankarray_csrbank2_preamble_crc_re = 1'd0;
wire builder_csr_bankarray_csrbank2_preamble_crc_r;
reg builder_csr_bankarray_csrbank2_preamble_crc_we = 1'd0;
wire builder_csr_bankarray_csrbank2_preamble_crc_w;
reg builder_csr_bankarray_csrbank2_preamble_errors_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_preamble_errors_r;
reg builder_csr_bankarray_csrbank2_preamble_errors_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_preamble_errors_w;
reg builder_csr_bankarray_csrbank2_crc_errors_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_crc_errors_r;
reg builder_csr_bankarray_csrbank2_crc_errors_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank2_crc_errors_w;
wire builder_csr_bankarray_csrbank2_sel;
wire [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
wire builder_csr_bankarray_interface3_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank3_crg_reset0_re = 1'd0;
wire builder_csr_bankarray_csrbank3_crg_reset0_r;
reg builder_csr_bankarray_csrbank3_crg_reset0_we = 1'd0;
wire builder_csr_bankarray_csrbank3_crg_reset0_w;
reg builder_csr_bankarray_csrbank3_rx_inband_status_re = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank3_rx_inband_status_r;
reg builder_csr_bankarray_csrbank3_rx_inband_status_we = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank3_rx_inband_status_w;
reg builder_csr_bankarray_csrbank3_mdio_w0_re = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank3_mdio_w0_r;
reg builder_csr_bankarray_csrbank3_mdio_w0_we = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank3_mdio_w0_w;
reg builder_csr_bankarray_csrbank3_mdio_r_re = 1'd0;
wire builder_csr_bankarray_csrbank3_mdio_r_r;
reg builder_csr_bankarray_csrbank3_mdio_r_we = 1'd0;
wire builder_csr_bankarray_csrbank3_mdio_r_w;
wire builder_csr_bankarray_csrbank3_sel;
wire [13:0] builder_csr_bankarray_sram_bus_adr;
wire builder_csr_bankarray_sram_bus_we;
wire [31:0] builder_csr_bankarray_sram_bus_dat_w;
reg [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire [5:0] builder_csr_bankarray_adr;
wire [7:0] builder_csr_bankarray_dat_r;
wire builder_csr_bankarray_sel;
reg builder_csr_bankarray_sel_r = 1'd0;
wire [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
wire builder_csr_bankarray_interface4_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank4_out0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank4_out0_r;
reg builder_csr_bankarray_csrbank4_out0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank4_out0_w;
wire builder_csr_bankarray_csrbank4_sel;
wire [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
wire builder_csr_bankarray_interface5_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank5_dma_base1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_base1_r;
reg builder_csr_bankarray_csrbank5_dma_base1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_base1_w;
reg builder_csr_bankarray_csrbank5_dma_base0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_base0_r;
reg builder_csr_bankarray_csrbank5_dma_base0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_base0_w;
reg builder_csr_bankarray_csrbank5_dma_length0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_length0_r;
reg builder_csr_bankarray_csrbank5_dma_length0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_length0_w;
reg builder_csr_bankarray_csrbank5_dma_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_enable0_r;
reg builder_csr_bankarray_csrbank5_dma_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_enable0_w;
reg builder_csr_bankarray_csrbank5_dma_done_re = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_done_r;
reg builder_csr_bankarray_csrbank5_dma_done_we = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_done_w;
reg builder_csr_bankarray_csrbank5_dma_loop0_re = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_loop0_r;
reg builder_csr_bankarray_csrbank5_dma_loop0_we = 1'd0;
wire builder_csr_bankarray_csrbank5_dma_loop0_w;
reg builder_csr_bankarray_csrbank5_dma_offset_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_offset_r;
reg builder_csr_bankarray_csrbank5_dma_offset_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank5_dma_offset_w;
wire builder_csr_bankarray_csrbank5_sel;
wire [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
wire builder_csr_bankarray_interface6_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank6_cmd_argument0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_argument0_r;
reg builder_csr_bankarray_csrbank6_cmd_argument0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_argument0_w;
reg builder_csr_bankarray_csrbank6_cmd_command0_re = 1'd0;
wire [13:0] builder_csr_bankarray_csrbank6_cmd_command0_r;
reg builder_csr_bankarray_csrbank6_cmd_command0_we = 1'd0;
wire [13:0] builder_csr_bankarray_csrbank6_cmd_command0_w;
reg builder_csr_bankarray_csrbank6_cmd_send0_re = 1'd0;
wire builder_csr_bankarray_csrbank6_cmd_send0_r;
reg builder_csr_bankarray_csrbank6_cmd_send0_we = 1'd0;
wire builder_csr_bankarray_csrbank6_cmd_send0_w;
reg builder_csr_bankarray_csrbank6_cmd_response3_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response3_r;
reg builder_csr_bankarray_csrbank6_cmd_response3_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response3_w;
reg builder_csr_bankarray_csrbank6_cmd_response2_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response2_r;
reg builder_csr_bankarray_csrbank6_cmd_response2_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response2_w;
reg builder_csr_bankarray_csrbank6_cmd_response1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response1_r;
reg builder_csr_bankarray_csrbank6_cmd_response1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response1_w;
reg builder_csr_bankarray_csrbank6_cmd_response0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response0_r;
reg builder_csr_bankarray_csrbank6_cmd_response0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_cmd_response0_w;
reg builder_csr_bankarray_csrbank6_cmd_event_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank6_cmd_event_r;
reg builder_csr_bankarray_csrbank6_cmd_event_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank6_cmd_event_w;
reg builder_csr_bankarray_csrbank6_data_event_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank6_data_event_r;
reg builder_csr_bankarray_csrbank6_data_event_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank6_data_event_w;
reg builder_csr_bankarray_csrbank6_block_length0_re = 1'd0;
wire [9:0] builder_csr_bankarray_csrbank6_block_length0_r;
reg builder_csr_bankarray_csrbank6_block_length0_we = 1'd0;
wire [9:0] builder_csr_bankarray_csrbank6_block_length0_w;
reg builder_csr_bankarray_csrbank6_block_count0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_block_count0_r;
reg builder_csr_bankarray_csrbank6_block_count0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank6_block_count0_w;
wire builder_csr_bankarray_csrbank6_sel;
wire [13:0] builder_csr_bankarray_interface7_bank_bus_adr;
wire builder_csr_bankarray_interface7_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface7_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank7_status_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_status_r;
reg builder_csr_bankarray_csrbank7_status_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_status_w;
reg builder_csr_bankarray_csrbank7_pending_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_pending_r;
reg builder_csr_bankarray_csrbank7_pending_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_pending_w;
reg builder_csr_bankarray_csrbank7_enable0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_enable0_r;
reg builder_csr_bankarray_csrbank7_enable0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank7_enable0_w;
wire builder_csr_bankarray_csrbank7_sel;
wire [13:0] builder_csr_bankarray_interface8_bank_bus_adr;
wire builder_csr_bankarray_interface8_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface8_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank8_dma_base1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_base1_r;
reg builder_csr_bankarray_csrbank8_dma_base1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_base1_w;
reg builder_csr_bankarray_csrbank8_dma_base0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_base0_r;
reg builder_csr_bankarray_csrbank8_dma_base0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_base0_w;
reg builder_csr_bankarray_csrbank8_dma_length0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_length0_r;
reg builder_csr_bankarray_csrbank8_dma_length0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_length0_w;
reg builder_csr_bankarray_csrbank8_dma_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_enable0_r;
reg builder_csr_bankarray_csrbank8_dma_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_enable0_w;
reg builder_csr_bankarray_csrbank8_dma_done_re = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_done_r;
reg builder_csr_bankarray_csrbank8_dma_done_we = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_done_w;
reg builder_csr_bankarray_csrbank8_dma_loop0_re = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_loop0_r;
reg builder_csr_bankarray_csrbank8_dma_loop0_we = 1'd0;
wire builder_csr_bankarray_csrbank8_dma_loop0_w;
reg builder_csr_bankarray_csrbank8_dma_offset_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_offset_r;
reg builder_csr_bankarray_csrbank8_dma_offset_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank8_dma_offset_w;
wire builder_csr_bankarray_csrbank8_sel;
wire [13:0] builder_csr_bankarray_interface9_bank_bus_adr;
wire builder_csr_bankarray_interface9_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface9_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank9_card_detect_re = 1'd0;
wire builder_csr_bankarray_csrbank9_card_detect_r;
reg builder_csr_bankarray_csrbank9_card_detect_we = 1'd0;
wire builder_csr_bankarray_csrbank9_card_detect_w;
reg builder_csr_bankarray_csrbank9_clocker_divider0_re = 1'd0;
wire [8:0] builder_csr_bankarray_csrbank9_clocker_divider0_r;
reg builder_csr_bankarray_csrbank9_clocker_divider0_we = 1'd0;
wire [8:0] builder_csr_bankarray_csrbank9_clocker_divider0_w;
reg builder_csr_bankarray_csrbank9_dataw_status_re = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank9_dataw_status_r;
reg builder_csr_bankarray_csrbank9_dataw_status_we = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank9_dataw_status_w;
wire builder_csr_bankarray_csrbank9_sel;
wire [13:0] builder_csr_bankarray_interface10_bank_bus_adr;
wire builder_csr_bankarray_interface10_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface10_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank10_dfii_control0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank10_dfii_control0_r;
reg builder_csr_bankarray_csrbank10_dfii_control0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank10_dfii_control0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_command0_re = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank10_dfii_pi0_command0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_command0_we = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank10_dfii_pi0_command0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_address0_re = 1'd0;
wire [14:0] builder_csr_bankarray_csrbank10_dfii_pi0_address0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_address0_we = 1'd0;
wire [14:0] builder_csr_bankarray_csrbank10_dfii_pi0_address0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_w;
reg builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_command0_re = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank10_dfii_pi1_command0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_command0_we = 1'd0;
wire [5:0] builder_csr_bankarray_csrbank10_dfii_pi1_command0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_address0_re = 1'd0;
wire [14:0] builder_csr_bankarray_csrbank10_dfii_pi1_address0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_address0_we = 1'd0;
wire [14:0] builder_csr_bankarray_csrbank10_dfii_pi1_address0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we = 1'd0;
wire [2:0] builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_w;
reg builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_r;
reg builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_w;
wire builder_csr_bankarray_csrbank10_sel;
wire [13:0] builder_csr_bankarray_interface11_bank_bus_adr;
wire builder_csr_bankarray_interface11_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface11_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank11_bitbang0_re = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank11_bitbang0_r;
reg builder_csr_bankarray_csrbank11_bitbang0_we = 1'd0;
wire [3:0] builder_csr_bankarray_csrbank11_bitbang0_w;
reg builder_csr_bankarray_csrbank11_miso_re = 1'd0;
wire builder_csr_bankarray_csrbank11_miso_r;
reg builder_csr_bankarray_csrbank11_miso_we = 1'd0;
wire builder_csr_bankarray_csrbank11_miso_w;
reg builder_csr_bankarray_csrbank11_bitbang_en0_re = 1'd0;
wire builder_csr_bankarray_csrbank11_bitbang_en0_r;
reg builder_csr_bankarray_csrbank11_bitbang_en0_we = 1'd0;
wire builder_csr_bankarray_csrbank11_bitbang_en0_w;
wire builder_csr_bankarray_csrbank11_sel;
wire [13:0] builder_csr_bankarray_interface12_bank_bus_adr;
wire builder_csr_bankarray_interface12_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface12_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface12_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank12_load0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_load0_r;
reg builder_csr_bankarray_csrbank12_load0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_load0_w;
reg builder_csr_bankarray_csrbank12_reload0_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_reload0_r;
reg builder_csr_bankarray_csrbank12_reload0_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_reload0_w;
reg builder_csr_bankarray_csrbank12_en0_re = 1'd0;
wire builder_csr_bankarray_csrbank12_en0_r;
reg builder_csr_bankarray_csrbank12_en0_we = 1'd0;
wire builder_csr_bankarray_csrbank12_en0_w;
reg builder_csr_bankarray_csrbank12_update_value0_re = 1'd0;
wire builder_csr_bankarray_csrbank12_update_value0_r;
reg builder_csr_bankarray_csrbank12_update_value0_we = 1'd0;
wire builder_csr_bankarray_csrbank12_update_value0_w;
reg builder_csr_bankarray_csrbank12_value_re = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_value_r;
reg builder_csr_bankarray_csrbank12_value_we = 1'd0;
wire [31:0] builder_csr_bankarray_csrbank12_value_w;
reg builder_csr_bankarray_csrbank12_ev_status_re = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_status_r;
reg builder_csr_bankarray_csrbank12_ev_status_we = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_status_w;
reg builder_csr_bankarray_csrbank12_ev_pending_re = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_pending_r;
reg builder_csr_bankarray_csrbank12_ev_pending_we = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_pending_w;
reg builder_csr_bankarray_csrbank12_ev_enable0_re = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_enable0_r;
reg builder_csr_bankarray_csrbank12_ev_enable0_we = 1'd0;
wire builder_csr_bankarray_csrbank12_ev_enable0_w;
wire builder_csr_bankarray_csrbank12_sel;
wire [13:0] builder_csr_bankarray_interface13_bank_bus_adr;
wire builder_csr_bankarray_interface13_bank_bus_we;
wire [31:0] builder_csr_bankarray_interface13_bank_bus_dat_w;
reg [31:0] builder_csr_bankarray_interface13_bank_bus_dat_r = 32'd0;
reg builder_csr_bankarray_csrbank13_txfull_re = 1'd0;
wire builder_csr_bankarray_csrbank13_txfull_r;
reg builder_csr_bankarray_csrbank13_txfull_we = 1'd0;
wire builder_csr_bankarray_csrbank13_txfull_w;
reg builder_csr_bankarray_csrbank13_rxempty_re = 1'd0;
wire builder_csr_bankarray_csrbank13_rxempty_r;
reg builder_csr_bankarray_csrbank13_rxempty_we = 1'd0;
wire builder_csr_bankarray_csrbank13_rxempty_w;
reg builder_csr_bankarray_csrbank13_ev_status_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_status_r;
reg builder_csr_bankarray_csrbank13_ev_status_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_status_w;
reg builder_csr_bankarray_csrbank13_ev_pending_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_pending_r;
reg builder_csr_bankarray_csrbank13_ev_pending_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_pending_w;
reg builder_csr_bankarray_csrbank13_ev_enable0_re = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_enable0_r;
reg builder_csr_bankarray_csrbank13_ev_enable0_we = 1'd0;
wire [1:0] builder_csr_bankarray_csrbank13_ev_enable0_w;
reg builder_csr_bankarray_csrbank13_txempty_re = 1'd0;
wire builder_csr_bankarray_csrbank13_txempty_r;
reg builder_csr_bankarray_csrbank13_txempty_we = 1'd0;
wire builder_csr_bankarray_csrbank13_txempty_w;
reg builder_csr_bankarray_csrbank13_rxfull_re = 1'd0;
wire builder_csr_bankarray_csrbank13_rxfull_r;
reg builder_csr_bankarray_csrbank13_rxfull_we = 1'd0;
wire builder_csr_bankarray_csrbank13_rxfull_w;
wire builder_csr_bankarray_csrbank13_sel;
wire [13:0] builder_csr_interconnect_adr;
wire builder_csr_interconnect_we;
wire [31:0] builder_csr_interconnect_dat_w;
wire [31:0] builder_csr_interconnect_dat_r;
reg [1:0] builder_state = 2'd0;
reg [1:0] builder_next_state = 2'd0;
reg [31:0] builder_soclinux_dat_w_next_value0 = 32'd0;
reg builder_soclinux_dat_w_next_value_ce0 = 1'd0;
reg [13:0] builder_soclinux_adr_next_value1 = 14'd0;
reg builder_soclinux_adr_next_value_ce1 = 1'd0;
reg builder_soclinux_we_next_value2 = 1'd0;
reg builder_soclinux_we_next_value_ce2 = 1'd0;
reg builder_rhs_array_muxed0 = 1'd0;
reg [14:0] builder_rhs_array_muxed1 = 15'd0;
reg [2:0] builder_rhs_array_muxed2 = 3'd0;
reg builder_rhs_array_muxed3 = 1'd0;
reg builder_rhs_array_muxed4 = 1'd0;
reg builder_rhs_array_muxed5 = 1'd0;
reg builder_t_array_muxed0 = 1'd0;
reg builder_t_array_muxed1 = 1'd0;
reg builder_t_array_muxed2 = 1'd0;
reg builder_rhs_array_muxed6 = 1'd0;
reg [14:0] builder_rhs_array_muxed7 = 15'd0;
reg [2:0] builder_rhs_array_muxed8 = 3'd0;
reg builder_rhs_array_muxed9 = 1'd0;
reg builder_rhs_array_muxed10 = 1'd0;
reg builder_rhs_array_muxed11 = 1'd0;
reg builder_t_array_muxed3 = 1'd0;
reg builder_t_array_muxed4 = 1'd0;
reg builder_t_array_muxed5 = 1'd0;
reg [21:0] builder_rhs_array_muxed12 = 22'd0;
reg builder_rhs_array_muxed13 = 1'd0;
reg builder_rhs_array_muxed14 = 1'd0;
reg [21:0] builder_rhs_array_muxed15 = 22'd0;
reg builder_rhs_array_muxed16 = 1'd0;
reg builder_rhs_array_muxed17 = 1'd0;
reg [21:0] builder_rhs_array_muxed18 = 22'd0;
reg builder_rhs_array_muxed19 = 1'd0;
reg builder_rhs_array_muxed20 = 1'd0;
reg [21:0] builder_rhs_array_muxed21 = 22'd0;
reg builder_rhs_array_muxed22 = 1'd0;
reg builder_rhs_array_muxed23 = 1'd0;
reg [21:0] builder_rhs_array_muxed24 = 22'd0;
reg builder_rhs_array_muxed25 = 1'd0;
reg builder_rhs_array_muxed26 = 1'd0;
reg [21:0] builder_rhs_array_muxed27 = 22'd0;
reg builder_rhs_array_muxed28 = 1'd0;
reg builder_rhs_array_muxed29 = 1'd0;
reg [21:0] builder_rhs_array_muxed30 = 22'd0;
reg builder_rhs_array_muxed31 = 1'd0;
reg builder_rhs_array_muxed32 = 1'd0;
reg [21:0] builder_rhs_array_muxed33 = 22'd0;
reg builder_rhs_array_muxed34 = 1'd0;
reg builder_rhs_array_muxed35 = 1'd0;
reg [31:0] builder_rhs_array_muxed36 = 32'd0;
reg [31:0] builder_rhs_array_muxed37 = 32'd0;
reg [3:0] builder_rhs_array_muxed38 = 4'd0;
reg builder_rhs_array_muxed39 = 1'd0;
reg builder_rhs_array_muxed40 = 1'd0;
reg builder_rhs_array_muxed41 = 1'd0;
reg [2:0] builder_rhs_array_muxed42 = 3'd0;
reg [1:0] builder_rhs_array_muxed43 = 2'd0;
reg [2:0] builder_array_muxed0 = 3'd0;
reg [14:0] builder_array_muxed1 = 15'd0;
reg builder_array_muxed2 = 1'd0;
reg builder_array_muxed3 = 1'd0;
reg builder_array_muxed4 = 1'd0;
reg builder_array_muxed5 = 1'd0;
reg builder_array_muxed6 = 1'd0;
reg [2:0] builder_array_muxed7 = 3'd0;
reg [14:0] builder_array_muxed8 = 15'd0;
reg builder_array_muxed9 = 1'd0;
reg builder_array_muxed10 = 1'd0;
reg builder_array_muxed11 = 1'd0;
reg builder_array_muxed12 = 1'd0;
reg builder_array_muxed13 = 1'd0;
reg builder_multiregimpl0_regs0 = 1'd0;
reg builder_multiregimpl0_regs1 = 1'd0;
wire builder_latticeecp5asyncresetsynchronizerimpl0_rst1;
wire builder_latticeecp5asyncresetsynchronizerimpl0_expr;
wire builder_latticeecp5asyncresetsynchronizerimpl1_rst1;
wire builder_latticeecp5asyncresetsynchronizerimpl2_rst1;
wire builder_latticeecp5asyncresetsynchronizerimpl3_rst1;
reg builder_multiregimpl1_regs0 = 1'd0;
reg builder_multiregimpl1_regs1 = 1'd0;
wire builder_latticeecp5asyncresetsynchronizerimpl4_rst1;
wire builder_latticeecp5asyncresetsynchronizerimpl5_rst1;
reg builder_multiregimpl2_regs0 = 1'd0;
reg builder_multiregimpl2_regs1 = 1'd0;
reg builder_multiregimpl3_regs0 = 1'd0;
reg builder_multiregimpl3_regs1 = 1'd0;
reg builder_multiregimpl4_regs0 = 1'd0;
reg builder_multiregimpl4_regs1 = 1'd0;
reg [5:0] builder_multiregimpl5_regs0 = 6'd0;
reg [5:0] builder_multiregimpl5_regs1 = 6'd0;
reg [5:0] builder_multiregimpl6_regs0 = 6'd0;
reg [5:0] builder_multiregimpl6_regs1 = 6'd0;
reg [5:0] builder_multiregimpl7_regs0 = 6'd0;
reg [5:0] builder_multiregimpl7_regs1 = 6'd0;
reg [5:0] builder_multiregimpl8_regs0 = 6'd0;
reg [5:0] builder_multiregimpl8_regs1 = 6'd0;
wire builder_inferedsdrtristate0__o;
reg builder_inferedsdrtristate0_oe = 1'd0;
wire builder_inferedsdrtristate0__i;
wire sdrio_clk;
wire builder_inferedsdrtristate1__o;
reg builder_inferedsdrtristate1_oe = 1'd0;
wire builder_inferedsdrtristate1__i;
wire sdrio_clk_1;
wire builder_inferedsdrtristate2__o;
reg builder_inferedsdrtristate2_oe = 1'd0;
wire builder_inferedsdrtristate2__i;
wire sdrio_clk_2;
wire builder_inferedsdrtristate3__o;
reg builder_inferedsdrtristate3_oe = 1'd0;
wire builder_inferedsdrtristate3__i;
wire sdrio_clk_3;
wire builder_inferedsdrtristate4__o;
reg builder_inferedsdrtristate4_oe = 1'd0;
wire builder_inferedsdrtristate4__i;
wire sdrio_clk_4;

assign main_soclinux_reset = (main_soclinux_soc_rst | main_soclinux_cpu_rst);
assign main_crg_stop = main_ddrphy_stop0;
assign main_crg_reset0 = main_ddrphy_reset0;
assign rgb_led0_g = 1'd1;
assign rgb_led0_b = 1'd1;
assign rgb_led1_g = 1'd1;
assign rgb_led1_b = 1'd1;
assign rgb_led2_g = 1'd1;
assign rgb_led2_b = 1'd1;
assign rgb_led3_g = 1'd1;
assign rgb_led3_b = 1'd1;
assign sdblock2mem_sink_sink_valid0 = sdcore_source_source_valid0;
assign sdcore_source_source_ready0 = sdblock2mem_sink_sink_ready0;
assign sdblock2mem_sink_sink_first = sdcore_source_source_first0;
assign sdblock2mem_sink_sink_last0 = sdcore_source_source_last0;
assign sdblock2mem_sink_sink_payload_data0 = sdcore_source_source_payload_data0;
assign sdcore_sink_sink_valid0 = sdmem2block_source_source_valid0;
assign sdmem2block_source_source_ready0 = sdcore_sink_sink_ready0;
assign sdcore_sink_sink_first0 = sdmem2block_source_source_first0;
assign sdcore_sink_sink_last0 = sdmem2block_source_source_last0;
assign sdcore_sink_sink_payload_data0 = sdmem2block_source_source_payload_data0;
assign block2mem_dma_trigger = sdblock2mem_irq;
assign mem2block_dma_trigger = sdmem2block_irq;
assign card_detect_trigger = card_detect_irq;
assign cmd_done_trigger = sdcore_csrfield_done0;
assign main_crg_rst = main_soclinux_soc_rst;
assign main_soclinux_bus_error = builder_error;
always @(*) begin
	main_soclinux_interrupt <= 32'd0;
	main_soclinux_interrupt[2] <= main_soclinux_ev_irq;
	main_soclinux_interrupt[3] <= sdirq_irq;
	main_soclinux_interrupt[1] <= main_soclinux_timer_irq;
	main_soclinux_interrupt[0] <= main_soclinux_uart_irq;
end
assign main_soclinux_bus_errors_status = main_soclinux_bus_errors;
assign main_soclinux_soclinux_adr = main_soclinux_soclinux_ram_bus_adr[13:0];
assign main_soclinux_soclinux_ram_bus_dat_r = main_soclinux_soclinux_dat_r;
always @(*) begin
	main_soclinux_ram_we <= 4'd0;
	main_soclinux_ram_we[0] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[0]);
	main_soclinux_ram_we[1] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[1]);
	main_soclinux_ram_we[2] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[2]);
	main_soclinux_ram_we[3] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[3]);
end
assign main_soclinux_ram_adr = main_soclinux_ram_bus_ram_bus_adr[10:0];
assign main_soclinux_ram_bus_ram_bus_dat_r = main_soclinux_ram_dat_r;
assign main_soclinux_ram_dat_w = main_soclinux_ram_bus_ram_bus_dat_w;
always @(*) begin
	main_soclinux_tx_count_rs232phytx_next_value0 <= 4'd0;
	main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
	main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
	main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
	main_soclinux_tx_sink_ready <= 1'd0;
	main_soclinux_tx_data_rs232phytx_next_value2 <= 8'd0;
	main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
	main_soclinux_tx_enable <= 1'd0;
	builder_rs232phytx_next_state <= 1'd0;
	builder_rs232phytx_next_state <= builder_rs232phytx_state;
	case (builder_rs232phytx_state)
		1'd1: begin
			main_soclinux_tx_enable <= 1'd1;
			if (main_soclinux_tx_tick) begin
				main_soclinux_serial_tx_rs232phytx_next_value1 <= main_soclinux_tx_data;
				main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_soclinux_tx_count_rs232phytx_next_value0 <= (main_soclinux_tx_count + 1'd1);
				main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
				main_soclinux_tx_data_rs232phytx_next_value2 <= {1'd1, main_soclinux_tx_data[7:1]};
				main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				if ((main_soclinux_tx_count == 4'd9)) begin
					main_soclinux_tx_sink_ready <= 1'd1;
					builder_rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_soclinux_tx_count_rs232phytx_next_value0 <= 1'd0;
			main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
			main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd1;
			main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
			if (main_soclinux_tx_sink_valid) begin
				main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
				main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_soclinux_tx_data_rs232phytx_next_value2 <= main_soclinux_tx_sink_payload_data;
				main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				builder_rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_rs232phyrx_next_state <= 1'd0;
	main_soclinux_rx_count_rs232phyrx_next_value0 <= 4'd0;
	main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
	main_soclinux_rx_source_valid <= 1'd0;
	main_soclinux_rx_data_rs232phyrx_next_value1 <= 8'd0;
	main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
	main_soclinux_rx_source_payload_data <= 8'd0;
	main_soclinux_rx_enable <= 1'd0;
	builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
	case (builder_rs232phyrx_state)
		1'd1: begin
			main_soclinux_rx_enable <= 1'd1;
			if (main_soclinux_rx_tick) begin
				main_soclinux_rx_count_rs232phyrx_next_value0 <= (main_soclinux_rx_count + 1'd1);
				main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
				main_soclinux_rx_data_rs232phyrx_next_value1 <= {main_soclinux_rx_rx, main_soclinux_rx_data[7:1]};
				main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((main_soclinux_rx_count == 4'd9)) begin
					main_soclinux_rx_source_valid <= (main_soclinux_rx_rx == 1'd1);
					main_soclinux_rx_source_payload_data <= main_soclinux_rx_data;
					builder_rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_soclinux_rx_count_rs232phyrx_next_value0 <= 1'd0;
			main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((main_soclinux_rx_rx == 1'd0) & (main_soclinux_rx_rx_d == 1'd1))) begin
				builder_rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_uart_uart_sink_valid = main_soclinux_rx_source_valid;
assign main_soclinux_rx_source_ready = main_soclinux_uart_uart_sink_ready;
assign main_soclinux_uart_uart_sink_first = main_soclinux_rx_source_first;
assign main_soclinux_uart_uart_sink_last = main_soclinux_rx_source_last;
assign main_soclinux_uart_uart_sink_payload_data = main_soclinux_rx_source_payload_data;
assign main_soclinux_tx_sink_valid = main_soclinux_uart_uart_source_valid;
assign main_soclinux_uart_uart_source_ready = main_soclinux_tx_sink_ready;
assign main_soclinux_tx_sink_first = main_soclinux_uart_uart_source_first;
assign main_soclinux_tx_sink_last = main_soclinux_uart_uart_source_last;
assign main_soclinux_tx_sink_payload_data = main_soclinux_uart_uart_source_payload_data;
assign main_soclinux_uart_tx_fifo_sink_valid = main_soclinux_uart_rxtx_re;
assign main_soclinux_uart_tx_fifo_sink_payload_data = main_soclinux_uart_rxtx_r;
assign main_soclinux_uart_uart_source_valid = main_soclinux_uart_tx_fifo_source_valid;
assign main_soclinux_uart_tx_fifo_source_ready = main_soclinux_uart_uart_source_ready;
assign main_soclinux_uart_uart_source_first = main_soclinux_uart_tx_fifo_source_first;
assign main_soclinux_uart_uart_source_last = main_soclinux_uart_tx_fifo_source_last;
assign main_soclinux_uart_uart_source_payload_data = main_soclinux_uart_tx_fifo_source_payload_data;
assign main_soclinux_uart_txfull_status = (~main_soclinux_uart_tx_fifo_sink_ready);
assign main_soclinux_uart_txempty_status = (~main_soclinux_uart_tx_fifo_source_valid);
assign main_soclinux_uart_tx_trigger = main_soclinux_uart_tx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_valid = main_soclinux_uart_uart_sink_valid;
assign main_soclinux_uart_uart_sink_ready = main_soclinux_uart_rx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_first = main_soclinux_uart_uart_sink_first;
assign main_soclinux_uart_rx_fifo_sink_last = main_soclinux_uart_uart_sink_last;
assign main_soclinux_uart_rx_fifo_sink_payload_data = main_soclinux_uart_uart_sink_payload_data;
assign main_soclinux_uart_rxtx_w = main_soclinux_uart_rx_fifo_source_payload_data;
assign main_soclinux_uart_rx_fifo_source_ready = (main_soclinux_uart_rx_clear | (1'd0 & main_soclinux_uart_rxtx_we));
assign main_soclinux_uart_rxempty_status = (~main_soclinux_uart_rx_fifo_source_valid);
assign main_soclinux_uart_rxfull_status = (~main_soclinux_uart_rx_fifo_sink_ready);
assign main_soclinux_uart_rx_trigger = main_soclinux_uart_rx_fifo_source_valid;
assign main_soclinux_uart_tx0 = main_soclinux_uart_tx_status;
assign main_soclinux_uart_tx1 = main_soclinux_uart_tx_pending;
always @(*) begin
	main_soclinux_uart_tx_clear <= 1'd0;
	if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[0])) begin
		main_soclinux_uart_tx_clear <= 1'd1;
	end
end
assign main_soclinux_uart_rx0 = main_soclinux_uart_rx_status;
assign main_soclinux_uart_rx1 = main_soclinux_uart_rx_pending;
always @(*) begin
	main_soclinux_uart_rx_clear <= 1'd0;
	if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[1])) begin
		main_soclinux_uart_rx_clear <= 1'd1;
	end
end
assign main_soclinux_uart_irq = ((main_soclinux_uart_pending_status[0] & main_soclinux_uart_enable_storage[0]) | (main_soclinux_uart_pending_status[1] & main_soclinux_uart_enable_storage[1]));
assign main_soclinux_uart_tx_status = main_soclinux_uart_tx_trigger;
assign main_soclinux_uart_rx_status = main_soclinux_uart_rx_trigger;
assign main_soclinux_uart_tx_fifo_syncfifo_din = {main_soclinux_uart_tx_fifo_fifo_in_last, main_soclinux_uart_tx_fifo_fifo_in_first, main_soclinux_uart_tx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_tx_fifo_fifo_out_last, main_soclinux_uart_tx_fifo_fifo_out_first, main_soclinux_uart_tx_fifo_fifo_out_payload_data} = main_soclinux_uart_tx_fifo_syncfifo_dout;
assign main_soclinux_uart_tx_fifo_sink_ready = main_soclinux_uart_tx_fifo_syncfifo_writable;
assign main_soclinux_uart_tx_fifo_syncfifo_we = main_soclinux_uart_tx_fifo_sink_valid;
assign main_soclinux_uart_tx_fifo_fifo_in_first = main_soclinux_uart_tx_fifo_sink_first;
assign main_soclinux_uart_tx_fifo_fifo_in_last = main_soclinux_uart_tx_fifo_sink_last;
assign main_soclinux_uart_tx_fifo_fifo_in_payload_data = main_soclinux_uart_tx_fifo_sink_payload_data;
assign main_soclinux_uart_tx_fifo_source_valid = main_soclinux_uart_tx_fifo_readable;
assign main_soclinux_uart_tx_fifo_source_first = main_soclinux_uart_tx_fifo_fifo_out_first;
assign main_soclinux_uart_tx_fifo_source_last = main_soclinux_uart_tx_fifo_fifo_out_last;
assign main_soclinux_uart_tx_fifo_source_payload_data = main_soclinux_uart_tx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_tx_fifo_re = main_soclinux_uart_tx_fifo_source_ready;
assign main_soclinux_uart_tx_fifo_syncfifo_re = (main_soclinux_uart_tx_fifo_syncfifo_readable & ((~main_soclinux_uart_tx_fifo_readable) | main_soclinux_uart_tx_fifo_re));
assign main_soclinux_uart_tx_fifo_level1 = (main_soclinux_uart_tx_fifo_level0 + main_soclinux_uart_tx_fifo_readable);
always @(*) begin
	main_soclinux_uart_tx_fifo_wrport_adr <= 4'd0;
	if (main_soclinux_uart_tx_fifo_replace) begin
		main_soclinux_uart_tx_fifo_wrport_adr <= (main_soclinux_uart_tx_fifo_produce - 1'd1);
	end else begin
		main_soclinux_uart_tx_fifo_wrport_adr <= main_soclinux_uart_tx_fifo_produce;
	end
end
assign main_soclinux_uart_tx_fifo_wrport_dat_w = main_soclinux_uart_tx_fifo_syncfifo_din;
assign main_soclinux_uart_tx_fifo_wrport_we = (main_soclinux_uart_tx_fifo_syncfifo_we & (main_soclinux_uart_tx_fifo_syncfifo_writable | main_soclinux_uart_tx_fifo_replace));
assign main_soclinux_uart_tx_fifo_do_read = (main_soclinux_uart_tx_fifo_syncfifo_readable & main_soclinux_uart_tx_fifo_syncfifo_re);
assign main_soclinux_uart_tx_fifo_rdport_adr = main_soclinux_uart_tx_fifo_consume;
assign main_soclinux_uart_tx_fifo_syncfifo_dout = main_soclinux_uart_tx_fifo_rdport_dat_r;
assign main_soclinux_uart_tx_fifo_rdport_re = main_soclinux_uart_tx_fifo_do_read;
assign main_soclinux_uart_tx_fifo_syncfifo_writable = (main_soclinux_uart_tx_fifo_level0 != 5'd16);
assign main_soclinux_uart_tx_fifo_syncfifo_readable = (main_soclinux_uart_tx_fifo_level0 != 1'd0);
assign main_soclinux_uart_rx_fifo_syncfifo_din = {main_soclinux_uart_rx_fifo_fifo_in_last, main_soclinux_uart_rx_fifo_fifo_in_first, main_soclinux_uart_rx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_rx_fifo_fifo_out_last, main_soclinux_uart_rx_fifo_fifo_out_first, main_soclinux_uart_rx_fifo_fifo_out_payload_data} = main_soclinux_uart_rx_fifo_syncfifo_dout;
assign main_soclinux_uart_rx_fifo_sink_ready = main_soclinux_uart_rx_fifo_syncfifo_writable;
assign main_soclinux_uart_rx_fifo_syncfifo_we = main_soclinux_uart_rx_fifo_sink_valid;
assign main_soclinux_uart_rx_fifo_fifo_in_first = main_soclinux_uart_rx_fifo_sink_first;
assign main_soclinux_uart_rx_fifo_fifo_in_last = main_soclinux_uart_rx_fifo_sink_last;
assign main_soclinux_uart_rx_fifo_fifo_in_payload_data = main_soclinux_uart_rx_fifo_sink_payload_data;
assign main_soclinux_uart_rx_fifo_source_valid = main_soclinux_uart_rx_fifo_readable;
assign main_soclinux_uart_rx_fifo_source_first = main_soclinux_uart_rx_fifo_fifo_out_first;
assign main_soclinux_uart_rx_fifo_source_last = main_soclinux_uart_rx_fifo_fifo_out_last;
assign main_soclinux_uart_rx_fifo_source_payload_data = main_soclinux_uart_rx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_rx_fifo_re = main_soclinux_uart_rx_fifo_source_ready;
assign main_soclinux_uart_rx_fifo_syncfifo_re = (main_soclinux_uart_rx_fifo_syncfifo_readable & ((~main_soclinux_uart_rx_fifo_readable) | main_soclinux_uart_rx_fifo_re));
assign main_soclinux_uart_rx_fifo_level1 = (main_soclinux_uart_rx_fifo_level0 + main_soclinux_uart_rx_fifo_readable);
always @(*) begin
	main_soclinux_uart_rx_fifo_wrport_adr <= 4'd0;
	if (main_soclinux_uart_rx_fifo_replace) begin
		main_soclinux_uart_rx_fifo_wrport_adr <= (main_soclinux_uart_rx_fifo_produce - 1'd1);
	end else begin
		main_soclinux_uart_rx_fifo_wrport_adr <= main_soclinux_uart_rx_fifo_produce;
	end
end
assign main_soclinux_uart_rx_fifo_wrport_dat_w = main_soclinux_uart_rx_fifo_syncfifo_din;
assign main_soclinux_uart_rx_fifo_wrport_we = (main_soclinux_uart_rx_fifo_syncfifo_we & (main_soclinux_uart_rx_fifo_syncfifo_writable | main_soclinux_uart_rx_fifo_replace));
assign main_soclinux_uart_rx_fifo_do_read = (main_soclinux_uart_rx_fifo_syncfifo_readable & main_soclinux_uart_rx_fifo_syncfifo_re);
assign main_soclinux_uart_rx_fifo_rdport_adr = main_soclinux_uart_rx_fifo_consume;
assign main_soclinux_uart_rx_fifo_syncfifo_dout = main_soclinux_uart_rx_fifo_rdport_dat_r;
assign main_soclinux_uart_rx_fifo_rdport_re = main_soclinux_uart_rx_fifo_do_read;
assign main_soclinux_uart_rx_fifo_syncfifo_writable = (main_soclinux_uart_rx_fifo_level0 != 5'd16);
assign main_soclinux_uart_rx_fifo_syncfifo_readable = (main_soclinux_uart_rx_fifo_level0 != 1'd0);
assign main_soclinux_timer_zero_trigger = (main_soclinux_timer_value == 1'd0);
assign main_soclinux_timer_zero0 = main_soclinux_timer_zero_status;
assign main_soclinux_timer_zero1 = main_soclinux_timer_zero_pending;
always @(*) begin
	main_soclinux_timer_zero_clear <= 1'd0;
	if ((main_soclinux_timer_pending_re & main_soclinux_timer_pending_r)) begin
		main_soclinux_timer_zero_clear <= 1'd1;
	end
end
assign main_soclinux_timer_irq = (main_soclinux_timer_pending_status & main_soclinux_timer_enable_storage);
assign main_soclinux_timer_zero_status = main_soclinux_timer_zero_trigger;
assign por_clk = clk100;
assign main_crg_por_done = (main_crg_por_count == 1'd0);
assign main_crg_reset1 = (((~main_crg_por_done) | (~rst_n)) | main_crg_rst);
assign main_crg_clkin = clk100;
assign sys2x_i_clk = main_crg_clkout0;
assign init_clk = main_crg_clkout1;
assign main_crg_locked = (builder_crg_locked & (~main_crg_reset1));
always @(*) begin
	main_ddrphy_dm_o_data0 <= 8'd0;
	main_ddrphy_dm_o_data0[0] <= main_ddrphy_dfi_p0_wrdata_mask[0];
	main_ddrphy_dm_o_data0[1] <= main_ddrphy_dfi_p0_wrdata_mask[2];
	main_ddrphy_dm_o_data0[2] <= main_ddrphy_dfi_p0_wrdata_mask[4];
	main_ddrphy_dm_o_data0[3] <= main_ddrphy_dfi_p0_wrdata_mask[6];
	main_ddrphy_dm_o_data0[4] <= main_ddrphy_dfi_p1_wrdata_mask[0];
	main_ddrphy_dm_o_data0[5] <= main_ddrphy_dfi_p1_wrdata_mask[2];
	main_ddrphy_dm_o_data0[6] <= main_ddrphy_dfi_p1_wrdata_mask[4];
	main_ddrphy_dm_o_data0[7] <= main_ddrphy_dfi_p1_wrdata_mask[6];
end
always @(*) begin
	main_ddrphy_dq_o_data0 <= 8'd0;
	main_ddrphy_dq_o_data0[0] <= main_ddrphy_dfi_p0_wrdata[0];
	main_ddrphy_dq_o_data0[1] <= main_ddrphy_dfi_p0_wrdata[16];
	main_ddrphy_dq_o_data0[2] <= main_ddrphy_dfi_p0_wrdata[32];
	main_ddrphy_dq_o_data0[3] <= main_ddrphy_dfi_p0_wrdata[48];
	main_ddrphy_dq_o_data0[4] <= main_ddrphy_dfi_p1_wrdata[0];
	main_ddrphy_dq_o_data0[5] <= main_ddrphy_dfi_p1_wrdata[16];
	main_ddrphy_dq_o_data0[6] <= main_ddrphy_dfi_p1_wrdata[32];
	main_ddrphy_dq_o_data0[7] <= main_ddrphy_dfi_p1_wrdata[48];
end
assign main_ddrphy_dq_i_data0 = {main_ddrphy_bitslip0_o, main_ddrphy_dq_i_bitslip_o_d0};
always @(*) begin
	main_ddrphy_dq_o_data1 <= 8'd0;
	main_ddrphy_dq_o_data1[0] <= main_ddrphy_dfi_p0_wrdata[1];
	main_ddrphy_dq_o_data1[1] <= main_ddrphy_dfi_p0_wrdata[17];
	main_ddrphy_dq_o_data1[2] <= main_ddrphy_dfi_p0_wrdata[33];
	main_ddrphy_dq_o_data1[3] <= main_ddrphy_dfi_p0_wrdata[49];
	main_ddrphy_dq_o_data1[4] <= main_ddrphy_dfi_p1_wrdata[1];
	main_ddrphy_dq_o_data1[5] <= main_ddrphy_dfi_p1_wrdata[17];
	main_ddrphy_dq_o_data1[6] <= main_ddrphy_dfi_p1_wrdata[33];
	main_ddrphy_dq_o_data1[7] <= main_ddrphy_dfi_p1_wrdata[49];
end
assign main_ddrphy_dq_i_data1 = {main_ddrphy_bitslip1_o, main_ddrphy_dq_i_bitslip_o_d1};
always @(*) begin
	main_ddrphy_dq_o_data2 <= 8'd0;
	main_ddrphy_dq_o_data2[0] <= main_ddrphy_dfi_p0_wrdata[2];
	main_ddrphy_dq_o_data2[1] <= main_ddrphy_dfi_p0_wrdata[18];
	main_ddrphy_dq_o_data2[2] <= main_ddrphy_dfi_p0_wrdata[34];
	main_ddrphy_dq_o_data2[3] <= main_ddrphy_dfi_p0_wrdata[50];
	main_ddrphy_dq_o_data2[4] <= main_ddrphy_dfi_p1_wrdata[2];
	main_ddrphy_dq_o_data2[5] <= main_ddrphy_dfi_p1_wrdata[18];
	main_ddrphy_dq_o_data2[6] <= main_ddrphy_dfi_p1_wrdata[34];
	main_ddrphy_dq_o_data2[7] <= main_ddrphy_dfi_p1_wrdata[50];
end
assign main_ddrphy_dq_i_data2 = {main_ddrphy_bitslip2_o, main_ddrphy_dq_i_bitslip_o_d2};
always @(*) begin
	main_ddrphy_dq_o_data3 <= 8'd0;
	main_ddrphy_dq_o_data3[0] <= main_ddrphy_dfi_p0_wrdata[3];
	main_ddrphy_dq_o_data3[1] <= main_ddrphy_dfi_p0_wrdata[19];
	main_ddrphy_dq_o_data3[2] <= main_ddrphy_dfi_p0_wrdata[35];
	main_ddrphy_dq_o_data3[3] <= main_ddrphy_dfi_p0_wrdata[51];
	main_ddrphy_dq_o_data3[4] <= main_ddrphy_dfi_p1_wrdata[3];
	main_ddrphy_dq_o_data3[5] <= main_ddrphy_dfi_p1_wrdata[19];
	main_ddrphy_dq_o_data3[6] <= main_ddrphy_dfi_p1_wrdata[35];
	main_ddrphy_dq_o_data3[7] <= main_ddrphy_dfi_p1_wrdata[51];
end
assign main_ddrphy_dq_i_data3 = {main_ddrphy_bitslip3_o, main_ddrphy_dq_i_bitslip_o_d3};
always @(*) begin
	main_ddrphy_dq_o_data4 <= 8'd0;
	main_ddrphy_dq_o_data4[0] <= main_ddrphy_dfi_p0_wrdata[4];
	main_ddrphy_dq_o_data4[1] <= main_ddrphy_dfi_p0_wrdata[20];
	main_ddrphy_dq_o_data4[2] <= main_ddrphy_dfi_p0_wrdata[36];
	main_ddrphy_dq_o_data4[3] <= main_ddrphy_dfi_p0_wrdata[52];
	main_ddrphy_dq_o_data4[4] <= main_ddrphy_dfi_p1_wrdata[4];
	main_ddrphy_dq_o_data4[5] <= main_ddrphy_dfi_p1_wrdata[20];
	main_ddrphy_dq_o_data4[6] <= main_ddrphy_dfi_p1_wrdata[36];
	main_ddrphy_dq_o_data4[7] <= main_ddrphy_dfi_p1_wrdata[52];
end
assign main_ddrphy_dq_i_data4 = {main_ddrphy_bitslip4_o, main_ddrphy_dq_i_bitslip_o_d4};
always @(*) begin
	main_ddrphy_dq_o_data5 <= 8'd0;
	main_ddrphy_dq_o_data5[0] <= main_ddrphy_dfi_p0_wrdata[5];
	main_ddrphy_dq_o_data5[1] <= main_ddrphy_dfi_p0_wrdata[21];
	main_ddrphy_dq_o_data5[2] <= main_ddrphy_dfi_p0_wrdata[37];
	main_ddrphy_dq_o_data5[3] <= main_ddrphy_dfi_p0_wrdata[53];
	main_ddrphy_dq_o_data5[4] <= main_ddrphy_dfi_p1_wrdata[5];
	main_ddrphy_dq_o_data5[5] <= main_ddrphy_dfi_p1_wrdata[21];
	main_ddrphy_dq_o_data5[6] <= main_ddrphy_dfi_p1_wrdata[37];
	main_ddrphy_dq_o_data5[7] <= main_ddrphy_dfi_p1_wrdata[53];
end
assign main_ddrphy_dq_i_data5 = {main_ddrphy_bitslip5_o, main_ddrphy_dq_i_bitslip_o_d5};
always @(*) begin
	main_ddrphy_dq_o_data6 <= 8'd0;
	main_ddrphy_dq_o_data6[0] <= main_ddrphy_dfi_p0_wrdata[6];
	main_ddrphy_dq_o_data6[1] <= main_ddrphy_dfi_p0_wrdata[22];
	main_ddrphy_dq_o_data6[2] <= main_ddrphy_dfi_p0_wrdata[38];
	main_ddrphy_dq_o_data6[3] <= main_ddrphy_dfi_p0_wrdata[54];
	main_ddrphy_dq_o_data6[4] <= main_ddrphy_dfi_p1_wrdata[6];
	main_ddrphy_dq_o_data6[5] <= main_ddrphy_dfi_p1_wrdata[22];
	main_ddrphy_dq_o_data6[6] <= main_ddrphy_dfi_p1_wrdata[38];
	main_ddrphy_dq_o_data6[7] <= main_ddrphy_dfi_p1_wrdata[54];
end
assign main_ddrphy_dq_i_data6 = {main_ddrphy_bitslip6_o, main_ddrphy_dq_i_bitslip_o_d6};
always @(*) begin
	main_ddrphy_dq_o_data7 <= 8'd0;
	main_ddrphy_dq_o_data7[0] <= main_ddrphy_dfi_p0_wrdata[7];
	main_ddrphy_dq_o_data7[1] <= main_ddrphy_dfi_p0_wrdata[23];
	main_ddrphy_dq_o_data7[2] <= main_ddrphy_dfi_p0_wrdata[39];
	main_ddrphy_dq_o_data7[3] <= main_ddrphy_dfi_p0_wrdata[55];
	main_ddrphy_dq_o_data7[4] <= main_ddrphy_dfi_p1_wrdata[7];
	main_ddrphy_dq_o_data7[5] <= main_ddrphy_dfi_p1_wrdata[23];
	main_ddrphy_dq_o_data7[6] <= main_ddrphy_dfi_p1_wrdata[39];
	main_ddrphy_dq_o_data7[7] <= main_ddrphy_dfi_p1_wrdata[55];
end
assign main_ddrphy_dq_i_data7 = {main_ddrphy_bitslip7_o, main_ddrphy_dq_i_bitslip_o_d7};
always @(*) begin
	main_ddrphy_dm_o_data1 <= 8'd0;
	main_ddrphy_dm_o_data1[0] <= main_ddrphy_dfi_p0_wrdata_mask[1];
	main_ddrphy_dm_o_data1[1] <= main_ddrphy_dfi_p0_wrdata_mask[3];
	main_ddrphy_dm_o_data1[2] <= main_ddrphy_dfi_p0_wrdata_mask[5];
	main_ddrphy_dm_o_data1[3] <= main_ddrphy_dfi_p0_wrdata_mask[7];
	main_ddrphy_dm_o_data1[4] <= main_ddrphy_dfi_p1_wrdata_mask[1];
	main_ddrphy_dm_o_data1[5] <= main_ddrphy_dfi_p1_wrdata_mask[3];
	main_ddrphy_dm_o_data1[6] <= main_ddrphy_dfi_p1_wrdata_mask[5];
	main_ddrphy_dm_o_data1[7] <= main_ddrphy_dfi_p1_wrdata_mask[7];
end
always @(*) begin
	main_ddrphy_dq_o_data8 <= 8'd0;
	main_ddrphy_dq_o_data8[0] <= main_ddrphy_dfi_p0_wrdata[8];
	main_ddrphy_dq_o_data8[1] <= main_ddrphy_dfi_p0_wrdata[24];
	main_ddrphy_dq_o_data8[2] <= main_ddrphy_dfi_p0_wrdata[40];
	main_ddrphy_dq_o_data8[3] <= main_ddrphy_dfi_p0_wrdata[56];
	main_ddrphy_dq_o_data8[4] <= main_ddrphy_dfi_p1_wrdata[8];
	main_ddrphy_dq_o_data8[5] <= main_ddrphy_dfi_p1_wrdata[24];
	main_ddrphy_dq_o_data8[6] <= main_ddrphy_dfi_p1_wrdata[40];
	main_ddrphy_dq_o_data8[7] <= main_ddrphy_dfi_p1_wrdata[56];
end
assign main_ddrphy_dq_i_data8 = {main_ddrphy_bitslip8_o, main_ddrphy_dq_i_bitslip_o_d8};
always @(*) begin
	main_ddrphy_dq_o_data9 <= 8'd0;
	main_ddrphy_dq_o_data9[0] <= main_ddrphy_dfi_p0_wrdata[9];
	main_ddrphy_dq_o_data9[1] <= main_ddrphy_dfi_p0_wrdata[25];
	main_ddrphy_dq_o_data9[2] <= main_ddrphy_dfi_p0_wrdata[41];
	main_ddrphy_dq_o_data9[3] <= main_ddrphy_dfi_p0_wrdata[57];
	main_ddrphy_dq_o_data9[4] <= main_ddrphy_dfi_p1_wrdata[9];
	main_ddrphy_dq_o_data9[5] <= main_ddrphy_dfi_p1_wrdata[25];
	main_ddrphy_dq_o_data9[6] <= main_ddrphy_dfi_p1_wrdata[41];
	main_ddrphy_dq_o_data9[7] <= main_ddrphy_dfi_p1_wrdata[57];
end
assign main_ddrphy_dq_i_data9 = {main_ddrphy_bitslip9_o, main_ddrphy_dq_i_bitslip_o_d9};
always @(*) begin
	main_ddrphy_dq_o_data10 <= 8'd0;
	main_ddrphy_dq_o_data10[0] <= main_ddrphy_dfi_p0_wrdata[10];
	main_ddrphy_dq_o_data10[1] <= main_ddrphy_dfi_p0_wrdata[26];
	main_ddrphy_dq_o_data10[2] <= main_ddrphy_dfi_p0_wrdata[42];
	main_ddrphy_dq_o_data10[3] <= main_ddrphy_dfi_p0_wrdata[58];
	main_ddrphy_dq_o_data10[4] <= main_ddrphy_dfi_p1_wrdata[10];
	main_ddrphy_dq_o_data10[5] <= main_ddrphy_dfi_p1_wrdata[26];
	main_ddrphy_dq_o_data10[6] <= main_ddrphy_dfi_p1_wrdata[42];
	main_ddrphy_dq_o_data10[7] <= main_ddrphy_dfi_p1_wrdata[58];
end
assign main_ddrphy_dq_i_data10 = {main_ddrphy_bitslip10_o, main_ddrphy_dq_i_bitslip_o_d10};
always @(*) begin
	main_ddrphy_dq_o_data11 <= 8'd0;
	main_ddrphy_dq_o_data11[0] <= main_ddrphy_dfi_p0_wrdata[11];
	main_ddrphy_dq_o_data11[1] <= main_ddrphy_dfi_p0_wrdata[27];
	main_ddrphy_dq_o_data11[2] <= main_ddrphy_dfi_p0_wrdata[43];
	main_ddrphy_dq_o_data11[3] <= main_ddrphy_dfi_p0_wrdata[59];
	main_ddrphy_dq_o_data11[4] <= main_ddrphy_dfi_p1_wrdata[11];
	main_ddrphy_dq_o_data11[5] <= main_ddrphy_dfi_p1_wrdata[27];
	main_ddrphy_dq_o_data11[6] <= main_ddrphy_dfi_p1_wrdata[43];
	main_ddrphy_dq_o_data11[7] <= main_ddrphy_dfi_p1_wrdata[59];
end
assign main_ddrphy_dq_i_data11 = {main_ddrphy_bitslip11_o, main_ddrphy_dq_i_bitslip_o_d11};
always @(*) begin
	main_ddrphy_dq_o_data12 <= 8'd0;
	main_ddrphy_dq_o_data12[0] <= main_ddrphy_dfi_p0_wrdata[12];
	main_ddrphy_dq_o_data12[1] <= main_ddrphy_dfi_p0_wrdata[28];
	main_ddrphy_dq_o_data12[2] <= main_ddrphy_dfi_p0_wrdata[44];
	main_ddrphy_dq_o_data12[3] <= main_ddrphy_dfi_p0_wrdata[60];
	main_ddrphy_dq_o_data12[4] <= main_ddrphy_dfi_p1_wrdata[12];
	main_ddrphy_dq_o_data12[5] <= main_ddrphy_dfi_p1_wrdata[28];
	main_ddrphy_dq_o_data12[6] <= main_ddrphy_dfi_p1_wrdata[44];
	main_ddrphy_dq_o_data12[7] <= main_ddrphy_dfi_p1_wrdata[60];
end
assign main_ddrphy_dq_i_data12 = {main_ddrphy_bitslip12_o, main_ddrphy_dq_i_bitslip_o_d12};
always @(*) begin
	main_ddrphy_dq_o_data13 <= 8'd0;
	main_ddrphy_dq_o_data13[0] <= main_ddrphy_dfi_p0_wrdata[13];
	main_ddrphy_dq_o_data13[1] <= main_ddrphy_dfi_p0_wrdata[29];
	main_ddrphy_dq_o_data13[2] <= main_ddrphy_dfi_p0_wrdata[45];
	main_ddrphy_dq_o_data13[3] <= main_ddrphy_dfi_p0_wrdata[61];
	main_ddrphy_dq_o_data13[4] <= main_ddrphy_dfi_p1_wrdata[13];
	main_ddrphy_dq_o_data13[5] <= main_ddrphy_dfi_p1_wrdata[29];
	main_ddrphy_dq_o_data13[6] <= main_ddrphy_dfi_p1_wrdata[45];
	main_ddrphy_dq_o_data13[7] <= main_ddrphy_dfi_p1_wrdata[61];
end
assign main_ddrphy_dq_i_data13 = {main_ddrphy_bitslip13_o, main_ddrphy_dq_i_bitslip_o_d13};
always @(*) begin
	main_ddrphy_dq_o_data14 <= 8'd0;
	main_ddrphy_dq_o_data14[0] <= main_ddrphy_dfi_p0_wrdata[14];
	main_ddrphy_dq_o_data14[1] <= main_ddrphy_dfi_p0_wrdata[30];
	main_ddrphy_dq_o_data14[2] <= main_ddrphy_dfi_p0_wrdata[46];
	main_ddrphy_dq_o_data14[3] <= main_ddrphy_dfi_p0_wrdata[62];
	main_ddrphy_dq_o_data14[4] <= main_ddrphy_dfi_p1_wrdata[14];
	main_ddrphy_dq_o_data14[5] <= main_ddrphy_dfi_p1_wrdata[30];
	main_ddrphy_dq_o_data14[6] <= main_ddrphy_dfi_p1_wrdata[46];
	main_ddrphy_dq_o_data14[7] <= main_ddrphy_dfi_p1_wrdata[62];
end
assign main_ddrphy_dq_i_data14 = {main_ddrphy_bitslip14_o, main_ddrphy_dq_i_bitslip_o_d14};
always @(*) begin
	main_ddrphy_dq_o_data15 <= 8'd0;
	main_ddrphy_dq_o_data15[0] <= main_ddrphy_dfi_p0_wrdata[15];
	main_ddrphy_dq_o_data15[1] <= main_ddrphy_dfi_p0_wrdata[31];
	main_ddrphy_dq_o_data15[2] <= main_ddrphy_dfi_p0_wrdata[47];
	main_ddrphy_dq_o_data15[3] <= main_ddrphy_dfi_p0_wrdata[63];
	main_ddrphy_dq_o_data15[4] <= main_ddrphy_dfi_p1_wrdata[15];
	main_ddrphy_dq_o_data15[5] <= main_ddrphy_dfi_p1_wrdata[31];
	main_ddrphy_dq_o_data15[6] <= main_ddrphy_dfi_p1_wrdata[47];
	main_ddrphy_dq_o_data15[7] <= main_ddrphy_dfi_p1_wrdata[63];
end
assign main_ddrphy_dq_i_data15 = {main_ddrphy_bitslip15_o, main_ddrphy_dq_i_bitslip_o_d15};
always @(*) begin
	main_ddrphy_dfi_p0_rddata <= 64'd0;
	main_ddrphy_dfi_p0_rddata[0] <= main_ddrphy_dq_i_data0[0];
	main_ddrphy_dfi_p0_rddata[16] <= main_ddrphy_dq_i_data0[1];
	main_ddrphy_dfi_p0_rddata[32] <= main_ddrphy_dq_i_data0[2];
	main_ddrphy_dfi_p0_rddata[48] <= main_ddrphy_dq_i_data0[3];
	main_ddrphy_dfi_p0_rddata[1] <= main_ddrphy_dq_i_data1[0];
	main_ddrphy_dfi_p0_rddata[17] <= main_ddrphy_dq_i_data1[1];
	main_ddrphy_dfi_p0_rddata[33] <= main_ddrphy_dq_i_data1[2];
	main_ddrphy_dfi_p0_rddata[49] <= main_ddrphy_dq_i_data1[3];
	main_ddrphy_dfi_p0_rddata[2] <= main_ddrphy_dq_i_data2[0];
	main_ddrphy_dfi_p0_rddata[18] <= main_ddrphy_dq_i_data2[1];
	main_ddrphy_dfi_p0_rddata[34] <= main_ddrphy_dq_i_data2[2];
	main_ddrphy_dfi_p0_rddata[50] <= main_ddrphy_dq_i_data2[3];
	main_ddrphy_dfi_p0_rddata[3] <= main_ddrphy_dq_i_data3[0];
	main_ddrphy_dfi_p0_rddata[19] <= main_ddrphy_dq_i_data3[1];
	main_ddrphy_dfi_p0_rddata[35] <= main_ddrphy_dq_i_data3[2];
	main_ddrphy_dfi_p0_rddata[51] <= main_ddrphy_dq_i_data3[3];
	main_ddrphy_dfi_p0_rddata[4] <= main_ddrphy_dq_i_data4[0];
	main_ddrphy_dfi_p0_rddata[20] <= main_ddrphy_dq_i_data4[1];
	main_ddrphy_dfi_p0_rddata[36] <= main_ddrphy_dq_i_data4[2];
	main_ddrphy_dfi_p0_rddata[52] <= main_ddrphy_dq_i_data4[3];
	main_ddrphy_dfi_p0_rddata[5] <= main_ddrphy_dq_i_data5[0];
	main_ddrphy_dfi_p0_rddata[21] <= main_ddrphy_dq_i_data5[1];
	main_ddrphy_dfi_p0_rddata[37] <= main_ddrphy_dq_i_data5[2];
	main_ddrphy_dfi_p0_rddata[53] <= main_ddrphy_dq_i_data5[3];
	main_ddrphy_dfi_p0_rddata[6] <= main_ddrphy_dq_i_data6[0];
	main_ddrphy_dfi_p0_rddata[22] <= main_ddrphy_dq_i_data6[1];
	main_ddrphy_dfi_p0_rddata[38] <= main_ddrphy_dq_i_data6[2];
	main_ddrphy_dfi_p0_rddata[54] <= main_ddrphy_dq_i_data6[3];
	main_ddrphy_dfi_p0_rddata[7] <= main_ddrphy_dq_i_data7[0];
	main_ddrphy_dfi_p0_rddata[23] <= main_ddrphy_dq_i_data7[1];
	main_ddrphy_dfi_p0_rddata[39] <= main_ddrphy_dq_i_data7[2];
	main_ddrphy_dfi_p0_rddata[55] <= main_ddrphy_dq_i_data7[3];
	main_ddrphy_dfi_p0_rddata[8] <= main_ddrphy_dq_i_data8[0];
	main_ddrphy_dfi_p0_rddata[24] <= main_ddrphy_dq_i_data8[1];
	main_ddrphy_dfi_p0_rddata[40] <= main_ddrphy_dq_i_data8[2];
	main_ddrphy_dfi_p0_rddata[56] <= main_ddrphy_dq_i_data8[3];
	main_ddrphy_dfi_p0_rddata[9] <= main_ddrphy_dq_i_data9[0];
	main_ddrphy_dfi_p0_rddata[25] <= main_ddrphy_dq_i_data9[1];
	main_ddrphy_dfi_p0_rddata[41] <= main_ddrphy_dq_i_data9[2];
	main_ddrphy_dfi_p0_rddata[57] <= main_ddrphy_dq_i_data9[3];
	main_ddrphy_dfi_p0_rddata[10] <= main_ddrphy_dq_i_data10[0];
	main_ddrphy_dfi_p0_rddata[26] <= main_ddrphy_dq_i_data10[1];
	main_ddrphy_dfi_p0_rddata[42] <= main_ddrphy_dq_i_data10[2];
	main_ddrphy_dfi_p0_rddata[58] <= main_ddrphy_dq_i_data10[3];
	main_ddrphy_dfi_p0_rddata[11] <= main_ddrphy_dq_i_data11[0];
	main_ddrphy_dfi_p0_rddata[27] <= main_ddrphy_dq_i_data11[1];
	main_ddrphy_dfi_p0_rddata[43] <= main_ddrphy_dq_i_data11[2];
	main_ddrphy_dfi_p0_rddata[59] <= main_ddrphy_dq_i_data11[3];
	main_ddrphy_dfi_p0_rddata[12] <= main_ddrphy_dq_i_data12[0];
	main_ddrphy_dfi_p0_rddata[28] <= main_ddrphy_dq_i_data12[1];
	main_ddrphy_dfi_p0_rddata[44] <= main_ddrphy_dq_i_data12[2];
	main_ddrphy_dfi_p0_rddata[60] <= main_ddrphy_dq_i_data12[3];
	main_ddrphy_dfi_p0_rddata[13] <= main_ddrphy_dq_i_data13[0];
	main_ddrphy_dfi_p0_rddata[29] <= main_ddrphy_dq_i_data13[1];
	main_ddrphy_dfi_p0_rddata[45] <= main_ddrphy_dq_i_data13[2];
	main_ddrphy_dfi_p0_rddata[61] <= main_ddrphy_dq_i_data13[3];
	main_ddrphy_dfi_p0_rddata[14] <= main_ddrphy_dq_i_data14[0];
	main_ddrphy_dfi_p0_rddata[30] <= main_ddrphy_dq_i_data14[1];
	main_ddrphy_dfi_p0_rddata[46] <= main_ddrphy_dq_i_data14[2];
	main_ddrphy_dfi_p0_rddata[62] <= main_ddrphy_dq_i_data14[3];
	main_ddrphy_dfi_p0_rddata[15] <= main_ddrphy_dq_i_data15[0];
	main_ddrphy_dfi_p0_rddata[31] <= main_ddrphy_dq_i_data15[1];
	main_ddrphy_dfi_p0_rddata[47] <= main_ddrphy_dq_i_data15[2];
	main_ddrphy_dfi_p0_rddata[63] <= main_ddrphy_dq_i_data15[3];
end
always @(*) begin
	main_ddrphy_dfi_p1_rddata <= 64'd0;
	main_ddrphy_dfi_p1_rddata[0] <= main_ddrphy_dq_i_data0[4];
	main_ddrphy_dfi_p1_rddata[16] <= main_ddrphy_dq_i_data0[5];
	main_ddrphy_dfi_p1_rddata[32] <= main_ddrphy_dq_i_data0[6];
	main_ddrphy_dfi_p1_rddata[48] <= main_ddrphy_dq_i_data0[7];
	main_ddrphy_dfi_p1_rddata[1] <= main_ddrphy_dq_i_data1[4];
	main_ddrphy_dfi_p1_rddata[17] <= main_ddrphy_dq_i_data1[5];
	main_ddrphy_dfi_p1_rddata[33] <= main_ddrphy_dq_i_data1[6];
	main_ddrphy_dfi_p1_rddata[49] <= main_ddrphy_dq_i_data1[7];
	main_ddrphy_dfi_p1_rddata[2] <= main_ddrphy_dq_i_data2[4];
	main_ddrphy_dfi_p1_rddata[18] <= main_ddrphy_dq_i_data2[5];
	main_ddrphy_dfi_p1_rddata[34] <= main_ddrphy_dq_i_data2[6];
	main_ddrphy_dfi_p1_rddata[50] <= main_ddrphy_dq_i_data2[7];
	main_ddrphy_dfi_p1_rddata[3] <= main_ddrphy_dq_i_data3[4];
	main_ddrphy_dfi_p1_rddata[19] <= main_ddrphy_dq_i_data3[5];
	main_ddrphy_dfi_p1_rddata[35] <= main_ddrphy_dq_i_data3[6];
	main_ddrphy_dfi_p1_rddata[51] <= main_ddrphy_dq_i_data3[7];
	main_ddrphy_dfi_p1_rddata[4] <= main_ddrphy_dq_i_data4[4];
	main_ddrphy_dfi_p1_rddata[20] <= main_ddrphy_dq_i_data4[5];
	main_ddrphy_dfi_p1_rddata[36] <= main_ddrphy_dq_i_data4[6];
	main_ddrphy_dfi_p1_rddata[52] <= main_ddrphy_dq_i_data4[7];
	main_ddrphy_dfi_p1_rddata[5] <= main_ddrphy_dq_i_data5[4];
	main_ddrphy_dfi_p1_rddata[21] <= main_ddrphy_dq_i_data5[5];
	main_ddrphy_dfi_p1_rddata[37] <= main_ddrphy_dq_i_data5[6];
	main_ddrphy_dfi_p1_rddata[53] <= main_ddrphy_dq_i_data5[7];
	main_ddrphy_dfi_p1_rddata[6] <= main_ddrphy_dq_i_data6[4];
	main_ddrphy_dfi_p1_rddata[22] <= main_ddrphy_dq_i_data6[5];
	main_ddrphy_dfi_p1_rddata[38] <= main_ddrphy_dq_i_data6[6];
	main_ddrphy_dfi_p1_rddata[54] <= main_ddrphy_dq_i_data6[7];
	main_ddrphy_dfi_p1_rddata[7] <= main_ddrphy_dq_i_data7[4];
	main_ddrphy_dfi_p1_rddata[23] <= main_ddrphy_dq_i_data7[5];
	main_ddrphy_dfi_p1_rddata[39] <= main_ddrphy_dq_i_data7[6];
	main_ddrphy_dfi_p1_rddata[55] <= main_ddrphy_dq_i_data7[7];
	main_ddrphy_dfi_p1_rddata[8] <= main_ddrphy_dq_i_data8[4];
	main_ddrphy_dfi_p1_rddata[24] <= main_ddrphy_dq_i_data8[5];
	main_ddrphy_dfi_p1_rddata[40] <= main_ddrphy_dq_i_data8[6];
	main_ddrphy_dfi_p1_rddata[56] <= main_ddrphy_dq_i_data8[7];
	main_ddrphy_dfi_p1_rddata[9] <= main_ddrphy_dq_i_data9[4];
	main_ddrphy_dfi_p1_rddata[25] <= main_ddrphy_dq_i_data9[5];
	main_ddrphy_dfi_p1_rddata[41] <= main_ddrphy_dq_i_data9[6];
	main_ddrphy_dfi_p1_rddata[57] <= main_ddrphy_dq_i_data9[7];
	main_ddrphy_dfi_p1_rddata[10] <= main_ddrphy_dq_i_data10[4];
	main_ddrphy_dfi_p1_rddata[26] <= main_ddrphy_dq_i_data10[5];
	main_ddrphy_dfi_p1_rddata[42] <= main_ddrphy_dq_i_data10[6];
	main_ddrphy_dfi_p1_rddata[58] <= main_ddrphy_dq_i_data10[7];
	main_ddrphy_dfi_p1_rddata[11] <= main_ddrphy_dq_i_data11[4];
	main_ddrphy_dfi_p1_rddata[27] <= main_ddrphy_dq_i_data11[5];
	main_ddrphy_dfi_p1_rddata[43] <= main_ddrphy_dq_i_data11[6];
	main_ddrphy_dfi_p1_rddata[59] <= main_ddrphy_dq_i_data11[7];
	main_ddrphy_dfi_p1_rddata[12] <= main_ddrphy_dq_i_data12[4];
	main_ddrphy_dfi_p1_rddata[28] <= main_ddrphy_dq_i_data12[5];
	main_ddrphy_dfi_p1_rddata[44] <= main_ddrphy_dq_i_data12[6];
	main_ddrphy_dfi_p1_rddata[60] <= main_ddrphy_dq_i_data12[7];
	main_ddrphy_dfi_p1_rddata[13] <= main_ddrphy_dq_i_data13[4];
	main_ddrphy_dfi_p1_rddata[29] <= main_ddrphy_dq_i_data13[5];
	main_ddrphy_dfi_p1_rddata[45] <= main_ddrphy_dq_i_data13[6];
	main_ddrphy_dfi_p1_rddata[61] <= main_ddrphy_dq_i_data13[7];
	main_ddrphy_dfi_p1_rddata[14] <= main_ddrphy_dq_i_data14[4];
	main_ddrphy_dfi_p1_rddata[30] <= main_ddrphy_dq_i_data14[5];
	main_ddrphy_dfi_p1_rddata[46] <= main_ddrphy_dq_i_data14[6];
	main_ddrphy_dfi_p1_rddata[62] <= main_ddrphy_dq_i_data14[7];
	main_ddrphy_dfi_p1_rddata[15] <= main_ddrphy_dq_i_data15[4];
	main_ddrphy_dfi_p1_rddata[31] <= main_ddrphy_dq_i_data15[5];
	main_ddrphy_dfi_p1_rddata[47] <= main_ddrphy_dq_i_data15[6];
	main_ddrphy_dfi_p1_rddata[63] <= main_ddrphy_dq_i_data15[7];
end
assign main_ddrphy_dfi_p0_rddata_valid = main_ddrphy_rddata_en_tappeddelayline12;
assign main_ddrphy_dfi_p1_rddata_valid = main_ddrphy_rddata_en_tappeddelayline12;
assign main_ddrphy_dqs_re = (main_ddrphy_rddata_en_tappeddelayline3 | main_ddrphy_rddata_en_tappeddelayline4);
assign main_ddrphy_dq_oe = (main_ddrphy_wrdata_en_tappeddelayline3 | main_ddrphy_wrdata_en_tappeddelayline4);
assign main_ddrphy_bl8_chunk = main_ddrphy_wrdata_en_tappeddelayline3;
assign main_ddrphy_dqs_oe = main_ddrphy_dq_oe;
assign main_ddrphy_dqs_preamble = (main_ddrphy_wrdata_en_tappeddelayline2 & (~main_ddrphy_wrdata_en_tappeddelayline3));
assign main_ddrphy_dqs_postamble = (main_ddrphy_wrdata_en_tappeddelayline5 & (~main_ddrphy_wrdata_en_tappeddelayline4));
assign main_ddrphy_new_lock = (main_ddrphy_lock1 & (~main_ddrphy_lock_d));
assign main_ddrphy_pause0 = main_ddrphy_pause1;
assign main_ddrphy_stop0 = main_ddrphy_stop1;
assign main_ddrphy_delay0 = main_ddrphy_delay1;
assign main_ddrphy_reset0 = main_ddrphy_reset1;
always @(*) begin
	main_ddrphy_bitslip0_o <= 4'd0;
	case (main_ddrphy_bitslip0_value)
		1'd0: begin
			main_ddrphy_bitslip0_o <= main_ddrphy_bitslip0_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip0_o <= main_ddrphy_bitslip0_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip0_o <= main_ddrphy_bitslip0_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip0_o <= main_ddrphy_bitslip0_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip1_o <= 4'd0;
	case (main_ddrphy_bitslip1_value)
		1'd0: begin
			main_ddrphy_bitslip1_o <= main_ddrphy_bitslip1_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip1_o <= main_ddrphy_bitslip1_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip1_o <= main_ddrphy_bitslip1_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip1_o <= main_ddrphy_bitslip1_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip2_o <= 4'd0;
	case (main_ddrphy_bitslip2_value)
		1'd0: begin
			main_ddrphy_bitslip2_o <= main_ddrphy_bitslip2_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip2_o <= main_ddrphy_bitslip2_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip2_o <= main_ddrphy_bitslip2_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip2_o <= main_ddrphy_bitslip2_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip3_o <= 4'd0;
	case (main_ddrphy_bitslip3_value)
		1'd0: begin
			main_ddrphy_bitslip3_o <= main_ddrphy_bitslip3_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip3_o <= main_ddrphy_bitslip3_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip3_o <= main_ddrphy_bitslip3_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip3_o <= main_ddrphy_bitslip3_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip4_o <= 4'd0;
	case (main_ddrphy_bitslip4_value)
		1'd0: begin
			main_ddrphy_bitslip4_o <= main_ddrphy_bitslip4_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip4_o <= main_ddrphy_bitslip4_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip4_o <= main_ddrphy_bitslip4_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip4_o <= main_ddrphy_bitslip4_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip5_o <= 4'd0;
	case (main_ddrphy_bitslip5_value)
		1'd0: begin
			main_ddrphy_bitslip5_o <= main_ddrphy_bitslip5_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip5_o <= main_ddrphy_bitslip5_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip5_o <= main_ddrphy_bitslip5_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip5_o <= main_ddrphy_bitslip5_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip6_o <= 4'd0;
	case (main_ddrphy_bitslip6_value)
		1'd0: begin
			main_ddrphy_bitslip6_o <= main_ddrphy_bitslip6_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip6_o <= main_ddrphy_bitslip6_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip6_o <= main_ddrphy_bitslip6_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip6_o <= main_ddrphy_bitslip6_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip7_o <= 4'd0;
	case (main_ddrphy_bitslip7_value)
		1'd0: begin
			main_ddrphy_bitslip7_o <= main_ddrphy_bitslip7_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip7_o <= main_ddrphy_bitslip7_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip7_o <= main_ddrphy_bitslip7_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip7_o <= main_ddrphy_bitslip7_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip8_o <= 4'd0;
	case (main_ddrphy_bitslip8_value)
		1'd0: begin
			main_ddrphy_bitslip8_o <= main_ddrphy_bitslip8_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip8_o <= main_ddrphy_bitslip8_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip8_o <= main_ddrphy_bitslip8_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip8_o <= main_ddrphy_bitslip8_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip9_o <= 4'd0;
	case (main_ddrphy_bitslip9_value)
		1'd0: begin
			main_ddrphy_bitslip9_o <= main_ddrphy_bitslip9_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip9_o <= main_ddrphy_bitslip9_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip9_o <= main_ddrphy_bitslip9_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip9_o <= main_ddrphy_bitslip9_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip10_o <= 4'd0;
	case (main_ddrphy_bitslip10_value)
		1'd0: begin
			main_ddrphy_bitslip10_o <= main_ddrphy_bitslip10_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip10_o <= main_ddrphy_bitslip10_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip10_o <= main_ddrphy_bitslip10_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip10_o <= main_ddrphy_bitslip10_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip11_o <= 4'd0;
	case (main_ddrphy_bitslip11_value)
		1'd0: begin
			main_ddrphy_bitslip11_o <= main_ddrphy_bitslip11_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip11_o <= main_ddrphy_bitslip11_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip11_o <= main_ddrphy_bitslip11_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip11_o <= main_ddrphy_bitslip11_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip12_o <= 4'd0;
	case (main_ddrphy_bitslip12_value)
		1'd0: begin
			main_ddrphy_bitslip12_o <= main_ddrphy_bitslip12_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip12_o <= main_ddrphy_bitslip12_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip12_o <= main_ddrphy_bitslip12_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip12_o <= main_ddrphy_bitslip12_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip13_o <= 4'd0;
	case (main_ddrphy_bitslip13_value)
		1'd0: begin
			main_ddrphy_bitslip13_o <= main_ddrphy_bitslip13_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip13_o <= main_ddrphy_bitslip13_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip13_o <= main_ddrphy_bitslip13_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip13_o <= main_ddrphy_bitslip13_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip14_o <= 4'd0;
	case (main_ddrphy_bitslip14_value)
		1'd0: begin
			main_ddrphy_bitslip14_o <= main_ddrphy_bitslip14_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip14_o <= main_ddrphy_bitslip14_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip14_o <= main_ddrphy_bitslip14_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip14_o <= main_ddrphy_bitslip14_r[6:3];
		end
	endcase
end
always @(*) begin
	main_ddrphy_bitslip15_o <= 4'd0;
	case (main_ddrphy_bitslip15_value)
		1'd0: begin
			main_ddrphy_bitslip15_o <= main_ddrphy_bitslip15_r[3:0];
		end
		1'd1: begin
			main_ddrphy_bitslip15_o <= main_ddrphy_bitslip15_r[4:1];
		end
		2'd2: begin
			main_ddrphy_bitslip15_o <= main_ddrphy_bitslip15_r[5:2];
		end
		2'd3: begin
			main_ddrphy_bitslip15_o <= main_ddrphy_bitslip15_r[6:3];
		end
	endcase
end
assign main_ddrphy_dfi_p0_address = main_soclinux_sdram_master_p0_address;
assign main_ddrphy_dfi_p0_bank = main_soclinux_sdram_master_p0_bank;
assign main_ddrphy_dfi_p0_cas_n = main_soclinux_sdram_master_p0_cas_n;
assign main_ddrphy_dfi_p0_cs_n = main_soclinux_sdram_master_p0_cs_n;
assign main_ddrphy_dfi_p0_ras_n = main_soclinux_sdram_master_p0_ras_n;
assign main_ddrphy_dfi_p0_we_n = main_soclinux_sdram_master_p0_we_n;
assign main_ddrphy_dfi_p0_cke = main_soclinux_sdram_master_p0_cke;
assign main_ddrphy_dfi_p0_odt = main_soclinux_sdram_master_p0_odt;
assign main_ddrphy_dfi_p0_reset_n = main_soclinux_sdram_master_p0_reset_n;
assign main_ddrphy_dfi_p0_act_n = main_soclinux_sdram_master_p0_act_n;
assign main_ddrphy_dfi_p0_wrdata = main_soclinux_sdram_master_p0_wrdata;
assign main_ddrphy_dfi_p0_wrdata_en = main_soclinux_sdram_master_p0_wrdata_en;
assign main_ddrphy_dfi_p0_wrdata_mask = main_soclinux_sdram_master_p0_wrdata_mask;
assign main_ddrphy_dfi_p0_rddata_en = main_soclinux_sdram_master_p0_rddata_en;
assign main_soclinux_sdram_master_p0_rddata = main_ddrphy_dfi_p0_rddata;
assign main_soclinux_sdram_master_p0_rddata_valid = main_ddrphy_dfi_p0_rddata_valid;
assign main_ddrphy_dfi_p1_address = main_soclinux_sdram_master_p1_address;
assign main_ddrphy_dfi_p1_bank = main_soclinux_sdram_master_p1_bank;
assign main_ddrphy_dfi_p1_cas_n = main_soclinux_sdram_master_p1_cas_n;
assign main_ddrphy_dfi_p1_cs_n = main_soclinux_sdram_master_p1_cs_n;
assign main_ddrphy_dfi_p1_ras_n = main_soclinux_sdram_master_p1_ras_n;
assign main_ddrphy_dfi_p1_we_n = main_soclinux_sdram_master_p1_we_n;
assign main_ddrphy_dfi_p1_cke = main_soclinux_sdram_master_p1_cke;
assign main_ddrphy_dfi_p1_odt = main_soclinux_sdram_master_p1_odt;
assign main_ddrphy_dfi_p1_reset_n = main_soclinux_sdram_master_p1_reset_n;
assign main_ddrphy_dfi_p1_act_n = main_soclinux_sdram_master_p1_act_n;
assign main_ddrphy_dfi_p1_wrdata = main_soclinux_sdram_master_p1_wrdata;
assign main_ddrphy_dfi_p1_wrdata_en = main_soclinux_sdram_master_p1_wrdata_en;
assign main_ddrphy_dfi_p1_wrdata_mask = main_soclinux_sdram_master_p1_wrdata_mask;
assign main_ddrphy_dfi_p1_rddata_en = main_soclinux_sdram_master_p1_rddata_en;
assign main_soclinux_sdram_master_p1_rddata = main_ddrphy_dfi_p1_rddata;
assign main_soclinux_sdram_master_p1_rddata_valid = main_ddrphy_dfi_p1_rddata_valid;
assign main_soclinux_sdram_slave_p0_address = main_soclinux_sdram_dfi_p0_address;
assign main_soclinux_sdram_slave_p0_bank = main_soclinux_sdram_dfi_p0_bank;
assign main_soclinux_sdram_slave_p0_cas_n = main_soclinux_sdram_dfi_p0_cas_n;
assign main_soclinux_sdram_slave_p0_cs_n = main_soclinux_sdram_dfi_p0_cs_n;
assign main_soclinux_sdram_slave_p0_ras_n = main_soclinux_sdram_dfi_p0_ras_n;
assign main_soclinux_sdram_slave_p0_we_n = main_soclinux_sdram_dfi_p0_we_n;
assign main_soclinux_sdram_slave_p0_cke = main_soclinux_sdram_dfi_p0_cke;
assign main_soclinux_sdram_slave_p0_odt = main_soclinux_sdram_dfi_p0_odt;
assign main_soclinux_sdram_slave_p0_reset_n = main_soclinux_sdram_dfi_p0_reset_n;
assign main_soclinux_sdram_slave_p0_act_n = main_soclinux_sdram_dfi_p0_act_n;
assign main_soclinux_sdram_slave_p0_wrdata = main_soclinux_sdram_dfi_p0_wrdata;
assign main_soclinux_sdram_slave_p0_wrdata_en = main_soclinux_sdram_dfi_p0_wrdata_en;
assign main_soclinux_sdram_slave_p0_wrdata_mask = main_soclinux_sdram_dfi_p0_wrdata_mask;
assign main_soclinux_sdram_slave_p0_rddata_en = main_soclinux_sdram_dfi_p0_rddata_en;
assign main_soclinux_sdram_dfi_p0_rddata = main_soclinux_sdram_slave_p0_rddata;
assign main_soclinux_sdram_dfi_p0_rddata_valid = main_soclinux_sdram_slave_p0_rddata_valid;
assign main_soclinux_sdram_slave_p1_address = main_soclinux_sdram_dfi_p1_address;
assign main_soclinux_sdram_slave_p1_bank = main_soclinux_sdram_dfi_p1_bank;
assign main_soclinux_sdram_slave_p1_cas_n = main_soclinux_sdram_dfi_p1_cas_n;
assign main_soclinux_sdram_slave_p1_cs_n = main_soclinux_sdram_dfi_p1_cs_n;
assign main_soclinux_sdram_slave_p1_ras_n = main_soclinux_sdram_dfi_p1_ras_n;
assign main_soclinux_sdram_slave_p1_we_n = main_soclinux_sdram_dfi_p1_we_n;
assign main_soclinux_sdram_slave_p1_cke = main_soclinux_sdram_dfi_p1_cke;
assign main_soclinux_sdram_slave_p1_odt = main_soclinux_sdram_dfi_p1_odt;
assign main_soclinux_sdram_slave_p1_reset_n = main_soclinux_sdram_dfi_p1_reset_n;
assign main_soclinux_sdram_slave_p1_act_n = main_soclinux_sdram_dfi_p1_act_n;
assign main_soclinux_sdram_slave_p1_wrdata = main_soclinux_sdram_dfi_p1_wrdata;
assign main_soclinux_sdram_slave_p1_wrdata_en = main_soclinux_sdram_dfi_p1_wrdata_en;
assign main_soclinux_sdram_slave_p1_wrdata_mask = main_soclinux_sdram_dfi_p1_wrdata_mask;
assign main_soclinux_sdram_slave_p1_rddata_en = main_soclinux_sdram_dfi_p1_rddata_en;
assign main_soclinux_sdram_dfi_p1_rddata = main_soclinux_sdram_slave_p1_rddata;
assign main_soclinux_sdram_dfi_p1_rddata_valid = main_soclinux_sdram_slave_p1_rddata_valid;
always @(*) begin
	main_soclinux_sdram_slave_p0_rddata <= 64'd0;
	main_soclinux_sdram_slave_p0_rddata_valid <= 1'd0;
	main_soclinux_sdram_slave_p1_rddata <= 64'd0;
	main_soclinux_sdram_slave_p1_rddata_valid <= 1'd0;
	main_soclinux_sdram_master_p0_address <= 15'd0;
	main_soclinux_sdram_master_p0_bank <= 3'd0;
	main_soclinux_sdram_master_p0_cas_n <= 1'd1;
	main_soclinux_sdram_master_p0_cs_n <= 1'd1;
	main_soclinux_sdram_master_p0_ras_n <= 1'd1;
	main_soclinux_sdram_inti_p0_rddata <= 64'd0;
	main_soclinux_sdram_master_p0_we_n <= 1'd1;
	main_soclinux_sdram_inti_p0_rddata_valid <= 1'd0;
	main_soclinux_sdram_master_p0_cke <= 1'd0;
	main_soclinux_sdram_master_p0_odt <= 1'd0;
	main_soclinux_sdram_master_p0_reset_n <= 1'd0;
	main_soclinux_sdram_master_p0_act_n <= 1'd1;
	main_soclinux_sdram_master_p0_wrdata <= 64'd0;
	main_soclinux_sdram_master_p0_wrdata_en <= 1'd0;
	main_soclinux_sdram_master_p0_wrdata_mask <= 8'd0;
	main_soclinux_sdram_master_p0_rddata_en <= 1'd0;
	main_soclinux_sdram_master_p1_address <= 15'd0;
	main_soclinux_sdram_master_p1_bank <= 3'd0;
	main_soclinux_sdram_master_p1_cas_n <= 1'd1;
	main_soclinux_sdram_master_p1_cs_n <= 1'd1;
	main_soclinux_sdram_master_p1_ras_n <= 1'd1;
	main_soclinux_sdram_inti_p1_rddata <= 64'd0;
	main_soclinux_sdram_master_p1_we_n <= 1'd1;
	main_soclinux_sdram_inti_p1_rddata_valid <= 1'd0;
	main_soclinux_sdram_master_p1_cke <= 1'd0;
	main_soclinux_sdram_master_p1_odt <= 1'd0;
	main_soclinux_sdram_master_p1_reset_n <= 1'd0;
	main_soclinux_sdram_master_p1_act_n <= 1'd1;
	main_soclinux_sdram_master_p1_wrdata <= 64'd0;
	main_soclinux_sdram_master_p1_wrdata_en <= 1'd0;
	main_soclinux_sdram_master_p1_wrdata_mask <= 8'd0;
	main_soclinux_sdram_master_p1_rddata_en <= 1'd0;
	if (main_soclinux_sdram_sel) begin
		main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_slave_p0_address;
		main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_slave_p0_bank;
		main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_slave_p0_cas_n;
		main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_slave_p0_cs_n;
		main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_slave_p0_ras_n;
		main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_slave_p0_we_n;
		main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_slave_p0_cke;
		main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_slave_p0_odt;
		main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_slave_p0_reset_n;
		main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_slave_p0_act_n;
		main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_slave_p0_wrdata;
		main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_slave_p0_wrdata_en;
		main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_slave_p0_wrdata_mask;
		main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_slave_p0_rddata_en;
		main_soclinux_sdram_slave_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
		main_soclinux_sdram_slave_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
		main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_slave_p1_address;
		main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_slave_p1_bank;
		main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_slave_p1_cas_n;
		main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_slave_p1_cs_n;
		main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_slave_p1_ras_n;
		main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_slave_p1_we_n;
		main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_slave_p1_cke;
		main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_slave_p1_odt;
		main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_slave_p1_reset_n;
		main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_slave_p1_act_n;
		main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_slave_p1_wrdata;
		main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_slave_p1_wrdata_en;
		main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_slave_p1_wrdata_mask;
		main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_slave_p1_rddata_en;
		main_soclinux_sdram_slave_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
		main_soclinux_sdram_slave_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
	end else begin
		main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_inti_p0_address;
		main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_inti_p0_bank;
		main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_inti_p0_cas_n;
		main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_inti_p0_cs_n;
		main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_inti_p0_ras_n;
		main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_inti_p0_we_n;
		main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_inti_p0_cke;
		main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_inti_p0_odt;
		main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_inti_p0_reset_n;
		main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_inti_p0_act_n;
		main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_inti_p0_wrdata;
		main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_inti_p0_wrdata_en;
		main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_inti_p0_wrdata_mask;
		main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_inti_p0_rddata_en;
		main_soclinux_sdram_inti_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
		main_soclinux_sdram_inti_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
		main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_inti_p1_address;
		main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_inti_p1_bank;
		main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_inti_p1_cas_n;
		main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_inti_p1_cs_n;
		main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_inti_p1_ras_n;
		main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_inti_p1_we_n;
		main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_inti_p1_cke;
		main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_inti_p1_odt;
		main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_inti_p1_reset_n;
		main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_inti_p1_act_n;
		main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_inti_p1_wrdata;
		main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_inti_p1_wrdata_en;
		main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_inti_p1_wrdata_mask;
		main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_inti_p1_rddata_en;
		main_soclinux_sdram_inti_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
		main_soclinux_sdram_inti_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
	end
end
assign main_soclinux_sdram_inti_p0_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_inti_p1_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_inti_p0_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_inti_p1_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_inti_p0_reset_n = main_soclinux_sdram_reset_n;
assign main_soclinux_sdram_inti_p1_reset_n = main_soclinux_sdram_reset_n;
always @(*) begin
	main_soclinux_sdram_inti_p0_cs_n <= 1'd1;
	main_soclinux_sdram_inti_p0_ras_n <= 1'd1;
	main_soclinux_sdram_inti_p0_we_n <= 1'd1;
	main_soclinux_sdram_inti_p0_cas_n <= 1'd1;
	if (main_soclinux_sdram_phaseinjector0_command_issue_re) begin
		main_soclinux_sdram_inti_p0_cs_n <= {1{(~main_soclinux_sdram_phaseinjector0_command_storage[0])}};
		main_soclinux_sdram_inti_p0_we_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[1]);
		main_soclinux_sdram_inti_p0_cas_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[2]);
		main_soclinux_sdram_inti_p0_ras_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[3]);
	end else begin
		main_soclinux_sdram_inti_p0_cs_n <= {1{1'd1}};
		main_soclinux_sdram_inti_p0_we_n <= 1'd1;
		main_soclinux_sdram_inti_p0_cas_n <= 1'd1;
		main_soclinux_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign main_soclinux_sdram_inti_p0_address = main_soclinux_sdram_phaseinjector0_address_storage;
assign main_soclinux_sdram_inti_p0_bank = main_soclinux_sdram_phaseinjector0_baddress_storage;
assign main_soclinux_sdram_inti_p0_wrdata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_command_storage[4]);
assign main_soclinux_sdram_inti_p0_rddata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_command_storage[5]);
assign main_soclinux_sdram_inti_p0_wrdata = main_soclinux_sdram_phaseinjector0_wrdata_storage;
assign main_soclinux_sdram_inti_p0_wrdata_mask = 1'd0;
always @(*) begin
	main_soclinux_sdram_inti_p1_cs_n <= 1'd1;
	main_soclinux_sdram_inti_p1_ras_n <= 1'd1;
	main_soclinux_sdram_inti_p1_we_n <= 1'd1;
	main_soclinux_sdram_inti_p1_cas_n <= 1'd1;
	if (main_soclinux_sdram_phaseinjector1_command_issue_re) begin
		main_soclinux_sdram_inti_p1_cs_n <= {1{(~main_soclinux_sdram_phaseinjector1_command_storage[0])}};
		main_soclinux_sdram_inti_p1_we_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[1]);
		main_soclinux_sdram_inti_p1_cas_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[2]);
		main_soclinux_sdram_inti_p1_ras_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[3]);
	end else begin
		main_soclinux_sdram_inti_p1_cs_n <= {1{1'd1}};
		main_soclinux_sdram_inti_p1_we_n <= 1'd1;
		main_soclinux_sdram_inti_p1_cas_n <= 1'd1;
		main_soclinux_sdram_inti_p1_ras_n <= 1'd1;
	end
end
assign main_soclinux_sdram_inti_p1_address = main_soclinux_sdram_phaseinjector1_address_storage;
assign main_soclinux_sdram_inti_p1_bank = main_soclinux_sdram_phaseinjector1_baddress_storage;
assign main_soclinux_sdram_inti_p1_wrdata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_command_storage[4]);
assign main_soclinux_sdram_inti_p1_rddata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_command_storage[5]);
assign main_soclinux_sdram_inti_p1_wrdata = main_soclinux_sdram_phaseinjector1_wrdata_storage;
assign main_soclinux_sdram_inti_p1_wrdata_mask = 1'd0;
assign main_soclinux_sdram_bankmachine0_req_valid = main_soclinux_sdram_interface_bank0_valid;
assign main_soclinux_sdram_interface_bank0_ready = main_soclinux_sdram_bankmachine0_req_ready;
assign main_soclinux_sdram_bankmachine0_req_we = main_soclinux_sdram_interface_bank0_we;
assign main_soclinux_sdram_bankmachine0_req_addr = main_soclinux_sdram_interface_bank0_addr;
assign main_soclinux_sdram_interface_bank0_lock = main_soclinux_sdram_bankmachine0_req_lock;
assign main_soclinux_sdram_interface_bank0_wdata_ready = main_soclinux_sdram_bankmachine0_req_wdata_ready;
assign main_soclinux_sdram_interface_bank0_rdata_valid = main_soclinux_sdram_bankmachine0_req_rdata_valid;
assign main_soclinux_sdram_bankmachine1_req_valid = main_soclinux_sdram_interface_bank1_valid;
assign main_soclinux_sdram_interface_bank1_ready = main_soclinux_sdram_bankmachine1_req_ready;
assign main_soclinux_sdram_bankmachine1_req_we = main_soclinux_sdram_interface_bank1_we;
assign main_soclinux_sdram_bankmachine1_req_addr = main_soclinux_sdram_interface_bank1_addr;
assign main_soclinux_sdram_interface_bank1_lock = main_soclinux_sdram_bankmachine1_req_lock;
assign main_soclinux_sdram_interface_bank1_wdata_ready = main_soclinux_sdram_bankmachine1_req_wdata_ready;
assign main_soclinux_sdram_interface_bank1_rdata_valid = main_soclinux_sdram_bankmachine1_req_rdata_valid;
assign main_soclinux_sdram_bankmachine2_req_valid = main_soclinux_sdram_interface_bank2_valid;
assign main_soclinux_sdram_interface_bank2_ready = main_soclinux_sdram_bankmachine2_req_ready;
assign main_soclinux_sdram_bankmachine2_req_we = main_soclinux_sdram_interface_bank2_we;
assign main_soclinux_sdram_bankmachine2_req_addr = main_soclinux_sdram_interface_bank2_addr;
assign main_soclinux_sdram_interface_bank2_lock = main_soclinux_sdram_bankmachine2_req_lock;
assign main_soclinux_sdram_interface_bank2_wdata_ready = main_soclinux_sdram_bankmachine2_req_wdata_ready;
assign main_soclinux_sdram_interface_bank2_rdata_valid = main_soclinux_sdram_bankmachine2_req_rdata_valid;
assign main_soclinux_sdram_bankmachine3_req_valid = main_soclinux_sdram_interface_bank3_valid;
assign main_soclinux_sdram_interface_bank3_ready = main_soclinux_sdram_bankmachine3_req_ready;
assign main_soclinux_sdram_bankmachine3_req_we = main_soclinux_sdram_interface_bank3_we;
assign main_soclinux_sdram_bankmachine3_req_addr = main_soclinux_sdram_interface_bank3_addr;
assign main_soclinux_sdram_interface_bank3_lock = main_soclinux_sdram_bankmachine3_req_lock;
assign main_soclinux_sdram_interface_bank3_wdata_ready = main_soclinux_sdram_bankmachine3_req_wdata_ready;
assign main_soclinux_sdram_interface_bank3_rdata_valid = main_soclinux_sdram_bankmachine3_req_rdata_valid;
assign main_soclinux_sdram_bankmachine4_req_valid = main_soclinux_sdram_interface_bank4_valid;
assign main_soclinux_sdram_interface_bank4_ready = main_soclinux_sdram_bankmachine4_req_ready;
assign main_soclinux_sdram_bankmachine4_req_we = main_soclinux_sdram_interface_bank4_we;
assign main_soclinux_sdram_bankmachine4_req_addr = main_soclinux_sdram_interface_bank4_addr;
assign main_soclinux_sdram_interface_bank4_lock = main_soclinux_sdram_bankmachine4_req_lock;
assign main_soclinux_sdram_interface_bank4_wdata_ready = main_soclinux_sdram_bankmachine4_req_wdata_ready;
assign main_soclinux_sdram_interface_bank4_rdata_valid = main_soclinux_sdram_bankmachine4_req_rdata_valid;
assign main_soclinux_sdram_bankmachine5_req_valid = main_soclinux_sdram_interface_bank5_valid;
assign main_soclinux_sdram_interface_bank5_ready = main_soclinux_sdram_bankmachine5_req_ready;
assign main_soclinux_sdram_bankmachine5_req_we = main_soclinux_sdram_interface_bank5_we;
assign main_soclinux_sdram_bankmachine5_req_addr = main_soclinux_sdram_interface_bank5_addr;
assign main_soclinux_sdram_interface_bank5_lock = main_soclinux_sdram_bankmachine5_req_lock;
assign main_soclinux_sdram_interface_bank5_wdata_ready = main_soclinux_sdram_bankmachine5_req_wdata_ready;
assign main_soclinux_sdram_interface_bank5_rdata_valid = main_soclinux_sdram_bankmachine5_req_rdata_valid;
assign main_soclinux_sdram_bankmachine6_req_valid = main_soclinux_sdram_interface_bank6_valid;
assign main_soclinux_sdram_interface_bank6_ready = main_soclinux_sdram_bankmachine6_req_ready;
assign main_soclinux_sdram_bankmachine6_req_we = main_soclinux_sdram_interface_bank6_we;
assign main_soclinux_sdram_bankmachine6_req_addr = main_soclinux_sdram_interface_bank6_addr;
assign main_soclinux_sdram_interface_bank6_lock = main_soclinux_sdram_bankmachine6_req_lock;
assign main_soclinux_sdram_interface_bank6_wdata_ready = main_soclinux_sdram_bankmachine6_req_wdata_ready;
assign main_soclinux_sdram_interface_bank6_rdata_valid = main_soclinux_sdram_bankmachine6_req_rdata_valid;
assign main_soclinux_sdram_bankmachine7_req_valid = main_soclinux_sdram_interface_bank7_valid;
assign main_soclinux_sdram_interface_bank7_ready = main_soclinux_sdram_bankmachine7_req_ready;
assign main_soclinux_sdram_bankmachine7_req_we = main_soclinux_sdram_interface_bank7_we;
assign main_soclinux_sdram_bankmachine7_req_addr = main_soclinux_sdram_interface_bank7_addr;
assign main_soclinux_sdram_interface_bank7_lock = main_soclinux_sdram_bankmachine7_req_lock;
assign main_soclinux_sdram_interface_bank7_wdata_ready = main_soclinux_sdram_bankmachine7_req_wdata_ready;
assign main_soclinux_sdram_interface_bank7_rdata_valid = main_soclinux_sdram_bankmachine7_req_rdata_valid;
assign main_soclinux_sdram_timer_wait = (~main_soclinux_sdram_timer_done0);
assign main_soclinux_sdram_postponer_req_i = main_soclinux_sdram_timer_done0;
assign main_soclinux_sdram_wants_refresh = main_soclinux_sdram_postponer_req_o;
assign main_soclinux_sdram_wants_zqcs = main_soclinux_sdram_zqcs_timer_done0;
assign main_soclinux_sdram_zqcs_timer_wait = (~main_soclinux_sdram_zqcs_executer_done);
assign main_soclinux_sdram_timer_done1 = (main_soclinux_sdram_timer_count1 == 1'd0);
assign main_soclinux_sdram_timer_done0 = main_soclinux_sdram_timer_done1;
assign main_soclinux_sdram_timer_count0 = main_soclinux_sdram_timer_count1;
assign main_soclinux_sdram_sequencer_start1 = (main_soclinux_sdram_sequencer_start0 | (main_soclinux_sdram_sequencer_count != 1'd0));
assign main_soclinux_sdram_sequencer_done0 = (main_soclinux_sdram_sequencer_done1 & (main_soclinux_sdram_sequencer_count == 1'd0));
assign main_soclinux_sdram_zqcs_timer_done1 = (main_soclinux_sdram_zqcs_timer_count1 == 1'd0);
assign main_soclinux_sdram_zqcs_timer_done0 = main_soclinux_sdram_zqcs_timer_done1;
assign main_soclinux_sdram_zqcs_timer_count0 = main_soclinux_sdram_zqcs_timer_count1;
always @(*) begin
	main_soclinux_sdram_cmd_last <= 1'd0;
	main_soclinux_sdram_sequencer_start0 <= 1'd0;
	main_soclinux_sdram_cmd_valid <= 1'd0;
	builder_litedramcore_refresher_next_state <= 2'd0;
	main_soclinux_sdram_zqcs_executer_start <= 1'd0;
	builder_litedramcore_refresher_next_state <= builder_litedramcore_refresher_state;
	case (builder_litedramcore_refresher_state)
		1'd1: begin
			main_soclinux_sdram_cmd_valid <= 1'd1;
			if (main_soclinux_sdram_cmd_ready) begin
				main_soclinux_sdram_sequencer_start0 <= 1'd1;
				builder_litedramcore_refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_soclinux_sdram_cmd_valid <= 1'd1;
			if (main_soclinux_sdram_sequencer_done0) begin
				if (main_soclinux_sdram_wants_zqcs) begin
					main_soclinux_sdram_zqcs_executer_start <= 1'd1;
					builder_litedramcore_refresher_next_state <= 2'd3;
				end else begin
					main_soclinux_sdram_cmd_valid <= 1'd0;
					main_soclinux_sdram_cmd_last <= 1'd1;
					builder_litedramcore_refresher_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			main_soclinux_sdram_cmd_valid <= 1'd1;
			if (main_soclinux_sdram_zqcs_executer_done) begin
				main_soclinux_sdram_cmd_valid <= 1'd0;
				main_soclinux_sdram_cmd_last <= 1'd1;
				builder_litedramcore_refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (main_soclinux_sdram_wants_refresh) begin
					builder_litedramcore_refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine0_req_valid;
assign main_soclinux_sdram_bankmachine0_req_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine0_req_we;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine0_req_addr;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine0_req_wdata_ready | main_soclinux_sdram_bankmachine0_req_rdata_valid);
assign main_soclinux_sdram_bankmachine0_req_lock = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine0_row_hit = (main_soclinux_sdram_bankmachine0_row == main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	main_soclinux_sdram_bankmachine0_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine0_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine0_cmd_payload_a <= main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine0_cmd_payload_a <= ((main_soclinux_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine0_twtpcon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine0_trccon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
assign main_soclinux_sdram_bankmachine0_trascon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine0_auto_precharge <= (main_soclinux_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine0_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine0_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine0_next_state <= 3'd0;
	builder_litedramcore_bankmachine0_next_state <= builder_litedramcore_bankmachine0_state;
	case (builder_litedramcore_bankmachine0_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
				main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
					builder_litedramcore_bankmachine0_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
				builder_litedramcore_bankmachine0_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine0_trccon_ready) begin
				main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine0_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
					builder_litedramcore_bankmachine0_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine0_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine0_refresh_req)) begin
				builder_litedramcore_bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine0_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine0_refresh_req) begin
				builder_litedramcore_bankmachine0_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine0_row_opened) begin
						if (main_soclinux_sdram_bankmachine0_row_hit) begin
							main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine0_req_wdata_ready <= main_soclinux_sdram_bankmachine0_cmd_ready;
								main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine0_req_rdata_valid <= main_soclinux_sdram_bankmachine0_cmd_ready;
								main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine0_cmd_ready & main_soclinux_sdram_bankmachine0_auto_precharge)) begin
								builder_litedramcore_bankmachine0_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine0_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine1_req_valid;
assign main_soclinux_sdram_bankmachine1_req_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine1_req_we;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine1_req_addr;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine1_req_wdata_ready | main_soclinux_sdram_bankmachine1_req_rdata_valid);
assign main_soclinux_sdram_bankmachine1_req_lock = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine1_row_hit = (main_soclinux_sdram_bankmachine1_row == main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	main_soclinux_sdram_bankmachine1_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine1_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine1_cmd_payload_a <= main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine1_cmd_payload_a <= ((main_soclinux_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine1_twtpcon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine1_trccon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
assign main_soclinux_sdram_bankmachine1_trascon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine1_auto_precharge <= (main_soclinux_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine1_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine1_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	builder_litedramcore_bankmachine1_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine1_next_state <= builder_litedramcore_bankmachine1_state;
	case (builder_litedramcore_bankmachine1_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
				main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
					builder_litedramcore_bankmachine1_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
				builder_litedramcore_bankmachine1_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine1_trccon_ready) begin
				main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine1_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
					builder_litedramcore_bankmachine1_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine1_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine1_refresh_req)) begin
				builder_litedramcore_bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine1_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine1_refresh_req) begin
				builder_litedramcore_bankmachine1_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine1_row_opened) begin
						if (main_soclinux_sdram_bankmachine1_row_hit) begin
							main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine1_req_wdata_ready <= main_soclinux_sdram_bankmachine1_cmd_ready;
								main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine1_req_rdata_valid <= main_soclinux_sdram_bankmachine1_cmd_ready;
								main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine1_cmd_ready & main_soclinux_sdram_bankmachine1_auto_precharge)) begin
								builder_litedramcore_bankmachine1_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine1_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine2_req_valid;
assign main_soclinux_sdram_bankmachine2_req_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine2_req_we;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine2_req_addr;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine2_req_wdata_ready | main_soclinux_sdram_bankmachine2_req_rdata_valid);
assign main_soclinux_sdram_bankmachine2_req_lock = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine2_row_hit = (main_soclinux_sdram_bankmachine2_row == main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	main_soclinux_sdram_bankmachine2_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine2_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine2_cmd_payload_a <= main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine2_cmd_payload_a <= ((main_soclinux_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine2_twtpcon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine2_trccon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
assign main_soclinux_sdram_bankmachine2_trascon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine2_auto_precharge <= (main_soclinux_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine2_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine2_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	builder_litedramcore_bankmachine2_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine2_next_state <= builder_litedramcore_bankmachine2_state;
	case (builder_litedramcore_bankmachine2_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
				main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
					builder_litedramcore_bankmachine2_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
				builder_litedramcore_bankmachine2_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine2_trccon_ready) begin
				main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine2_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
					builder_litedramcore_bankmachine2_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine2_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine2_refresh_req)) begin
				builder_litedramcore_bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine2_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine2_refresh_req) begin
				builder_litedramcore_bankmachine2_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine2_row_opened) begin
						if (main_soclinux_sdram_bankmachine2_row_hit) begin
							main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine2_req_wdata_ready <= main_soclinux_sdram_bankmachine2_cmd_ready;
								main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine2_req_rdata_valid <= main_soclinux_sdram_bankmachine2_cmd_ready;
								main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine2_cmd_ready & main_soclinux_sdram_bankmachine2_auto_precharge)) begin
								builder_litedramcore_bankmachine2_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine2_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine3_req_valid;
assign main_soclinux_sdram_bankmachine3_req_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine3_req_we;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine3_req_addr;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine3_req_wdata_ready | main_soclinux_sdram_bankmachine3_req_rdata_valid);
assign main_soclinux_sdram_bankmachine3_req_lock = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine3_row_hit = (main_soclinux_sdram_bankmachine3_row == main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	main_soclinux_sdram_bankmachine3_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine3_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine3_cmd_payload_a <= main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine3_cmd_payload_a <= ((main_soclinux_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine3_twtpcon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine3_trccon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
assign main_soclinux_sdram_bankmachine3_trascon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine3_auto_precharge <= (main_soclinux_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine3_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine3_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	builder_litedramcore_bankmachine3_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine3_next_state <= builder_litedramcore_bankmachine3_state;
	case (builder_litedramcore_bankmachine3_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
				main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
					builder_litedramcore_bankmachine3_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
				builder_litedramcore_bankmachine3_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine3_trccon_ready) begin
				main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine3_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
					builder_litedramcore_bankmachine3_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine3_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine3_refresh_req)) begin
				builder_litedramcore_bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine3_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine3_refresh_req) begin
				builder_litedramcore_bankmachine3_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine3_row_opened) begin
						if (main_soclinux_sdram_bankmachine3_row_hit) begin
							main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine3_req_wdata_ready <= main_soclinux_sdram_bankmachine3_cmd_ready;
								main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine3_req_rdata_valid <= main_soclinux_sdram_bankmachine3_cmd_ready;
								main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine3_cmd_ready & main_soclinux_sdram_bankmachine3_auto_precharge)) begin
								builder_litedramcore_bankmachine3_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine3_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine4_req_valid;
assign main_soclinux_sdram_bankmachine4_req_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine4_req_we;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine4_req_addr;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine4_req_wdata_ready | main_soclinux_sdram_bankmachine4_req_rdata_valid);
assign main_soclinux_sdram_bankmachine4_req_lock = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine4_row_hit = (main_soclinux_sdram_bankmachine4_row == main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
	main_soclinux_sdram_bankmachine4_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine4_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine4_cmd_payload_a <= main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine4_cmd_payload_a <= ((main_soclinux_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine4_twtpcon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine4_trccon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
assign main_soclinux_sdram_bankmachine4_trascon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine4_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine4_auto_precharge <= (main_soclinux_sdram_bankmachine4_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine4_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine4_row_close <= 1'd0;
	builder_litedramcore_bankmachine4_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine4_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine4_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine4_next_state <= builder_litedramcore_bankmachine4_state;
	case (builder_litedramcore_bankmachine4_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
				main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
					builder_litedramcore_bankmachine4_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
				builder_litedramcore_bankmachine4_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine4_trccon_ready) begin
				main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine4_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
					builder_litedramcore_bankmachine4_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine4_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine4_refresh_req)) begin
				builder_litedramcore_bankmachine4_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine4_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine4_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine4_refresh_req) begin
				builder_litedramcore_bankmachine4_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine4_row_opened) begin
						if (main_soclinux_sdram_bankmachine4_row_hit) begin
							main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine4_req_wdata_ready <= main_soclinux_sdram_bankmachine4_cmd_ready;
								main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine4_req_rdata_valid <= main_soclinux_sdram_bankmachine4_cmd_ready;
								main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine4_cmd_ready & main_soclinux_sdram_bankmachine4_auto_precharge)) begin
								builder_litedramcore_bankmachine4_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine4_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine4_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine5_req_valid;
assign main_soclinux_sdram_bankmachine5_req_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine5_req_we;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine5_req_addr;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine5_req_wdata_ready | main_soclinux_sdram_bankmachine5_req_rdata_valid);
assign main_soclinux_sdram_bankmachine5_req_lock = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine5_row_hit = (main_soclinux_sdram_bankmachine5_row == main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
	main_soclinux_sdram_bankmachine5_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine5_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine5_cmd_payload_a <= main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine5_cmd_payload_a <= ((main_soclinux_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine5_twtpcon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine5_trccon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
assign main_soclinux_sdram_bankmachine5_trascon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine5_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine5_auto_precharge <= (main_soclinux_sdram_bankmachine5_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine5_row_open <= 1'd0;
	builder_litedramcore_bankmachine5_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine5_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine5_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine5_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine5_next_state <= builder_litedramcore_bankmachine5_state;
	case (builder_litedramcore_bankmachine5_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
				main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
					builder_litedramcore_bankmachine5_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
				builder_litedramcore_bankmachine5_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine5_trccon_ready) begin
				main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine5_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
					builder_litedramcore_bankmachine5_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine5_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine5_refresh_req)) begin
				builder_litedramcore_bankmachine5_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine5_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine5_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine5_refresh_req) begin
				builder_litedramcore_bankmachine5_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine5_row_opened) begin
						if (main_soclinux_sdram_bankmachine5_row_hit) begin
							main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine5_req_wdata_ready <= main_soclinux_sdram_bankmachine5_cmd_ready;
								main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine5_req_rdata_valid <= main_soclinux_sdram_bankmachine5_cmd_ready;
								main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine5_cmd_ready & main_soclinux_sdram_bankmachine5_auto_precharge)) begin
								builder_litedramcore_bankmachine5_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine5_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine5_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine6_req_valid;
assign main_soclinux_sdram_bankmachine6_req_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine6_req_we;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine6_req_addr;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine6_req_wdata_ready | main_soclinux_sdram_bankmachine6_req_rdata_valid);
assign main_soclinux_sdram_bankmachine6_req_lock = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine6_row_hit = (main_soclinux_sdram_bankmachine6_row == main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
	main_soclinux_sdram_bankmachine6_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine6_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine6_cmd_payload_a <= main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine6_cmd_payload_a <= ((main_soclinux_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine6_twtpcon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine6_trccon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
assign main_soclinux_sdram_bankmachine6_trascon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine6_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine6_auto_precharge <= (main_soclinux_sdram_bankmachine6_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd0;
	builder_litedramcore_bankmachine6_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine6_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine6_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine6_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine6_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine6_next_state <= builder_litedramcore_bankmachine6_state;
	case (builder_litedramcore_bankmachine6_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
				main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
					builder_litedramcore_bankmachine6_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
				builder_litedramcore_bankmachine6_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine6_trccon_ready) begin
				main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine6_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
					builder_litedramcore_bankmachine6_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine6_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine6_refresh_req)) begin
				builder_litedramcore_bankmachine6_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine6_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine6_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine6_refresh_req) begin
				builder_litedramcore_bankmachine6_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine6_row_opened) begin
						if (main_soclinux_sdram_bankmachine6_row_hit) begin
							main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine6_req_wdata_ready <= main_soclinux_sdram_bankmachine6_cmd_ready;
								main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine6_req_rdata_valid <= main_soclinux_sdram_bankmachine6_cmd_ready;
								main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine6_cmd_ready & main_soclinux_sdram_bankmachine6_auto_precharge)) begin
								builder_litedramcore_bankmachine6_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine6_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine6_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine7_req_valid;
assign main_soclinux_sdram_bankmachine7_req_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine7_req_we;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine7_req_addr;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine7_req_wdata_ready | main_soclinux_sdram_bankmachine7_req_rdata_valid);
assign main_soclinux_sdram_bankmachine7_req_lock = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid);
assign main_soclinux_sdram_bankmachine7_row_hit = (main_soclinux_sdram_bankmachine7_row == main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7]);
assign main_soclinux_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
	main_soclinux_sdram_bankmachine7_cmd_payload_a <= 15'd0;
	if (main_soclinux_sdram_bankmachine7_row_col_n_addr_sel) begin
		main_soclinux_sdram_bankmachine7_cmd_payload_a <= main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_soclinux_sdram_bankmachine7_cmd_payload_a <= ((main_soclinux_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
end
assign main_soclinux_sdram_bankmachine7_twtpcon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine7_trccon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
assign main_soclinux_sdram_bankmachine7_trascon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
always @(*) begin
	main_soclinux_sdram_bankmachine7_auto_precharge <= 1'd0;
	if ((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid)) begin
		if ((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7])) begin
			main_soclinux_sdram_bankmachine7_auto_precharge <= (main_soclinux_sdram_bankmachine7_row_close == 1'd0);
		end
	end
end
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_first;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_last;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
always @(*) begin
	main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce;
	end
end
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace));
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8);
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready);
always @(*) begin
	main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd0;
	builder_litedramcore_bankmachine7_next_state <= 3'd0;
	main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd0;
	main_soclinux_sdram_bankmachine7_row_open <= 1'd0;
	main_soclinux_sdram_bankmachine7_row_close <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
	main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
	main_soclinux_sdram_bankmachine7_req_wdata_ready <= 1'd0;
	main_soclinux_sdram_bankmachine7_req_rdata_valid <= 1'd0;
	builder_litedramcore_bankmachine7_next_state <= builder_litedramcore_bankmachine7_state;
	case (builder_litedramcore_bankmachine7_state)
		1'd1: begin
			if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
				main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
				if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
					builder_litedramcore_bankmachine7_next_state <= 3'd5;
				end
				main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
				main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
				main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
			main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd2: begin
			if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
				builder_litedramcore_bankmachine7_next_state <= 3'd5;
			end
			main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd3: begin
			if (main_soclinux_sdram_bankmachine7_trccon_ready) begin
				main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
				main_soclinux_sdram_bankmachine7_row_open <= 1'd1;
				main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
				main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
				if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
					builder_litedramcore_bankmachine7_next_state <= 3'd6;
				end
				main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (main_soclinux_sdram_bankmachine7_twtpcon_ready) begin
				main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd1;
			end
			main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
			main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			if ((~main_soclinux_sdram_bankmachine7_refresh_req)) begin
				builder_litedramcore_bankmachine7_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_litedramcore_bankmachine7_next_state <= 2'd3;
		end
		3'd6: begin
			builder_litedramcore_bankmachine7_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_sdram_bankmachine7_refresh_req) begin
				builder_litedramcore_bankmachine7_next_state <= 3'd4;
			end else begin
				if (main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (main_soclinux_sdram_bankmachine7_row_opened) begin
						if (main_soclinux_sdram_bankmachine7_row_hit) begin
							main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
							if (main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								main_soclinux_sdram_bankmachine7_req_wdata_ready <= main_soclinux_sdram_bankmachine7_cmd_ready;
								main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
								main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
							end else begin
								main_soclinux_sdram_bankmachine7_req_rdata_valid <= main_soclinux_sdram_bankmachine7_cmd_ready;
								main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
							end
							main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
							if ((main_soclinux_sdram_bankmachine7_cmd_ready & main_soclinux_sdram_bankmachine7_auto_precharge)) begin
								builder_litedramcore_bankmachine7_next_state <= 2'd2;
							end
						end else begin
							builder_litedramcore_bankmachine7_next_state <= 1'd1;
						end
					end else begin
						builder_litedramcore_bankmachine7_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_sdram_trrdcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
assign main_soclinux_sdram_tfawcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
assign main_soclinux_sdram_ras_allowed = (main_soclinux_sdram_trrdcon_ready & main_soclinux_sdram_tfawcon_ready);
assign main_soclinux_sdram_tccdcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_cmd_payload_is_write | main_soclinux_sdram_choose_req_cmd_payload_is_read));
assign main_soclinux_sdram_cas_allowed = main_soclinux_sdram_tccdcon_ready;
assign main_soclinux_sdram_twtrcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
assign main_soclinux_sdram_read_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_read) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_read));
assign main_soclinux_sdram_write_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_write) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_write));
assign main_soclinux_sdram_max_time0 = (main_soclinux_sdram_time0 == 1'd0);
assign main_soclinux_sdram_max_time1 = (main_soclinux_sdram_time1 == 1'd0);
assign main_soclinux_sdram_bankmachine0_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine1_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine2_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine3_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine4_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine5_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine6_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine7_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_go_to_refresh = (((((((main_soclinux_sdram_bankmachine0_refresh_gnt & main_soclinux_sdram_bankmachine1_refresh_gnt) & main_soclinux_sdram_bankmachine2_refresh_gnt) & main_soclinux_sdram_bankmachine3_refresh_gnt) & main_soclinux_sdram_bankmachine4_refresh_gnt) & main_soclinux_sdram_bankmachine5_refresh_gnt) & main_soclinux_sdram_bankmachine6_refresh_gnt) & main_soclinux_sdram_bankmachine7_refresh_gnt);
assign main_soclinux_sdram_interface_rdata = {main_soclinux_sdram_dfi_p1_rddata, main_soclinux_sdram_dfi_p0_rddata};
assign {main_soclinux_sdram_dfi_p1_wrdata, main_soclinux_sdram_dfi_p0_wrdata} = main_soclinux_sdram_interface_wdata;
assign {main_soclinux_sdram_dfi_p1_wrdata_mask, main_soclinux_sdram_dfi_p0_wrdata_mask} = (~main_soclinux_sdram_interface_wdata_we);
always @(*) begin
	main_soclinux_sdram_choose_cmd_valids <= 8'd0;
	main_soclinux_sdram_choose_cmd_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
	main_soclinux_sdram_choose_cmd_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
end
assign main_soclinux_sdram_choose_cmd_request = main_soclinux_sdram_choose_cmd_valids;
assign main_soclinux_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed0;
assign main_soclinux_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1;
assign main_soclinux_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5;
always @(*) begin
	main_soclinux_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
		main_soclinux_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
	end
end
always @(*) begin
	main_soclinux_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
		main_soclinux_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
	end
end
always @(*) begin
	main_soclinux_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
		main_soclinux_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
	end
end
assign main_soclinux_sdram_choose_cmd_ce = (main_soclinux_sdram_choose_cmd_cmd_ready | (~main_soclinux_sdram_choose_cmd_cmd_valid));
always @(*) begin
	main_soclinux_sdram_choose_req_valids <= 8'd0;
	main_soclinux_sdram_choose_req_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
	main_soclinux_sdram_choose_req_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
end
assign main_soclinux_sdram_choose_req_request = main_soclinux_sdram_choose_req_valids;
assign main_soclinux_sdram_choose_req_cmd_valid = builder_rhs_array_muxed6;
assign main_soclinux_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed7;
assign main_soclinux_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed8;
assign main_soclinux_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9;
assign main_soclinux_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10;
assign main_soclinux_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11;
always @(*) begin
	main_soclinux_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (main_soclinux_sdram_choose_req_cmd_valid) begin
		main_soclinux_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
	end
end
always @(*) begin
	main_soclinux_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (main_soclinux_sdram_choose_req_cmd_valid) begin
		main_soclinux_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
	end
end
always @(*) begin
	main_soclinux_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (main_soclinux_sdram_choose_req_cmd_valid) begin
		main_soclinux_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd0))) begin
		main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd0))) begin
		main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd1))) begin
		main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd1))) begin
		main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd2))) begin
		main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd2))) begin
		main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd3))) begin
		main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd3))) begin
		main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd4))) begin
		main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd4))) begin
		main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd5))) begin
		main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd5))) begin
		main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd6))) begin
		main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd6))) begin
		main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd0;
	if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd7))) begin
		main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
	if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd7))) begin
		main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
end
assign main_soclinux_sdram_choose_req_ce = (main_soclinux_sdram_choose_req_cmd_ready | (~main_soclinux_sdram_choose_req_cmd_valid));
assign main_soclinux_sdram_dfi_p0_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p0_cke = {1{main_soclinux_sdram_steerer0}};
assign main_soclinux_sdram_dfi_p0_odt = {1{main_soclinux_sdram_steerer1}};
assign main_soclinux_sdram_dfi_p1_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p1_cke = {1{main_soclinux_sdram_steerer2}};
assign main_soclinux_sdram_dfi_p1_odt = {1{main_soclinux_sdram_steerer3}};
assign main_soclinux_sdram_tfawcon_count = ((main_soclinux_sdram_tfawcon_window[0] + main_soclinux_sdram_tfawcon_window[1]) + main_soclinux_sdram_tfawcon_window[2]);
always @(*) begin
	main_soclinux_sdram_choose_req_want_writes <= 1'd0;
	main_soclinux_sdram_en0 <= 1'd0;
	main_soclinux_sdram_choose_req_cmd_ready <= 1'd0;
	builder_litedramcore_multiplexer_next_state <= 4'd0;
	main_soclinux_sdram_en1 <= 1'd0;
	main_soclinux_sdram_steerer_sel0 <= 2'd0;
	main_soclinux_sdram_steerer_sel1 <= 2'd0;
	main_soclinux_sdram_choose_cmd_want_activates <= 1'd0;
	main_soclinux_sdram_cmd_ready <= 1'd0;
	main_soclinux_sdram_choose_cmd_cmd_ready <= 1'd0;
	main_soclinux_sdram_choose_req_want_reads <= 1'd0;
	builder_litedramcore_multiplexer_next_state <= builder_litedramcore_multiplexer_state;
	case (builder_litedramcore_multiplexer_state)
		1'd1: begin
			main_soclinux_sdram_en1 <= 1'd1;
			main_soclinux_sdram_choose_req_want_writes <= 1'd1;
			if (1'd0) begin
				main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
			end else begin
				main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
				main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
				main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
			end
			main_soclinux_sdram_steerer_sel0 <= 1'd0;
			if (1'd0) begin
				main_soclinux_sdram_steerer_sel0 <= 2'd2;
			end
			if (1'd1) begin
				main_soclinux_sdram_steerer_sel0 <= 1'd1;
			end
			main_soclinux_sdram_steerer_sel1 <= 1'd0;
			if (1'd1) begin
				main_soclinux_sdram_steerer_sel1 <= 2'd2;
			end
			if (1'd0) begin
				main_soclinux_sdram_steerer_sel1 <= 1'd1;
			end
			if (main_soclinux_sdram_read_available) begin
				if (((~main_soclinux_sdram_write_available) | main_soclinux_sdram_max_time1)) begin
					builder_litedramcore_multiplexer_next_state <= 2'd3;
				end
			end
			if (main_soclinux_sdram_go_to_refresh) begin
				builder_litedramcore_multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_soclinux_sdram_steerer_sel0 <= 2'd3;
			main_soclinux_sdram_cmd_ready <= 1'd1;
			if (main_soclinux_sdram_cmd_last) begin
				builder_litedramcore_multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (main_soclinux_sdram_twtrcon_ready) begin
				builder_litedramcore_multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			builder_litedramcore_multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			builder_litedramcore_multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			builder_litedramcore_multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			builder_litedramcore_multiplexer_next_state <= 4'd8;
		end
		4'd8: begin
			builder_litedramcore_multiplexer_next_state <= 4'd9;
		end
		4'd9: begin
			builder_litedramcore_multiplexer_next_state <= 4'd10;
		end
		4'd10: begin
			builder_litedramcore_multiplexer_next_state <= 4'd11;
		end
		4'd11: begin
			builder_litedramcore_multiplexer_next_state <= 4'd12;
		end
		4'd12: begin
			builder_litedramcore_multiplexer_next_state <= 4'd13;
		end
		4'd13: begin
			builder_litedramcore_multiplexer_next_state <= 4'd14;
		end
		4'd14: begin
			builder_litedramcore_multiplexer_next_state <= 4'd15;
		end
		4'd15: begin
			builder_litedramcore_multiplexer_next_state <= 1'd1;
		end
		default: begin
			main_soclinux_sdram_en0 <= 1'd1;
			main_soclinux_sdram_choose_req_want_reads <= 1'd1;
			if (1'd0) begin
				main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
			end else begin
				main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
				main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
				main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
			end
			main_soclinux_sdram_steerer_sel0 <= 1'd0;
			if (1'd1) begin
				main_soclinux_sdram_steerer_sel0 <= 2'd2;
			end
			if (1'd0) begin
				main_soclinux_sdram_steerer_sel0 <= 1'd1;
			end
			main_soclinux_sdram_steerer_sel1 <= 1'd0;
			if (1'd0) begin
				main_soclinux_sdram_steerer_sel1 <= 2'd2;
			end
			if (1'd1) begin
				main_soclinux_sdram_steerer_sel1 <= 1'd1;
			end
			if (main_soclinux_sdram_write_available) begin
				if (((~main_soclinux_sdram_read_available) | main_soclinux_sdram_max_time0)) begin
					builder_litedramcore_multiplexer_next_state <= 3'd4;
				end
			end
			if (main_soclinux_sdram_go_to_refresh) begin
				builder_litedramcore_multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign builder_litedramcore_roundrobin0_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin0_ce = ((~main_soclinux_sdram_interface_bank0_valid) & (~main_soclinux_sdram_interface_bank0_lock));
assign main_soclinux_sdram_interface_bank0_addr = builder_rhs_array_muxed12;
assign main_soclinux_sdram_interface_bank0_we = builder_rhs_array_muxed13;
assign main_soclinux_sdram_interface_bank0_valid = builder_rhs_array_muxed14;
assign builder_litedramcore_roundrobin1_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin1_ce = ((~main_soclinux_sdram_interface_bank1_valid) & (~main_soclinux_sdram_interface_bank1_lock));
assign main_soclinux_sdram_interface_bank1_addr = builder_rhs_array_muxed15;
assign main_soclinux_sdram_interface_bank1_we = builder_rhs_array_muxed16;
assign main_soclinux_sdram_interface_bank1_valid = builder_rhs_array_muxed17;
assign builder_litedramcore_roundrobin2_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin2_ce = ((~main_soclinux_sdram_interface_bank2_valid) & (~main_soclinux_sdram_interface_bank2_lock));
assign main_soclinux_sdram_interface_bank2_addr = builder_rhs_array_muxed18;
assign main_soclinux_sdram_interface_bank2_we = builder_rhs_array_muxed19;
assign main_soclinux_sdram_interface_bank2_valid = builder_rhs_array_muxed20;
assign builder_litedramcore_roundrobin3_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin3_ce = ((~main_soclinux_sdram_interface_bank3_valid) & (~main_soclinux_sdram_interface_bank3_lock));
assign main_soclinux_sdram_interface_bank3_addr = builder_rhs_array_muxed21;
assign main_soclinux_sdram_interface_bank3_we = builder_rhs_array_muxed22;
assign main_soclinux_sdram_interface_bank3_valid = builder_rhs_array_muxed23;
assign builder_litedramcore_roundrobin4_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin4_ce = ((~main_soclinux_sdram_interface_bank4_valid) & (~main_soclinux_sdram_interface_bank4_lock));
assign main_soclinux_sdram_interface_bank4_addr = builder_rhs_array_muxed24;
assign main_soclinux_sdram_interface_bank4_we = builder_rhs_array_muxed25;
assign main_soclinux_sdram_interface_bank4_valid = builder_rhs_array_muxed26;
assign builder_litedramcore_roundrobin5_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin5_ce = ((~main_soclinux_sdram_interface_bank5_valid) & (~main_soclinux_sdram_interface_bank5_lock));
assign main_soclinux_sdram_interface_bank5_addr = builder_rhs_array_muxed27;
assign main_soclinux_sdram_interface_bank5_we = builder_rhs_array_muxed28;
assign main_soclinux_sdram_interface_bank5_valid = builder_rhs_array_muxed29;
assign builder_litedramcore_roundrobin6_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin6_ce = ((~main_soclinux_sdram_interface_bank6_valid) & (~main_soclinux_sdram_interface_bank6_lock));
assign main_soclinux_sdram_interface_bank6_addr = builder_rhs_array_muxed30;
assign main_soclinux_sdram_interface_bank6_we = builder_rhs_array_muxed31;
assign main_soclinux_sdram_interface_bank6_valid = builder_rhs_array_muxed32;
assign builder_litedramcore_roundrobin7_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_litedramcore_roundrobin7_ce = ((~main_soclinux_sdram_interface_bank7_valid) & (~main_soclinux_sdram_interface_bank7_lock));
assign main_soclinux_sdram_interface_bank7_addr = builder_rhs_array_muxed33;
assign main_soclinux_sdram_interface_bank7_we = builder_rhs_array_muxed34;
assign main_soclinux_sdram_interface_bank7_valid = builder_rhs_array_muxed35;
assign main_soclinux_port_cmd_ready = ((((((((1'd0 | (((builder_litedramcore_roundrobin0_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank0_ready)) | (((builder_litedramcore_roundrobin1_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank1_ready)) | (((builder_litedramcore_roundrobin2_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank2_ready)) | (((builder_litedramcore_roundrobin3_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank3_ready)) | (((builder_litedramcore_roundrobin4_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank4_ready)) | (((builder_litedramcore_roundrobin5_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank5_ready)) | (((builder_litedramcore_roundrobin6_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank6_ready)) | (((builder_litedramcore_roundrobin7_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank7_ready));
assign main_soclinux_port_wdata_ready = builder_litedramcore_new_master_wdata_ready3;
assign main_soclinux_port_rdata_valid = builder_litedramcore_new_master_rdata_valid13;
always @(*) begin
	main_soclinux_sdram_interface_wdata <= 128'd0;
	main_soclinux_sdram_interface_wdata_we <= 16'd0;
	case ({builder_litedramcore_new_master_wdata_ready3})
		1'd1: begin
			main_soclinux_sdram_interface_wdata <= main_soclinux_port_wdata_payload_data;
			main_soclinux_sdram_interface_wdata_we <= main_soclinux_port_wdata_payload_we;
		end
		default: begin
			main_soclinux_sdram_interface_wdata <= 1'd0;
			main_soclinux_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign main_soclinux_port_rdata_payload_data = main_soclinux_sdram_interface_rdata;
assign builder_litedramcore_roundrobin0_grant = 1'd0;
assign builder_litedramcore_roundrobin1_grant = 1'd0;
assign builder_litedramcore_roundrobin2_grant = 1'd0;
assign builder_litedramcore_roundrobin3_grant = 1'd0;
assign builder_litedramcore_roundrobin4_grant = 1'd0;
assign builder_litedramcore_roundrobin5_grant = 1'd0;
assign builder_litedramcore_roundrobin6_grant = 1'd0;
assign builder_litedramcore_roundrobin7_grant = 1'd0;
assign main_soclinux_data_port_adr = main_soclinux_wb_sdram_adr[8:2];
always @(*) begin
	main_soclinux_data_port_we <= 16'd0;
	main_soclinux_data_port_dat_w <= 128'd0;
	if (main_soclinux_write_from_slave) begin
		main_soclinux_data_port_dat_w <= main_soclinux_interface_dat_r;
		main_soclinux_data_port_we <= {16{1'd1}};
	end else begin
		main_soclinux_data_port_dat_w <= {4{main_soclinux_wb_sdram_dat_w}};
		if ((((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb) & main_soclinux_wb_sdram_we) & main_soclinux_wb_sdram_ack)) begin
			main_soclinux_data_port_we <= {({4{(main_soclinux_wb_sdram_adr[1:0] == 1'd0)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[1:0] == 1'd1)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[1:0] == 2'd2)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[1:0] == 2'd3)}} & main_soclinux_wb_sdram_sel)};
		end
	end
end
assign main_soclinux_interface_dat_w = main_soclinux_data_port_dat_r;
assign main_soclinux_interface_sel = 16'd65535;
always @(*) begin
	main_soclinux_wb_sdram_dat_r <= 32'd0;
	case (main_soclinux_adr_offset_r)
		1'd0: begin
			main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[127:96];
		end
		1'd1: begin
			main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[95:64];
		end
		2'd2: begin
			main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[63:32];
		end
		default: begin
			main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[31:0];
		end
	endcase
end
assign {main_soclinux_tag_do_dirty, main_soclinux_tag_do_tag} = main_soclinux_tag_port_dat_r;
assign main_soclinux_tag_port_dat_w = {main_soclinux_tag_di_dirty, main_soclinux_tag_di_tag};
assign main_soclinux_tag_port_adr = main_soclinux_wb_sdram_adr[8:2];
assign main_soclinux_tag_di_tag = main_soclinux_wb_sdram_adr[29:9];
assign main_soclinux_interface_adr = {main_soclinux_tag_do_tag, main_soclinux_wb_sdram_adr[8:2]};
always @(*) begin
	main_soclinux_write_from_slave <= 1'd0;
	main_soclinux_interface_cyc <= 1'd0;
	main_soclinux_interface_stb <= 1'd0;
	main_soclinux_tag_port_we <= 1'd0;
	main_soclinux_interface_we <= 1'd0;
	builder_fullmemorywe_next_state <= 2'd0;
	main_soclinux_wb_sdram_ack <= 1'd0;
	main_soclinux_tag_di_dirty <= 1'd0;
	main_soclinux_word_clr <= 1'd0;
	main_soclinux_word_inc <= 1'd0;
	builder_fullmemorywe_next_state <= builder_fullmemorywe_state;
	case (builder_fullmemorywe_state)
		1'd1: begin
			main_soclinux_word_clr <= 1'd1;
			if ((main_soclinux_tag_do_tag == main_soclinux_wb_sdram_adr[29:9])) begin
				main_soclinux_wb_sdram_ack <= 1'd1;
				if (main_soclinux_wb_sdram_we) begin
					main_soclinux_tag_di_dirty <= 1'd1;
					main_soclinux_tag_port_we <= 1'd1;
				end
				builder_fullmemorywe_next_state <= 1'd0;
			end else begin
				if (main_soclinux_tag_do_dirty) begin
					builder_fullmemorywe_next_state <= 2'd2;
				end else begin
					main_soclinux_tag_port_we <= 1'd1;
					main_soclinux_word_clr <= 1'd1;
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			main_soclinux_interface_stb <= 1'd1;
			main_soclinux_interface_cyc <= 1'd1;
			main_soclinux_interface_we <= 1'd1;
			if (main_soclinux_interface_ack) begin
				main_soclinux_word_inc <= 1'd1;
				if (1'd1) begin
					main_soclinux_tag_port_we <= 1'd1;
					main_soclinux_word_clr <= 1'd1;
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			main_soclinux_interface_stb <= 1'd1;
			main_soclinux_interface_cyc <= 1'd1;
			main_soclinux_interface_we <= 1'd0;
			if (main_soclinux_interface_ack) begin
				main_soclinux_write_from_slave <= 1'd1;
				main_soclinux_word_inc <= 1'd1;
				if (1'd1) begin
					builder_fullmemorywe_next_state <= 1'd1;
				end else begin
					builder_fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		default: begin
			if ((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb)) begin
				builder_fullmemorywe_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_port_cmd_payload_addr = (main_soclinux_interface_adr - 27'd67108864);
assign main_soclinux_port_cmd_payload_we = main_soclinux_interface_we;
assign main_soclinux_port_cmd_last = (~main_soclinux_interface_we);
assign main_soclinux_port_flush = (~main_soclinux_interface_cyc);
always @(*) begin
	main_soclinux_port_wdata_valid <= 1'd0;
	main_soclinux_port_wdata_valid <= (main_soclinux_interface_stb & main_soclinux_interface_we);
	if (1'd1) begin
		if ((~main_soclinux_is_ongoing)) begin
			main_soclinux_port_wdata_valid <= 1'd0;
		end
	end
end
assign main_soclinux_port_wdata_payload_data = main_soclinux_interface_dat_w;
assign main_soclinux_port_wdata_payload_we = main_soclinux_interface_sel;
assign main_soclinux_port_rdata_ready = 1'd1;
always @(*) begin
	main_soclinux_is_ongoing <= 1'd0;
	main_soclinux_interface_dat_r <= 128'd0;
	main_soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
	main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
	main_soclinux_port_cmd_valid <= 1'd0;
	builder_litedramwishbone2native_next_state <= 2'd0;
	main_soclinux_interface_ack <= 1'd0;
	builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state;
	case (builder_litedramwishbone2native_state)
		1'd1: begin
			main_soclinux_is_ongoing <= 1'd1;
			main_soclinux_aborted_litedramwishbone2native_next_value <= ((~main_soclinux_interface_cyc) | main_soclinux_aborted);
			main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
			if ((main_soclinux_port_wdata_valid & main_soclinux_port_wdata_ready)) begin
				main_soclinux_interface_ack <= (main_soclinux_interface_cyc & (~main_soclinux_aborted));
				builder_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd2: begin
			main_soclinux_aborted_litedramwishbone2native_next_value <= ((~main_soclinux_interface_cyc) | main_soclinux_aborted);
			main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
			if (main_soclinux_port_rdata_valid) begin
				main_soclinux_interface_ack <= (main_soclinux_interface_cyc & (~main_soclinux_aborted));
				main_soclinux_interface_dat_r <= main_soclinux_port_rdata_payload_data;
				builder_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			main_soclinux_port_cmd_valid <= (main_soclinux_interface_cyc & main_soclinux_interface_stb);
			if (((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready) & main_soclinux_interface_we)) begin
				builder_litedramwishbone2native_next_state <= 1'd1;
			end
			if (((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready) & (~main_soclinux_interface_we))) begin
				builder_litedramwishbone2native_next_state <= 2'd2;
			end
			main_soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
			main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
		end
	endcase
end
assign eth_rx_clk = eth_clocks_rx;
assign eth_tx_clk = eth_rx_clk;
assign main_ethphy_reset0 = (main_ethphy_reset_storage | main_ethphy_reset1);
assign eth_rst_n = (~main_ethphy_reset0);
assign main_ethphy_counter_done = (main_ethphy_counter == 9'd256);
assign main_ethphy_counter_ce = (~main_ethphy_counter_done);
assign main_ethphy_reset1 = (~main_ethphy_counter_done);
assign main_ethphy_sink_ready = 1'd1;
assign main_ethphy_last = ((~main_ethphy_rx_ctl_reg[0]) & main_ethphy_rx_ctl_reg_d[0]);
assign main_ethphy_source_last = main_ethphy_last;
assign eth_mdc = main_ethphy__w_storage[0];
assign main_ethphy_data_oe = main_ethphy__w_storage[1];
assign main_ethphy_data_w = main_ethphy__w_storage[2];
assign main_soclinux_tx_cdc_sink_sink_valid = main_soclinux_source_valid;
assign main_soclinux_source_ready = main_soclinux_tx_cdc_sink_sink_ready;
assign main_soclinux_tx_cdc_sink_sink_first = main_soclinux_source_first;
assign main_soclinux_tx_cdc_sink_sink_last = main_soclinux_source_last;
assign main_soclinux_tx_cdc_sink_sink_payload_data = main_soclinux_source_payload_data;
assign main_soclinux_tx_cdc_sink_sink_payload_last_be = main_soclinux_source_payload_last_be;
assign main_soclinux_tx_cdc_sink_sink_payload_error = main_soclinux_source_payload_error;
assign main_soclinux_sink_valid = main_soclinux_rx_cdc_source_source_valid;
assign main_soclinux_rx_cdc_source_source_ready = main_soclinux_sink_ready;
assign main_soclinux_sink_first = main_soclinux_rx_cdc_source_source_first;
assign main_soclinux_sink_last = main_soclinux_rx_cdc_source_source_last;
assign main_soclinux_sink_payload_data = main_soclinux_rx_cdc_source_source_payload_data;
assign main_soclinux_sink_payload_last_be = main_soclinux_rx_cdc_source_source_payload_last_be;
assign main_soclinux_sink_payload_error = main_soclinux_rx_cdc_source_source_payload_error;
assign main_soclinux_ps_preamble_error_i = main_soclinux_preamble_checker_error;
assign main_soclinux_ps_crc_error_i = main_soclinux_liteethmaccrc32checker_error;
always @(*) begin
	main_soclinux_tx_gap_inserter_source_last <= 1'd0;
	main_soclinux_tx_gap_inserter_source_payload_data <= 8'd0;
	main_soclinux_tx_gap_inserter_source_payload_last_be <= 1'd0;
	main_soclinux_tx_gap_inserter_source_payload_error <= 1'd0;
	builder_liteethmacgap_next_state <= 1'd0;
	main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value <= 4'd0;
	main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value_ce <= 1'd0;
	main_soclinux_tx_gap_inserter_sink_ready <= 1'd0;
	main_soclinux_tx_gap_inserter_source_valid <= 1'd0;
	main_soclinux_tx_gap_inserter_source_first <= 1'd0;
	builder_liteethmacgap_next_state <= builder_liteethmacgap_state;
	case (builder_liteethmacgap_state)
		1'd1: begin
			main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value <= (main_soclinux_tx_gap_inserter_counter + 1'd1);
			main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value_ce <= 1'd1;
			if ((main_soclinux_tx_gap_inserter_counter == 4'd11)) begin
				builder_liteethmacgap_next_state <= 1'd0;
			end
		end
		default: begin
			main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value <= 1'd0;
			main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value_ce <= 1'd1;
			main_soclinux_tx_gap_inserter_source_valid <= main_soclinux_tx_gap_inserter_sink_valid;
			main_soclinux_tx_gap_inserter_sink_ready <= main_soclinux_tx_gap_inserter_source_ready;
			main_soclinux_tx_gap_inserter_source_first <= main_soclinux_tx_gap_inserter_sink_first;
			main_soclinux_tx_gap_inserter_source_last <= main_soclinux_tx_gap_inserter_sink_last;
			main_soclinux_tx_gap_inserter_source_payload_data <= main_soclinux_tx_gap_inserter_sink_payload_data;
			main_soclinux_tx_gap_inserter_source_payload_last_be <= main_soclinux_tx_gap_inserter_sink_payload_last_be;
			main_soclinux_tx_gap_inserter_source_payload_error <= main_soclinux_tx_gap_inserter_sink_payload_error;
			if (((main_soclinux_tx_gap_inserter_sink_valid & main_soclinux_tx_gap_inserter_sink_last) & main_soclinux_tx_gap_inserter_sink_ready)) begin
				builder_liteethmacgap_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_preamble_inserter_source_payload_last_be = main_soclinux_preamble_inserter_sink_payload_last_be;
always @(*) begin
	main_soclinux_preamble_inserter_source_payload_error <= 1'd0;
	main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value <= 3'd0;
	main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value_ce <= 1'd0;
	main_soclinux_preamble_inserter_sink_ready <= 1'd0;
	main_soclinux_preamble_inserter_source_valid <= 1'd0;
	main_soclinux_preamble_inserter_source_first <= 1'd0;
	main_soclinux_preamble_inserter_source_last <= 1'd0;
	main_soclinux_preamble_inserter_source_payload_data <= 8'd0;
	builder_liteethmacpreambleinserter_next_state <= 2'd0;
	main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_sink_payload_data;
	builder_liteethmacpreambleinserter_next_state <= builder_liteethmacpreambleinserter_state;
	case (builder_liteethmacpreambleinserter_state)
		1'd1: begin
			main_soclinux_preamble_inserter_source_valid <= 1'd1;
			case (main_soclinux_preamble_inserter_count)
				1'd0: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[7:0];
				end
				1'd1: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[15:8];
				end
				2'd2: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[23:16];
				end
				2'd3: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[31:24];
				end
				3'd4: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[39:32];
				end
				3'd5: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[47:40];
				end
				3'd6: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[55:48];
				end
				default: begin
					main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[63:56];
				end
			endcase
			if (main_soclinux_preamble_inserter_source_ready) begin
				if ((main_soclinux_preamble_inserter_count == 3'd7)) begin
					builder_liteethmacpreambleinserter_next_state <= 2'd2;
				end else begin
					main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value <= (main_soclinux_preamble_inserter_count + 1'd1);
					main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value_ce <= 1'd1;
				end
			end
		end
		2'd2: begin
			main_soclinux_preamble_inserter_source_valid <= main_soclinux_preamble_inserter_sink_valid;
			main_soclinux_preamble_inserter_sink_ready <= main_soclinux_preamble_inserter_source_ready;
			main_soclinux_preamble_inserter_source_first <= main_soclinux_preamble_inserter_sink_first;
			main_soclinux_preamble_inserter_source_last <= main_soclinux_preamble_inserter_sink_last;
			main_soclinux_preamble_inserter_source_payload_error <= main_soclinux_preamble_inserter_sink_payload_error;
			if (((main_soclinux_preamble_inserter_sink_valid & main_soclinux_preamble_inserter_sink_last) & main_soclinux_preamble_inserter_source_ready)) begin
				builder_liteethmacpreambleinserter_next_state <= 1'd0;
			end
		end
		default: begin
			main_soclinux_preamble_inserter_sink_ready <= 1'd1;
			main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value <= 1'd0;
			main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value_ce <= 1'd1;
			if (main_soclinux_preamble_inserter_sink_valid) begin
				main_soclinux_preamble_inserter_sink_ready <= 1'd0;
				builder_liteethmacpreambleinserter_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_preamble_checker_source_payload_data = main_soclinux_preamble_checker_sink_payload_data;
assign main_soclinux_preamble_checker_source_payload_last_be = main_soclinux_preamble_checker_sink_payload_last_be;
always @(*) begin
	main_soclinux_preamble_checker_sink_ready <= 1'd0;
	main_soclinux_preamble_checker_source_first <= 1'd0;
	main_soclinux_preamble_checker_source_last <= 1'd0;
	main_soclinux_preamble_checker_source_payload_error <= 1'd0;
	main_soclinux_preamble_checker_error <= 1'd0;
	main_soclinux_preamble_checker_source_valid <= 1'd0;
	builder_liteethmacpreamblechecker_next_state <= 1'd0;
	builder_liteethmacpreamblechecker_next_state <= builder_liteethmacpreamblechecker_state;
	case (builder_liteethmacpreamblechecker_state)
		1'd1: begin
			main_soclinux_preamble_checker_source_valid <= main_soclinux_preamble_checker_sink_valid;
			main_soclinux_preamble_checker_sink_ready <= main_soclinux_preamble_checker_source_ready;
			main_soclinux_preamble_checker_source_first <= main_soclinux_preamble_checker_sink_first;
			main_soclinux_preamble_checker_source_last <= main_soclinux_preamble_checker_sink_last;
			main_soclinux_preamble_checker_source_payload_error <= main_soclinux_preamble_checker_sink_payload_error;
			if (((main_soclinux_preamble_checker_source_valid & main_soclinux_preamble_checker_source_last) & main_soclinux_preamble_checker_source_ready)) begin
				builder_liteethmacpreamblechecker_next_state <= 1'd0;
			end
		end
		default: begin
			main_soclinux_preamble_checker_sink_ready <= 1'd1;
			if (((main_soclinux_preamble_checker_sink_valid & (~main_soclinux_preamble_checker_sink_last)) & (main_soclinux_preamble_checker_sink_payload_data == 8'd213))) begin
				builder_liteethmacpreamblechecker_next_state <= 1'd1;
			end
			if ((main_soclinux_preamble_checker_sink_valid & main_soclinux_preamble_checker_sink_last)) begin
				main_soclinux_preamble_checker_error <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_liteethmaccrc32inserter_cnt_done = (main_soclinux_liteethmaccrc32inserter_cnt == 1'd0);
assign main_soclinux_liteethmaccrc32inserter_sink_valid = main_soclinux_crc32_inserter_source_valid;
assign main_soclinux_crc32_inserter_source_ready = main_soclinux_liteethmaccrc32inserter_sink_ready;
assign main_soclinux_liteethmaccrc32inserter_sink_first = main_soclinux_crc32_inserter_source_first;
assign main_soclinux_liteethmaccrc32inserter_sink_last = main_soclinux_crc32_inserter_source_last;
assign main_soclinux_liteethmaccrc32inserter_sink_payload_data = main_soclinux_crc32_inserter_source_payload_data;
assign main_soclinux_liteethmaccrc32inserter_sink_payload_last_be = main_soclinux_crc32_inserter_source_payload_last_be;
assign main_soclinux_liteethmaccrc32inserter_sink_payload_error = main_soclinux_crc32_inserter_source_payload_error;
assign main_soclinux_liteethmaccrc32inserter_data1 = main_soclinux_liteethmaccrc32inserter_data0;
assign main_soclinux_liteethmaccrc32inserter_last = main_soclinux_liteethmaccrc32inserter_reg;
assign main_soclinux_liteethmaccrc32inserter_value = (~{main_soclinux_liteethmaccrc32inserter_reg[0], main_soclinux_liteethmaccrc32inserter_reg[1], main_soclinux_liteethmaccrc32inserter_reg[2], main_soclinux_liteethmaccrc32inserter_reg[3], main_soclinux_liteethmaccrc32inserter_reg[4], main_soclinux_liteethmaccrc32inserter_reg[5], main_soclinux_liteethmaccrc32inserter_reg[6], main_soclinux_liteethmaccrc32inserter_reg[7], main_soclinux_liteethmaccrc32inserter_reg[8], main_soclinux_liteethmaccrc32inserter_reg[9], main_soclinux_liteethmaccrc32inserter_reg[10], main_soclinux_liteethmaccrc32inserter_reg[11], main_soclinux_liteethmaccrc32inserter_reg[12], main_soclinux_liteethmaccrc32inserter_reg[13], main_soclinux_liteethmaccrc32inserter_reg[14], main_soclinux_liteethmaccrc32inserter_reg[15], main_soclinux_liteethmaccrc32inserter_reg[16], main_soclinux_liteethmaccrc32inserter_reg[17], main_soclinux_liteethmaccrc32inserter_reg[18], main_soclinux_liteethmaccrc32inserter_reg[19], main_soclinux_liteethmaccrc32inserter_reg[20], main_soclinux_liteethmaccrc32inserter_reg[21], main_soclinux_liteethmaccrc32inserter_reg[22], main_soclinux_liteethmaccrc32inserter_reg[23], main_soclinux_liteethmaccrc32inserter_reg[24], main_soclinux_liteethmaccrc32inserter_reg[25], main_soclinux_liteethmaccrc32inserter_reg[26], main_soclinux_liteethmaccrc32inserter_reg[27], main_soclinux_liteethmaccrc32inserter_reg[28], main_soclinux_liteethmaccrc32inserter_reg[29], main_soclinux_liteethmaccrc32inserter_reg[30], main_soclinux_liteethmaccrc32inserter_reg[31]});
assign main_soclinux_liteethmaccrc32inserter_error = (main_soclinux_liteethmaccrc32inserter_next != 32'd3338984827);
always @(*) begin
	main_soclinux_liteethmaccrc32inserter_next <= 32'd0;
	main_soclinux_liteethmaccrc32inserter_next[0] <= (((main_soclinux_liteethmaccrc32inserter_last[24] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[1] <= (((((((main_soclinux_liteethmaccrc32inserter_last[25] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[2] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[26] ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[3] <= (((((((main_soclinux_liteethmaccrc32inserter_last[27] ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[4] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[28] ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[5] <= (((((((((((((main_soclinux_liteethmaccrc32inserter_last[29] ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[6] <= (((((((((((main_soclinux_liteethmaccrc32inserter_last[30] ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[7] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[31] ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[8] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[0] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[9] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[1] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[10] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[2] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[11] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[3] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[12] <= ((((((((((((main_soclinux_liteethmaccrc32inserter_last[4] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[13] <= ((((((((((((main_soclinux_liteethmaccrc32inserter_last[5] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[14] <= ((((((((((main_soclinux_liteethmaccrc32inserter_last[6] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
	main_soclinux_liteethmaccrc32inserter_next[15] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[7] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
	main_soclinux_liteethmaccrc32inserter_next[16] <= ((((((main_soclinux_liteethmaccrc32inserter_last[8] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[17] <= ((((((main_soclinux_liteethmaccrc32inserter_last[9] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[18] <= ((((((main_soclinux_liteethmaccrc32inserter_last[10] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
	main_soclinux_liteethmaccrc32inserter_next[19] <= ((((main_soclinux_liteethmaccrc32inserter_last[11] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
	main_soclinux_liteethmaccrc32inserter_next[20] <= ((main_soclinux_liteethmaccrc32inserter_last[12] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]);
	main_soclinux_liteethmaccrc32inserter_next[21] <= ((main_soclinux_liteethmaccrc32inserter_last[13] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]);
	main_soclinux_liteethmaccrc32inserter_next[22] <= ((main_soclinux_liteethmaccrc32inserter_last[14] ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[23] <= ((((((main_soclinux_liteethmaccrc32inserter_last[15] ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[24] <= ((((((main_soclinux_liteethmaccrc32inserter_last[16] ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[25] <= ((((main_soclinux_liteethmaccrc32inserter_last[17] ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
	main_soclinux_liteethmaccrc32inserter_next[26] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[18] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
	main_soclinux_liteethmaccrc32inserter_next[27] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[19] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
	main_soclinux_liteethmaccrc32inserter_next[28] <= ((((((main_soclinux_liteethmaccrc32inserter_last[20] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
	main_soclinux_liteethmaccrc32inserter_next[29] <= ((((((main_soclinux_liteethmaccrc32inserter_last[21] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
	main_soclinux_liteethmaccrc32inserter_next[30] <= ((((main_soclinux_liteethmaccrc32inserter_last[22] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]);
	main_soclinux_liteethmaccrc32inserter_next[31] <= ((main_soclinux_liteethmaccrc32inserter_last[23] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]);
end
always @(*) begin
	main_soclinux_liteethmaccrc32inserter_source_payload_error <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_data0 <= 8'd0;
	main_soclinux_liteethmaccrc32inserter_is_ongoing0 <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_is_ongoing1 <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_ce <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_reset <= 1'd0;
	builder_liteethmaccrc32inserter_next_state <= 2'd0;
	main_soclinux_liteethmaccrc32inserter_source_valid <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_source_first <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_source_last <= 1'd0;
	main_soclinux_liteethmaccrc32inserter_source_payload_data <= 8'd0;
	main_soclinux_liteethmaccrc32inserter_source_payload_last_be <= 1'd0;
	builder_liteethmaccrc32inserter_next_state <= builder_liteethmaccrc32inserter_state;
	case (builder_liteethmaccrc32inserter_state)
		1'd1: begin
			main_soclinux_liteethmaccrc32inserter_ce <= (main_soclinux_liteethmaccrc32inserter_sink_valid & main_soclinux_liteethmaccrc32inserter_source_ready);
			main_soclinux_liteethmaccrc32inserter_data0 <= main_soclinux_liteethmaccrc32inserter_sink_payload_data;
			main_soclinux_liteethmaccrc32inserter_source_valid <= main_soclinux_liteethmaccrc32inserter_sink_valid;
			main_soclinux_liteethmaccrc32inserter_sink_ready <= main_soclinux_liteethmaccrc32inserter_source_ready;
			main_soclinux_liteethmaccrc32inserter_source_first <= main_soclinux_liteethmaccrc32inserter_sink_first;
			main_soclinux_liteethmaccrc32inserter_source_last <= main_soclinux_liteethmaccrc32inserter_sink_last;
			main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_sink_payload_data;
			main_soclinux_liteethmaccrc32inserter_source_payload_last_be <= main_soclinux_liteethmaccrc32inserter_sink_payload_last_be;
			main_soclinux_liteethmaccrc32inserter_source_payload_error <= main_soclinux_liteethmaccrc32inserter_sink_payload_error;
			main_soclinux_liteethmaccrc32inserter_source_last <= 1'd0;
			if (((main_soclinux_liteethmaccrc32inserter_sink_valid & main_soclinux_liteethmaccrc32inserter_sink_last) & main_soclinux_liteethmaccrc32inserter_source_ready)) begin
				builder_liteethmaccrc32inserter_next_state <= 2'd2;
			end
		end
		2'd2: begin
			main_soclinux_liteethmaccrc32inserter_source_valid <= 1'd1;
			case (main_soclinux_liteethmaccrc32inserter_cnt)
				1'd0: begin
					main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[31:24];
				end
				1'd1: begin
					main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[23:16];
				end
				2'd2: begin
					main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[15:8];
				end
				default: begin
					main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[7:0];
				end
			endcase
			if (main_soclinux_liteethmaccrc32inserter_cnt_done) begin
				main_soclinux_liteethmaccrc32inserter_source_last <= 1'd1;
				if (main_soclinux_liteethmaccrc32inserter_source_ready) begin
					builder_liteethmaccrc32inserter_next_state <= 1'd0;
				end
			end
			main_soclinux_liteethmaccrc32inserter_is_ongoing1 <= 1'd1;
		end
		default: begin
			main_soclinux_liteethmaccrc32inserter_reset <= 1'd1;
			main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd1;
			if (main_soclinux_liteethmaccrc32inserter_sink_valid) begin
				main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd0;
				builder_liteethmaccrc32inserter_next_state <= 1'd1;
			end
			main_soclinux_liteethmaccrc32inserter_is_ongoing0 <= 1'd1;
		end
	endcase
end
assign main_soclinux_crc32_inserter_sink_ready = ((~main_soclinux_crc32_inserter_source_valid) | main_soclinux_crc32_inserter_source_ready);
assign main_soclinux_liteethmaccrc32checker_fifo_full = (main_soclinux_liteethmaccrc32checker_syncfifo_level == 3'd4);
assign main_soclinux_liteethmaccrc32checker_fifo_in = (main_soclinux_liteethmaccrc32checker_sink_sink_valid & ((~main_soclinux_liteethmaccrc32checker_fifo_full) | main_soclinux_liteethmaccrc32checker_fifo_out));
assign main_soclinux_liteethmaccrc32checker_fifo_out = (main_soclinux_liteethmaccrc32checker_source_source_valid & main_soclinux_liteethmaccrc32checker_source_source_ready);
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_first = main_soclinux_liteethmaccrc32checker_sink_sink_first;
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_last = main_soclinux_liteethmaccrc32checker_sink_sink_last;
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data = main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be = main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be;
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error = main_soclinux_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
	main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
	main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= main_soclinux_liteethmaccrc32checker_sink_sink_valid;
	main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= main_soclinux_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
	main_soclinux_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
	main_soclinux_liteethmaccrc32checker_sink_sink_ready <= main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready;
	main_soclinux_liteethmaccrc32checker_sink_sink_ready <= main_soclinux_liteethmaccrc32checker_fifo_in;
end
assign main_soclinux_liteethmaccrc32checker_source_source_valid = (main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_fifo_full);
assign main_soclinux_liteethmaccrc32checker_source_source_last = main_soclinux_liteethmaccrc32checker_sink_sink_last;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_ready = main_soclinux_liteethmaccrc32checker_fifo_out;
assign main_soclinux_liteethmaccrc32checker_source_source_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data;
assign main_soclinux_liteethmaccrc32checker_source_source_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be;
always @(*) begin
	main_soclinux_liteethmaccrc32checker_source_source_payload_error <= 1'd0;
	main_soclinux_liteethmaccrc32checker_source_source_payload_error <= main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error;
	main_soclinux_liteethmaccrc32checker_source_source_payload_error <= (main_soclinux_liteethmaccrc32checker_sink_sink_payload_error | main_soclinux_liteethmaccrc32checker_crc_error);
end
assign main_soclinux_liteethmaccrc32checker_error = ((main_soclinux_liteethmaccrc32checker_source_source_valid & main_soclinux_liteethmaccrc32checker_source_source_last) & main_soclinux_liteethmaccrc32checker_crc_error);
assign main_soclinux_liteethmaccrc32checker_crc_data0 = main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
assign main_soclinux_liteethmaccrc32checker_sink_sink_valid = main_soclinux_crc32_checker_source_valid;
assign main_soclinux_crc32_checker_source_ready = main_soclinux_liteethmaccrc32checker_sink_sink_ready;
assign main_soclinux_liteethmaccrc32checker_sink_sink_first = main_soclinux_crc32_checker_source_first;
assign main_soclinux_liteethmaccrc32checker_sink_sink_last = main_soclinux_crc32_checker_source_last;
assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_data = main_soclinux_crc32_checker_source_payload_data;
assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be = main_soclinux_crc32_checker_source_payload_last_be;
assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_error = main_soclinux_crc32_checker_source_payload_error;
assign main_soclinux_liteethmaccrc32checker_crc_data1 = main_soclinux_liteethmaccrc32checker_crc_data0;
assign main_soclinux_liteethmaccrc32checker_crc_last = main_soclinux_liteethmaccrc32checker_crc_reg;
assign main_soclinux_liteethmaccrc32checker_crc_value = (~{main_soclinux_liteethmaccrc32checker_crc_reg[0], main_soclinux_liteethmaccrc32checker_crc_reg[1], main_soclinux_liteethmaccrc32checker_crc_reg[2], main_soclinux_liteethmaccrc32checker_crc_reg[3], main_soclinux_liteethmaccrc32checker_crc_reg[4], main_soclinux_liteethmaccrc32checker_crc_reg[5], main_soclinux_liteethmaccrc32checker_crc_reg[6], main_soclinux_liteethmaccrc32checker_crc_reg[7], main_soclinux_liteethmaccrc32checker_crc_reg[8], main_soclinux_liteethmaccrc32checker_crc_reg[9], main_soclinux_liteethmaccrc32checker_crc_reg[10], main_soclinux_liteethmaccrc32checker_crc_reg[11], main_soclinux_liteethmaccrc32checker_crc_reg[12], main_soclinux_liteethmaccrc32checker_crc_reg[13], main_soclinux_liteethmaccrc32checker_crc_reg[14], main_soclinux_liteethmaccrc32checker_crc_reg[15], main_soclinux_liteethmaccrc32checker_crc_reg[16], main_soclinux_liteethmaccrc32checker_crc_reg[17], main_soclinux_liteethmaccrc32checker_crc_reg[18], main_soclinux_liteethmaccrc32checker_crc_reg[19], main_soclinux_liteethmaccrc32checker_crc_reg[20], main_soclinux_liteethmaccrc32checker_crc_reg[21], main_soclinux_liteethmaccrc32checker_crc_reg[22], main_soclinux_liteethmaccrc32checker_crc_reg[23], main_soclinux_liteethmaccrc32checker_crc_reg[24], main_soclinux_liteethmaccrc32checker_crc_reg[25], main_soclinux_liteethmaccrc32checker_crc_reg[26], main_soclinux_liteethmaccrc32checker_crc_reg[27], main_soclinux_liteethmaccrc32checker_crc_reg[28], main_soclinux_liteethmaccrc32checker_crc_reg[29], main_soclinux_liteethmaccrc32checker_crc_reg[30], main_soclinux_liteethmaccrc32checker_crc_reg[31]});
assign main_soclinux_liteethmaccrc32checker_crc_error = (main_soclinux_liteethmaccrc32checker_crc_next != 32'd3338984827);
always @(*) begin
	main_soclinux_liteethmaccrc32checker_crc_next <= 32'd0;
	main_soclinux_liteethmaccrc32checker_crc_next[0] <= (((main_soclinux_liteethmaccrc32checker_crc_last[24] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[1] <= (((((((main_soclinux_liteethmaccrc32checker_crc_last[25] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[2] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[26] ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[3] <= (((((((main_soclinux_liteethmaccrc32checker_crc_last[27] ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[4] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[28] ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[5] <= (((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[29] ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[6] <= (((((((((((main_soclinux_liteethmaccrc32checker_crc_last[30] ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[7] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[31] ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[8] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[0] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[9] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[1] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[10] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[2] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[11] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[3] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[12] <= ((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[4] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[13] <= ((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[5] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[14] <= ((((((((((main_soclinux_liteethmaccrc32checker_crc_last[6] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
	main_soclinux_liteethmaccrc32checker_crc_next[15] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[7] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
	main_soclinux_liteethmaccrc32checker_crc_next[16] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[8] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[17] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[9] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[18] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[10] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
	main_soclinux_liteethmaccrc32checker_crc_next[19] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[11] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
	main_soclinux_liteethmaccrc32checker_crc_next[20] <= ((main_soclinux_liteethmaccrc32checker_crc_last[12] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]);
	main_soclinux_liteethmaccrc32checker_crc_next[21] <= ((main_soclinux_liteethmaccrc32checker_crc_last[13] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]);
	main_soclinux_liteethmaccrc32checker_crc_next[22] <= ((main_soclinux_liteethmaccrc32checker_crc_last[14] ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[23] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[15] ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[24] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[16] ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[25] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[17] ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
	main_soclinux_liteethmaccrc32checker_crc_next[26] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[18] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
	main_soclinux_liteethmaccrc32checker_crc_next[27] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[19] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
	main_soclinux_liteethmaccrc32checker_crc_next[28] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[20] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
	main_soclinux_liteethmaccrc32checker_crc_next[29] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[21] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
	main_soclinux_liteethmaccrc32checker_crc_next[30] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[22] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]);
	main_soclinux_liteethmaccrc32checker_crc_next[31] <= ((main_soclinux_liteethmaccrc32checker_crc_last[23] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]);
end
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din = {main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we = main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid;
assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first = main_soclinux_liteethmaccrc32checker_syncfifo_sink_first;
assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last = main_soclinux_liteethmaccrc32checker_syncfifo_sink_last;
assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_valid = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_first = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_last = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re = main_soclinux_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
	main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= 3'd0;
	if (main_soclinux_liteethmaccrc32checker_syncfifo_replace) begin
		main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= (main_soclinux_liteethmaccrc32checker_syncfifo_produce - 1'd1);
	end else begin
		main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= main_soclinux_liteethmaccrc32checker_syncfifo_produce;
	end
end
assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we = (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable | main_soclinux_liteethmaccrc32checker_syncfifo_replace));
assign main_soclinux_liteethmaccrc32checker_syncfifo_do_read = (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr = main_soclinux_liteethmaccrc32checker_syncfifo_consume;
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout = main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable = (main_soclinux_liteethmaccrc32checker_syncfifo_level != 3'd5);
assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable = (main_soclinux_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
	main_soclinux_liteethmaccrc32checker_fifo_reset <= 1'd0;
	builder_liteethmaccrc32checker_next_state <= 2'd0;
	main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd0;
	main_soclinux_liteethmaccrc32checker_crc_reset <= 1'd0;
	builder_liteethmaccrc32checker_next_state <= builder_liteethmaccrc32checker_state;
	case (builder_liteethmaccrc32checker_state)
		1'd1: begin
			if ((main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_sink_sink_ready)) begin
				main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd1;
				builder_liteethmaccrc32checker_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if ((main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_sink_sink_ready)) begin
				main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd1;
				if (main_soclinux_liteethmaccrc32checker_sink_sink_last) begin
					builder_liteethmaccrc32checker_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_soclinux_liteethmaccrc32checker_crc_reset <= 1'd1;
			main_soclinux_liteethmaccrc32checker_fifo_reset <= 1'd1;
			builder_liteethmaccrc32checker_next_state <= 1'd1;
		end
	endcase
end
assign main_soclinux_crc32_checker_sink_ready = ((~main_soclinux_crc32_checker_source_valid) | main_soclinux_crc32_checker_source_ready);
assign main_soclinux_ps_preamble_error_o = (main_soclinux_ps_preamble_error_toggle_o ^ main_soclinux_ps_preamble_error_toggle_o_r);
assign main_soclinux_ps_crc_error_o = (main_soclinux_ps_crc_error_toggle_o ^ main_soclinux_ps_crc_error_toggle_o_r);
assign main_soclinux_padding_inserter_counter_done = (main_soclinux_padding_inserter_counter >= 6'd59);
always @(*) begin
	main_soclinux_padding_inserter_source_payload_data <= 8'd0;
	main_soclinux_padding_inserter_source_payload_last_be <= 1'd0;
	main_soclinux_padding_inserter_source_payload_error <= 1'd0;
	main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce <= 1'd0;
	main_soclinux_padding_inserter_sink_ready <= 1'd0;
	builder_liteethmacpaddinginserter_next_state <= 1'd0;
	main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value <= 16'd0;
	main_soclinux_padding_inserter_source_valid <= 1'd0;
	main_soclinux_padding_inserter_source_first <= 1'd0;
	main_soclinux_padding_inserter_source_last <= 1'd0;
	builder_liteethmacpaddinginserter_next_state <= builder_liteethmacpaddinginserter_state;
	case (builder_liteethmacpaddinginserter_state)
		1'd1: begin
			main_soclinux_padding_inserter_source_valid <= 1'd1;
			main_soclinux_padding_inserter_source_last <= main_soclinux_padding_inserter_counter_done;
			main_soclinux_padding_inserter_source_payload_data <= 1'd0;
			if ((main_soclinux_padding_inserter_source_valid & main_soclinux_padding_inserter_source_ready)) begin
				main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value <= (main_soclinux_padding_inserter_counter + 1'd1);
				main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce <= 1'd1;
				if (main_soclinux_padding_inserter_counter_done) begin
					main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value <= 1'd0;
					main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce <= 1'd1;
					builder_liteethmacpaddinginserter_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_soclinux_padding_inserter_source_valid <= main_soclinux_padding_inserter_sink_valid;
			main_soclinux_padding_inserter_sink_ready <= main_soclinux_padding_inserter_source_ready;
			main_soclinux_padding_inserter_source_first <= main_soclinux_padding_inserter_sink_first;
			main_soclinux_padding_inserter_source_last <= main_soclinux_padding_inserter_sink_last;
			main_soclinux_padding_inserter_source_payload_data <= main_soclinux_padding_inserter_sink_payload_data;
			main_soclinux_padding_inserter_source_payload_last_be <= main_soclinux_padding_inserter_sink_payload_last_be;
			main_soclinux_padding_inserter_source_payload_error <= main_soclinux_padding_inserter_sink_payload_error;
			if ((main_soclinux_padding_inserter_source_valid & main_soclinux_padding_inserter_source_ready)) begin
				main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value <= (main_soclinux_padding_inserter_counter + 1'd1);
				main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce <= 1'd1;
				if (main_soclinux_padding_inserter_sink_last) begin
					if ((~main_soclinux_padding_inserter_counter_done)) begin
						main_soclinux_padding_inserter_source_last <= 1'd0;
						builder_liteethmacpaddinginserter_next_state <= 1'd1;
					end else begin
						main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value <= 1'd0;
						main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce <= 1'd1;
					end
				end
			end
		end
	endcase
end
assign main_soclinux_padding_checker_source_valid = main_soclinux_padding_checker_sink_valid;
assign main_soclinux_padding_checker_sink_ready = main_soclinux_padding_checker_source_ready;
assign main_soclinux_padding_checker_source_first = main_soclinux_padding_checker_sink_first;
assign main_soclinux_padding_checker_source_last = main_soclinux_padding_checker_sink_last;
assign main_soclinux_padding_checker_source_payload_data = main_soclinux_padding_checker_sink_payload_data;
assign main_soclinux_padding_checker_source_payload_last_be = main_soclinux_padding_checker_sink_payload_last_be;
assign main_soclinux_padding_checker_source_payload_error = main_soclinux_padding_checker_sink_payload_error;
always @(*) begin
	main_soclinux_tx_last_be_source_valid <= 1'd0;
	main_soclinux_tx_last_be_source_first <= 1'd0;
	main_soclinux_tx_last_be_sink_ready <= 1'd0;
	main_soclinux_tx_last_be_source_last <= 1'd0;
	main_soclinux_tx_last_be_source_payload_data <= 8'd0;
	builder_liteethmactxlastbe_next_state <= 1'd0;
	main_soclinux_tx_last_be_source_payload_error <= 1'd0;
	builder_liteethmactxlastbe_next_state <= builder_liteethmactxlastbe_state;
	case (builder_liteethmactxlastbe_state)
		1'd1: begin
			main_soclinux_tx_last_be_sink_ready <= 1'd1;
			if ((main_soclinux_tx_last_be_sink_valid & main_soclinux_tx_last_be_sink_last)) begin
				builder_liteethmactxlastbe_next_state <= 1'd0;
			end
		end
		default: begin
			main_soclinux_tx_last_be_source_valid <= main_soclinux_tx_last_be_sink_valid;
			main_soclinux_tx_last_be_sink_ready <= main_soclinux_tx_last_be_source_ready;
			main_soclinux_tx_last_be_source_first <= main_soclinux_tx_last_be_sink_first;
			main_soclinux_tx_last_be_source_payload_data <= main_soclinux_tx_last_be_sink_payload_data;
			main_soclinux_tx_last_be_source_payload_error <= main_soclinux_tx_last_be_sink_payload_error;
			main_soclinux_tx_last_be_source_last <= main_soclinux_tx_last_be_sink_payload_last_be;
			if ((main_soclinux_tx_last_be_sink_valid & main_soclinux_tx_last_be_sink_ready)) begin
				if ((main_soclinux_tx_last_be_sink_payload_last_be & (~main_soclinux_tx_last_be_sink_last))) begin
					builder_liteethmactxlastbe_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign main_soclinux_rx_last_be_source_valid = main_soclinux_rx_last_be_sink_valid;
assign main_soclinux_rx_last_be_sink_ready = main_soclinux_rx_last_be_source_ready;
assign main_soclinux_rx_last_be_source_first = main_soclinux_rx_last_be_sink_first;
assign main_soclinux_rx_last_be_source_last = main_soclinux_rx_last_be_sink_last;
assign main_soclinux_rx_last_be_source_payload_data = main_soclinux_rx_last_be_sink_payload_data;
assign main_soclinux_rx_last_be_source_payload_error = main_soclinux_rx_last_be_sink_payload_error;
always @(*) begin
	main_soclinux_rx_last_be_source_payload_last_be <= 1'd0;
	main_soclinux_rx_last_be_source_payload_last_be <= main_soclinux_rx_last_be_sink_payload_last_be;
	main_soclinux_rx_last_be_source_payload_last_be <= main_soclinux_rx_last_be_sink_last;
end
assign main_soclinux_tx_converter_converter_sink_valid = main_soclinux_tx_converter_sink_valid;
assign main_soclinux_tx_converter_converter_sink_first = main_soclinux_tx_converter_sink_first;
assign main_soclinux_tx_converter_converter_sink_last = main_soclinux_tx_converter_sink_last;
assign main_soclinux_tx_converter_sink_ready = main_soclinux_tx_converter_converter_sink_ready;
always @(*) begin
	main_soclinux_tx_converter_converter_sink_payload_data <= 40'd0;
	main_soclinux_tx_converter_converter_sink_payload_data[7:0] <= main_soclinux_tx_converter_sink_payload_data[7:0];
	main_soclinux_tx_converter_converter_sink_payload_data[8] <= main_soclinux_tx_converter_sink_payload_last_be[0];
	main_soclinux_tx_converter_converter_sink_payload_data[9] <= main_soclinux_tx_converter_sink_payload_error[0];
	main_soclinux_tx_converter_converter_sink_payload_data[17:10] <= main_soclinux_tx_converter_sink_payload_data[15:8];
	main_soclinux_tx_converter_converter_sink_payload_data[18] <= main_soclinux_tx_converter_sink_payload_last_be[1];
	main_soclinux_tx_converter_converter_sink_payload_data[19] <= main_soclinux_tx_converter_sink_payload_error[1];
	main_soclinux_tx_converter_converter_sink_payload_data[27:20] <= main_soclinux_tx_converter_sink_payload_data[23:16];
	main_soclinux_tx_converter_converter_sink_payload_data[28] <= main_soclinux_tx_converter_sink_payload_last_be[2];
	main_soclinux_tx_converter_converter_sink_payload_data[29] <= main_soclinux_tx_converter_sink_payload_error[2];
	main_soclinux_tx_converter_converter_sink_payload_data[37:30] <= main_soclinux_tx_converter_sink_payload_data[31:24];
	main_soclinux_tx_converter_converter_sink_payload_data[38] <= main_soclinux_tx_converter_sink_payload_last_be[3];
	main_soclinux_tx_converter_converter_sink_payload_data[39] <= main_soclinux_tx_converter_sink_payload_error[3];
end
assign main_soclinux_tx_converter_source_valid = main_soclinux_tx_converter_source_source_valid;
assign main_soclinux_tx_converter_source_first = main_soclinux_tx_converter_source_source_first;
assign main_soclinux_tx_converter_source_last = main_soclinux_tx_converter_source_source_last;
assign main_soclinux_tx_converter_source_source_ready = main_soclinux_tx_converter_source_ready;
assign {main_soclinux_tx_converter_source_payload_error, main_soclinux_tx_converter_source_payload_last_be, main_soclinux_tx_converter_source_payload_data} = main_soclinux_tx_converter_source_source_payload_data;
assign main_soclinux_tx_converter_source_source_valid = main_soclinux_tx_converter_converter_source_valid;
assign main_soclinux_tx_converter_converter_source_ready = main_soclinux_tx_converter_source_source_ready;
assign main_soclinux_tx_converter_source_source_first = main_soclinux_tx_converter_converter_source_first;
assign main_soclinux_tx_converter_source_source_last = main_soclinux_tx_converter_converter_source_last;
assign main_soclinux_tx_converter_source_source_payload_data = main_soclinux_tx_converter_converter_source_payload_data;
assign main_soclinux_tx_converter_converter_first = (main_soclinux_tx_converter_converter_mux == 1'd0);
assign main_soclinux_tx_converter_converter_last = (main_soclinux_tx_converter_converter_mux == 2'd3);
assign main_soclinux_tx_converter_converter_source_valid = main_soclinux_tx_converter_converter_sink_valid;
assign main_soclinux_tx_converter_converter_source_first = (main_soclinux_tx_converter_converter_sink_first & main_soclinux_tx_converter_converter_first);
assign main_soclinux_tx_converter_converter_source_last = (main_soclinux_tx_converter_converter_sink_last & main_soclinux_tx_converter_converter_last);
assign main_soclinux_tx_converter_converter_sink_ready = (main_soclinux_tx_converter_converter_last & main_soclinux_tx_converter_converter_source_ready);
always @(*) begin
	main_soclinux_tx_converter_converter_source_payload_data <= 10'd0;
	case (main_soclinux_tx_converter_converter_mux)
		1'd0: begin
			main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[9:0];
		end
		1'd1: begin
			main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[19:10];
		end
		2'd2: begin
			main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[29:20];
		end
		default: begin
			main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[39:30];
		end
	endcase
end
assign main_soclinux_tx_converter_converter_source_payload_valid_token_count = main_soclinux_tx_converter_converter_last;
assign main_soclinux_rx_converter_converter_sink_valid = main_soclinux_rx_converter_sink_valid;
assign main_soclinux_rx_converter_converter_sink_first = main_soclinux_rx_converter_sink_first;
assign main_soclinux_rx_converter_converter_sink_last = main_soclinux_rx_converter_sink_last;
assign main_soclinux_rx_converter_sink_ready = main_soclinux_rx_converter_converter_sink_ready;
assign main_soclinux_rx_converter_converter_sink_payload_data = {main_soclinux_rx_converter_sink_payload_error, main_soclinux_rx_converter_sink_payload_last_be, main_soclinux_rx_converter_sink_payload_data};
assign main_soclinux_rx_converter_source_valid = main_soclinux_rx_converter_source_source_valid;
assign main_soclinux_rx_converter_source_first = main_soclinux_rx_converter_source_source_first;
assign main_soclinux_rx_converter_source_last = main_soclinux_rx_converter_source_source_last;
assign main_soclinux_rx_converter_source_source_ready = main_soclinux_rx_converter_source_ready;
always @(*) begin
	main_soclinux_rx_converter_source_payload_data <= 32'd0;
	main_soclinux_rx_converter_source_payload_data[7:0] <= main_soclinux_rx_converter_source_source_payload_data[7:0];
	main_soclinux_rx_converter_source_payload_data[15:8] <= main_soclinux_rx_converter_source_source_payload_data[17:10];
	main_soclinux_rx_converter_source_payload_data[23:16] <= main_soclinux_rx_converter_source_source_payload_data[27:20];
	main_soclinux_rx_converter_source_payload_data[31:24] <= main_soclinux_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
	main_soclinux_rx_converter_source_payload_last_be <= 4'd0;
	main_soclinux_rx_converter_source_payload_last_be[0] <= main_soclinux_rx_converter_source_source_payload_data[8];
	main_soclinux_rx_converter_source_payload_last_be[1] <= main_soclinux_rx_converter_source_source_payload_data[18];
	main_soclinux_rx_converter_source_payload_last_be[2] <= main_soclinux_rx_converter_source_source_payload_data[28];
	main_soclinux_rx_converter_source_payload_last_be[3] <= main_soclinux_rx_converter_source_source_payload_data[38];
end
always @(*) begin
	main_soclinux_rx_converter_source_payload_error <= 4'd0;
	main_soclinux_rx_converter_source_payload_error[0] <= main_soclinux_rx_converter_source_source_payload_data[9];
	main_soclinux_rx_converter_source_payload_error[1] <= main_soclinux_rx_converter_source_source_payload_data[19];
	main_soclinux_rx_converter_source_payload_error[2] <= main_soclinux_rx_converter_source_source_payload_data[29];
	main_soclinux_rx_converter_source_payload_error[3] <= main_soclinux_rx_converter_source_source_payload_data[39];
end
assign main_soclinux_rx_converter_source_source_valid = main_soclinux_rx_converter_converter_source_valid;
assign main_soclinux_rx_converter_converter_source_ready = main_soclinux_rx_converter_source_source_ready;
assign main_soclinux_rx_converter_source_source_first = main_soclinux_rx_converter_converter_source_first;
assign main_soclinux_rx_converter_source_source_last = main_soclinux_rx_converter_converter_source_last;
assign main_soclinux_rx_converter_source_source_payload_data = main_soclinux_rx_converter_converter_source_payload_data;
assign main_soclinux_rx_converter_converter_sink_ready = ((~main_soclinux_rx_converter_converter_strobe_all) | main_soclinux_rx_converter_converter_source_ready);
assign main_soclinux_rx_converter_converter_source_valid = main_soclinux_rx_converter_converter_strobe_all;
assign main_soclinux_rx_converter_converter_load_part = (main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready);
assign main_soclinux_tx_cdc_cdc_sink_valid = main_soclinux_tx_cdc_sink_sink_valid;
assign main_soclinux_tx_cdc_sink_sink_ready = main_soclinux_tx_cdc_cdc_sink_ready;
assign main_soclinux_tx_cdc_cdc_sink_first = main_soclinux_tx_cdc_sink_sink_first;
assign main_soclinux_tx_cdc_cdc_sink_last = main_soclinux_tx_cdc_sink_sink_last;
assign main_soclinux_tx_cdc_cdc_sink_payload_data = main_soclinux_tx_cdc_sink_sink_payload_data;
assign main_soclinux_tx_cdc_cdc_sink_payload_last_be = main_soclinux_tx_cdc_sink_sink_payload_last_be;
assign main_soclinux_tx_cdc_cdc_sink_payload_error = main_soclinux_tx_cdc_sink_sink_payload_error;
assign main_soclinux_tx_cdc_source_source_valid = main_soclinux_tx_cdc_cdc_source_valid;
assign main_soclinux_tx_cdc_cdc_source_ready = main_soclinux_tx_cdc_source_source_ready;
assign main_soclinux_tx_cdc_source_source_first = main_soclinux_tx_cdc_cdc_source_first;
assign main_soclinux_tx_cdc_source_source_last = main_soclinux_tx_cdc_cdc_source_last;
assign main_soclinux_tx_cdc_source_source_payload_data = main_soclinux_tx_cdc_cdc_source_payload_data;
assign main_soclinux_tx_cdc_source_source_payload_last_be = main_soclinux_tx_cdc_cdc_source_payload_last_be;
assign main_soclinux_tx_cdc_source_source_payload_error = main_soclinux_tx_cdc_cdc_source_payload_error;
assign main_soclinux_tx_cdc_cdc_asyncfifo_din = {main_soclinux_tx_cdc_cdc_fifo_in_last, main_soclinux_tx_cdc_cdc_fifo_in_first, main_soclinux_tx_cdc_cdc_fifo_in_payload_error, main_soclinux_tx_cdc_cdc_fifo_in_payload_last_be, main_soclinux_tx_cdc_cdc_fifo_in_payload_data};
assign {main_soclinux_tx_cdc_cdc_fifo_out_last, main_soclinux_tx_cdc_cdc_fifo_out_first, main_soclinux_tx_cdc_cdc_fifo_out_payload_error, main_soclinux_tx_cdc_cdc_fifo_out_payload_last_be, main_soclinux_tx_cdc_cdc_fifo_out_payload_data} = main_soclinux_tx_cdc_cdc_asyncfifo_dout;
assign main_soclinux_tx_cdc_cdc_sink_ready = main_soclinux_tx_cdc_cdc_asyncfifo_writable;
assign main_soclinux_tx_cdc_cdc_asyncfifo_we = main_soclinux_tx_cdc_cdc_sink_valid;
assign main_soclinux_tx_cdc_cdc_fifo_in_first = main_soclinux_tx_cdc_cdc_sink_first;
assign main_soclinux_tx_cdc_cdc_fifo_in_last = main_soclinux_tx_cdc_cdc_sink_last;
assign main_soclinux_tx_cdc_cdc_fifo_in_payload_data = main_soclinux_tx_cdc_cdc_sink_payload_data;
assign main_soclinux_tx_cdc_cdc_fifo_in_payload_last_be = main_soclinux_tx_cdc_cdc_sink_payload_last_be;
assign main_soclinux_tx_cdc_cdc_fifo_in_payload_error = main_soclinux_tx_cdc_cdc_sink_payload_error;
assign main_soclinux_tx_cdc_cdc_source_valid = main_soclinux_tx_cdc_cdc_asyncfifo_readable;
assign main_soclinux_tx_cdc_cdc_source_first = main_soclinux_tx_cdc_cdc_fifo_out_first;
assign main_soclinux_tx_cdc_cdc_source_last = main_soclinux_tx_cdc_cdc_fifo_out_last;
assign main_soclinux_tx_cdc_cdc_source_payload_data = main_soclinux_tx_cdc_cdc_fifo_out_payload_data;
assign main_soclinux_tx_cdc_cdc_source_payload_last_be = main_soclinux_tx_cdc_cdc_fifo_out_payload_last_be;
assign main_soclinux_tx_cdc_cdc_source_payload_error = main_soclinux_tx_cdc_cdc_fifo_out_payload_error;
assign main_soclinux_tx_cdc_cdc_asyncfifo_re = main_soclinux_tx_cdc_cdc_source_ready;
assign main_soclinux_tx_cdc_cdc_graycounter0_ce = (main_soclinux_tx_cdc_cdc_asyncfifo_writable & main_soclinux_tx_cdc_cdc_asyncfifo_we);
assign main_soclinux_tx_cdc_cdc_graycounter1_ce = (main_soclinux_tx_cdc_cdc_asyncfifo_readable & main_soclinux_tx_cdc_cdc_asyncfifo_re);
assign main_soclinux_tx_cdc_cdc_asyncfifo_writable = (((main_soclinux_tx_cdc_cdc_graycounter0_q[5] == main_soclinux_tx_cdc_cdc_consume_wdomain[5]) | (main_soclinux_tx_cdc_cdc_graycounter0_q[4] == main_soclinux_tx_cdc_cdc_consume_wdomain[4])) | (main_soclinux_tx_cdc_cdc_graycounter0_q[3:0] != main_soclinux_tx_cdc_cdc_consume_wdomain[3:0]));
assign main_soclinux_tx_cdc_cdc_asyncfifo_readable = (main_soclinux_tx_cdc_cdc_graycounter1_q != main_soclinux_tx_cdc_cdc_produce_rdomain);
assign main_soclinux_tx_cdc_cdc_wrport_adr = main_soclinux_tx_cdc_cdc_graycounter0_q_binary[4:0];
assign main_soclinux_tx_cdc_cdc_wrport_dat_w = main_soclinux_tx_cdc_cdc_asyncfifo_din;
assign main_soclinux_tx_cdc_cdc_wrport_we = main_soclinux_tx_cdc_cdc_graycounter0_ce;
assign main_soclinux_tx_cdc_cdc_rdport_adr = main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign main_soclinux_tx_cdc_cdc_asyncfifo_dout = main_soclinux_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
	main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
	if (main_soclinux_tx_cdc_cdc_graycounter0_ce) begin
		main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary <= (main_soclinux_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary <= main_soclinux_tx_cdc_cdc_graycounter0_q_binary;
	end
end
assign main_soclinux_tx_cdc_cdc_graycounter0_q_next = (main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary ^ main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
	main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
	if (main_soclinux_tx_cdc_cdc_graycounter1_ce) begin
		main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary <= (main_soclinux_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary <= main_soclinux_tx_cdc_cdc_graycounter1_q_binary;
	end
end
assign main_soclinux_tx_cdc_cdc_graycounter1_q_next = (main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary ^ main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign main_soclinux_rx_cdc_cdc_sink_valid = main_soclinux_rx_cdc_sink_sink_valid;
assign main_soclinux_rx_cdc_sink_sink_ready = main_soclinux_rx_cdc_cdc_sink_ready;
assign main_soclinux_rx_cdc_cdc_sink_first = main_soclinux_rx_cdc_sink_sink_first;
assign main_soclinux_rx_cdc_cdc_sink_last = main_soclinux_rx_cdc_sink_sink_last;
assign main_soclinux_rx_cdc_cdc_sink_payload_data = main_soclinux_rx_cdc_sink_sink_payload_data;
assign main_soclinux_rx_cdc_cdc_sink_payload_last_be = main_soclinux_rx_cdc_sink_sink_payload_last_be;
assign main_soclinux_rx_cdc_cdc_sink_payload_error = main_soclinux_rx_cdc_sink_sink_payload_error;
assign main_soclinux_rx_cdc_source_source_valid = main_soclinux_rx_cdc_cdc_source_valid;
assign main_soclinux_rx_cdc_cdc_source_ready = main_soclinux_rx_cdc_source_source_ready;
assign main_soclinux_rx_cdc_source_source_first = main_soclinux_rx_cdc_cdc_source_first;
assign main_soclinux_rx_cdc_source_source_last = main_soclinux_rx_cdc_cdc_source_last;
assign main_soclinux_rx_cdc_source_source_payload_data = main_soclinux_rx_cdc_cdc_source_payload_data;
assign main_soclinux_rx_cdc_source_source_payload_last_be = main_soclinux_rx_cdc_cdc_source_payload_last_be;
assign main_soclinux_rx_cdc_source_source_payload_error = main_soclinux_rx_cdc_cdc_source_payload_error;
assign main_soclinux_rx_cdc_cdc_asyncfifo_din = {main_soclinux_rx_cdc_cdc_fifo_in_last, main_soclinux_rx_cdc_cdc_fifo_in_first, main_soclinux_rx_cdc_cdc_fifo_in_payload_error, main_soclinux_rx_cdc_cdc_fifo_in_payload_last_be, main_soclinux_rx_cdc_cdc_fifo_in_payload_data};
assign {main_soclinux_rx_cdc_cdc_fifo_out_last, main_soclinux_rx_cdc_cdc_fifo_out_first, main_soclinux_rx_cdc_cdc_fifo_out_payload_error, main_soclinux_rx_cdc_cdc_fifo_out_payload_last_be, main_soclinux_rx_cdc_cdc_fifo_out_payload_data} = main_soclinux_rx_cdc_cdc_asyncfifo_dout;
assign main_soclinux_rx_cdc_cdc_sink_ready = main_soclinux_rx_cdc_cdc_asyncfifo_writable;
assign main_soclinux_rx_cdc_cdc_asyncfifo_we = main_soclinux_rx_cdc_cdc_sink_valid;
assign main_soclinux_rx_cdc_cdc_fifo_in_first = main_soclinux_rx_cdc_cdc_sink_first;
assign main_soclinux_rx_cdc_cdc_fifo_in_last = main_soclinux_rx_cdc_cdc_sink_last;
assign main_soclinux_rx_cdc_cdc_fifo_in_payload_data = main_soclinux_rx_cdc_cdc_sink_payload_data;
assign main_soclinux_rx_cdc_cdc_fifo_in_payload_last_be = main_soclinux_rx_cdc_cdc_sink_payload_last_be;
assign main_soclinux_rx_cdc_cdc_fifo_in_payload_error = main_soclinux_rx_cdc_cdc_sink_payload_error;
assign main_soclinux_rx_cdc_cdc_source_valid = main_soclinux_rx_cdc_cdc_asyncfifo_readable;
assign main_soclinux_rx_cdc_cdc_source_first = main_soclinux_rx_cdc_cdc_fifo_out_first;
assign main_soclinux_rx_cdc_cdc_source_last = main_soclinux_rx_cdc_cdc_fifo_out_last;
assign main_soclinux_rx_cdc_cdc_source_payload_data = main_soclinux_rx_cdc_cdc_fifo_out_payload_data;
assign main_soclinux_rx_cdc_cdc_source_payload_last_be = main_soclinux_rx_cdc_cdc_fifo_out_payload_last_be;
assign main_soclinux_rx_cdc_cdc_source_payload_error = main_soclinux_rx_cdc_cdc_fifo_out_payload_error;
assign main_soclinux_rx_cdc_cdc_asyncfifo_re = main_soclinux_rx_cdc_cdc_source_ready;
assign main_soclinux_rx_cdc_cdc_graycounter0_ce = (main_soclinux_rx_cdc_cdc_asyncfifo_writable & main_soclinux_rx_cdc_cdc_asyncfifo_we);
assign main_soclinux_rx_cdc_cdc_graycounter1_ce = (main_soclinux_rx_cdc_cdc_asyncfifo_readable & main_soclinux_rx_cdc_cdc_asyncfifo_re);
assign main_soclinux_rx_cdc_cdc_asyncfifo_writable = (((main_soclinux_rx_cdc_cdc_graycounter0_q[5] == main_soclinux_rx_cdc_cdc_consume_wdomain[5]) | (main_soclinux_rx_cdc_cdc_graycounter0_q[4] == main_soclinux_rx_cdc_cdc_consume_wdomain[4])) | (main_soclinux_rx_cdc_cdc_graycounter0_q[3:0] != main_soclinux_rx_cdc_cdc_consume_wdomain[3:0]));
assign main_soclinux_rx_cdc_cdc_asyncfifo_readable = (main_soclinux_rx_cdc_cdc_graycounter1_q != main_soclinux_rx_cdc_cdc_produce_rdomain);
assign main_soclinux_rx_cdc_cdc_wrport_adr = main_soclinux_rx_cdc_cdc_graycounter0_q_binary[4:0];
assign main_soclinux_rx_cdc_cdc_wrport_dat_w = main_soclinux_rx_cdc_cdc_asyncfifo_din;
assign main_soclinux_rx_cdc_cdc_wrport_we = main_soclinux_rx_cdc_cdc_graycounter0_ce;
assign main_soclinux_rx_cdc_cdc_rdport_adr = main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign main_soclinux_rx_cdc_cdc_asyncfifo_dout = main_soclinux_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
	main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
	if (main_soclinux_rx_cdc_cdc_graycounter0_ce) begin
		main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary <= (main_soclinux_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary <= main_soclinux_rx_cdc_cdc_graycounter0_q_binary;
	end
end
assign main_soclinux_rx_cdc_cdc_graycounter0_q_next = (main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary ^ main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
	main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
	if (main_soclinux_rx_cdc_cdc_graycounter1_ce) begin
		main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary <= (main_soclinux_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary <= main_soclinux_rx_cdc_cdc_graycounter1_q_binary;
	end
end
assign main_soclinux_rx_cdc_cdc_graycounter1_q_next = (main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary ^ main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign main_soclinux_tx_converter_sink_valid = main_soclinux_tx_cdc_source_source_valid;
assign main_soclinux_tx_cdc_source_source_ready = main_soclinux_tx_converter_sink_ready;
assign main_soclinux_tx_converter_sink_first = main_soclinux_tx_cdc_source_source_first;
assign main_soclinux_tx_converter_sink_last = main_soclinux_tx_cdc_source_source_last;
assign main_soclinux_tx_converter_sink_payload_data = main_soclinux_tx_cdc_source_source_payload_data;
assign main_soclinux_tx_converter_sink_payload_last_be = main_soclinux_tx_cdc_source_source_payload_last_be;
assign main_soclinux_tx_converter_sink_payload_error = main_soclinux_tx_cdc_source_source_payload_error;
assign main_soclinux_tx_last_be_sink_valid = main_soclinux_tx_converter_source_valid;
assign main_soclinux_tx_converter_source_ready = main_soclinux_tx_last_be_sink_ready;
assign main_soclinux_tx_last_be_sink_first = main_soclinux_tx_converter_source_first;
assign main_soclinux_tx_last_be_sink_last = main_soclinux_tx_converter_source_last;
assign main_soclinux_tx_last_be_sink_payload_data = main_soclinux_tx_converter_source_payload_data;
assign main_soclinux_tx_last_be_sink_payload_last_be = main_soclinux_tx_converter_source_payload_last_be;
assign main_soclinux_tx_last_be_sink_payload_error = main_soclinux_tx_converter_source_payload_error;
assign main_soclinux_padding_inserter_sink_valid = main_soclinux_tx_last_be_source_valid;
assign main_soclinux_tx_last_be_source_ready = main_soclinux_padding_inserter_sink_ready;
assign main_soclinux_padding_inserter_sink_first = main_soclinux_tx_last_be_source_first;
assign main_soclinux_padding_inserter_sink_last = main_soclinux_tx_last_be_source_last;
assign main_soclinux_padding_inserter_sink_payload_data = main_soclinux_tx_last_be_source_payload_data;
assign main_soclinux_padding_inserter_sink_payload_last_be = main_soclinux_tx_last_be_source_payload_last_be;
assign main_soclinux_padding_inserter_sink_payload_error = main_soclinux_tx_last_be_source_payload_error;
assign main_soclinux_crc32_inserter_sink_valid = main_soclinux_padding_inserter_source_valid;
assign main_soclinux_padding_inserter_source_ready = main_soclinux_crc32_inserter_sink_ready;
assign main_soclinux_crc32_inserter_sink_first = main_soclinux_padding_inserter_source_first;
assign main_soclinux_crc32_inserter_sink_last = main_soclinux_padding_inserter_source_last;
assign main_soclinux_crc32_inserter_sink_payload_data = main_soclinux_padding_inserter_source_payload_data;
assign main_soclinux_crc32_inserter_sink_payload_last_be = main_soclinux_padding_inserter_source_payload_last_be;
assign main_soclinux_crc32_inserter_sink_payload_error = main_soclinux_padding_inserter_source_payload_error;
assign main_soclinux_preamble_inserter_sink_valid = main_soclinux_liteethmaccrc32inserter_source_valid;
assign main_soclinux_liteethmaccrc32inserter_source_ready = main_soclinux_preamble_inserter_sink_ready;
assign main_soclinux_preamble_inserter_sink_first = main_soclinux_liteethmaccrc32inserter_source_first;
assign main_soclinux_preamble_inserter_sink_last = main_soclinux_liteethmaccrc32inserter_source_last;
assign main_soclinux_preamble_inserter_sink_payload_data = main_soclinux_liteethmaccrc32inserter_source_payload_data;
assign main_soclinux_preamble_inserter_sink_payload_last_be = main_soclinux_liteethmaccrc32inserter_source_payload_last_be;
assign main_soclinux_preamble_inserter_sink_payload_error = main_soclinux_liteethmaccrc32inserter_source_payload_error;
assign main_soclinux_tx_gap_inserter_sink_valid = main_soclinux_preamble_inserter_source_valid;
assign main_soclinux_preamble_inserter_source_ready = main_soclinux_tx_gap_inserter_sink_ready;
assign main_soclinux_tx_gap_inserter_sink_first = main_soclinux_preamble_inserter_source_first;
assign main_soclinux_tx_gap_inserter_sink_last = main_soclinux_preamble_inserter_source_last;
assign main_soclinux_tx_gap_inserter_sink_payload_data = main_soclinux_preamble_inserter_source_payload_data;
assign main_soclinux_tx_gap_inserter_sink_payload_last_be = main_soclinux_preamble_inserter_source_payload_last_be;
assign main_soclinux_tx_gap_inserter_sink_payload_error = main_soclinux_preamble_inserter_source_payload_error;
assign main_ethphy_sink_valid = main_soclinux_tx_gap_inserter_source_valid;
assign main_soclinux_tx_gap_inserter_source_ready = main_ethphy_sink_ready;
assign main_ethphy_sink_first = main_soclinux_tx_gap_inserter_source_first;
assign main_ethphy_sink_last = main_soclinux_tx_gap_inserter_source_last;
assign main_ethphy_sink_payload_data = main_soclinux_tx_gap_inserter_source_payload_data;
assign main_ethphy_sink_payload_last_be = main_soclinux_tx_gap_inserter_source_payload_last_be;
assign main_ethphy_sink_payload_error = main_soclinux_tx_gap_inserter_source_payload_error;
assign main_soclinux_preamble_checker_sink_valid = main_ethphy_source_valid;
assign main_ethphy_source_ready = main_soclinux_preamble_checker_sink_ready;
assign main_soclinux_preamble_checker_sink_first = main_ethphy_source_first;
assign main_soclinux_preamble_checker_sink_last = main_ethphy_source_last;
assign main_soclinux_preamble_checker_sink_payload_data = main_ethphy_source_payload_data;
assign main_soclinux_preamble_checker_sink_payload_last_be = main_ethphy_source_payload_last_be;
assign main_soclinux_preamble_checker_sink_payload_error = main_ethphy_source_payload_error;
assign main_soclinux_crc32_checker_sink_valid = main_soclinux_preamble_checker_source_valid;
assign main_soclinux_preamble_checker_source_ready = main_soclinux_crc32_checker_sink_ready;
assign main_soclinux_crc32_checker_sink_first = main_soclinux_preamble_checker_source_first;
assign main_soclinux_crc32_checker_sink_last = main_soclinux_preamble_checker_source_last;
assign main_soclinux_crc32_checker_sink_payload_data = main_soclinux_preamble_checker_source_payload_data;
assign main_soclinux_crc32_checker_sink_payload_last_be = main_soclinux_preamble_checker_source_payload_last_be;
assign main_soclinux_crc32_checker_sink_payload_error = main_soclinux_preamble_checker_source_payload_error;
assign main_soclinux_padding_checker_sink_valid = main_soclinux_liteethmaccrc32checker_source_source_valid;
assign main_soclinux_liteethmaccrc32checker_source_source_ready = main_soclinux_padding_checker_sink_ready;
assign main_soclinux_padding_checker_sink_first = main_soclinux_liteethmaccrc32checker_source_source_first;
assign main_soclinux_padding_checker_sink_last = main_soclinux_liteethmaccrc32checker_source_source_last;
assign main_soclinux_padding_checker_sink_payload_data = main_soclinux_liteethmaccrc32checker_source_source_payload_data;
assign main_soclinux_padding_checker_sink_payload_last_be = main_soclinux_liteethmaccrc32checker_source_source_payload_last_be;
assign main_soclinux_padding_checker_sink_payload_error = main_soclinux_liteethmaccrc32checker_source_source_payload_error;
assign main_soclinux_rx_last_be_sink_valid = main_soclinux_padding_checker_source_valid;
assign main_soclinux_padding_checker_source_ready = main_soclinux_rx_last_be_sink_ready;
assign main_soclinux_rx_last_be_sink_first = main_soclinux_padding_checker_source_first;
assign main_soclinux_rx_last_be_sink_last = main_soclinux_padding_checker_source_last;
assign main_soclinux_rx_last_be_sink_payload_data = main_soclinux_padding_checker_source_payload_data;
assign main_soclinux_rx_last_be_sink_payload_last_be = main_soclinux_padding_checker_source_payload_last_be;
assign main_soclinux_rx_last_be_sink_payload_error = main_soclinux_padding_checker_source_payload_error;
assign main_soclinux_rx_converter_sink_valid = main_soclinux_rx_last_be_source_valid;
assign main_soclinux_rx_last_be_source_ready = main_soclinux_rx_converter_sink_ready;
assign main_soclinux_rx_converter_sink_first = main_soclinux_rx_last_be_source_first;
assign main_soclinux_rx_converter_sink_last = main_soclinux_rx_last_be_source_last;
assign main_soclinux_rx_converter_sink_payload_data = main_soclinux_rx_last_be_source_payload_data;
assign main_soclinux_rx_converter_sink_payload_last_be = main_soclinux_rx_last_be_source_payload_last_be;
assign main_soclinux_rx_converter_sink_payload_error = main_soclinux_rx_last_be_source_payload_error;
assign main_soclinux_rx_cdc_sink_sink_valid = main_soclinux_rx_converter_source_valid;
assign main_soclinux_rx_converter_source_ready = main_soclinux_rx_cdc_sink_sink_ready;
assign main_soclinux_rx_cdc_sink_sink_first = main_soclinux_rx_converter_source_first;
assign main_soclinux_rx_cdc_sink_sink_last = main_soclinux_rx_converter_source_last;
assign main_soclinux_rx_cdc_sink_sink_payload_data = main_soclinux_rx_converter_source_payload_data;
assign main_soclinux_rx_cdc_sink_sink_payload_last_be = main_soclinux_rx_converter_source_payload_last_be;
assign main_soclinux_rx_cdc_sink_sink_payload_error = main_soclinux_rx_converter_source_payload_error;
assign main_soclinux_writer_sink_sink_valid = main_soclinux_sink_valid;
assign main_soclinux_sink_ready = main_soclinux_writer_sink_sink_ready;
assign main_soclinux_writer_sink_sink_first = main_soclinux_sink_first;
assign main_soclinux_writer_sink_sink_last = main_soclinux_sink_last;
assign main_soclinux_writer_sink_sink_payload_data = main_soclinux_sink_payload_data;
assign main_soclinux_writer_sink_sink_payload_last_be = main_soclinux_sink_payload_last_be;
assign main_soclinux_writer_sink_sink_payload_error = main_soclinux_sink_payload_error;
assign main_soclinux_source_valid = main_soclinux_reader_source_source_valid;
assign main_soclinux_reader_source_source_ready = main_soclinux_source_ready;
assign main_soclinux_source_first = main_soclinux_reader_source_source_first;
assign main_soclinux_source_last = main_soclinux_reader_source_source_last;
assign main_soclinux_source_payload_data = main_soclinux_reader_source_source_payload_data;
assign main_soclinux_source_payload_last_be = main_soclinux_reader_source_source_payload_last_be;
assign main_soclinux_source_payload_error = main_soclinux_reader_source_source_payload_error;
always @(*) begin
	main_soclinux_writer_inc <= 3'd0;
	case (main_soclinux_writer_sink_sink_payload_last_be)
		1'd1: begin
			main_soclinux_writer_inc <= 1'd1;
		end
		2'd2: begin
			main_soclinux_writer_inc <= 2'd2;
		end
		3'd4: begin
			main_soclinux_writer_inc <= 2'd3;
		end
		default: begin
			main_soclinux_writer_inc <= 3'd4;
		end
	endcase
end
assign main_soclinux_writer_stat_fifo_sink_payload_slot = main_soclinux_writer_slot;
assign main_soclinux_writer_stat_fifo_sink_payload_length = main_soclinux_writer_counter;
assign main_soclinux_writer_stat_fifo_source_ready = main_soclinux_writer_available_clear;
assign main_soclinux_writer_available_trigger = main_soclinux_writer_stat_fifo_source_valid;
assign main_soclinux_writer_slot_status = main_soclinux_writer_stat_fifo_source_payload_slot;
assign main_soclinux_writer_length_status = main_soclinux_writer_stat_fifo_source_payload_length;
always @(*) begin
	main_soclinux_writer_memory0_we <= 1'd0;
	main_soclinux_writer_memory0_dat_w <= 32'd0;
	main_soclinux_writer_memory1_adr <= 9'd0;
	main_soclinux_writer_memory1_we <= 1'd0;
	main_soclinux_writer_memory0_adr <= 9'd0;
	main_soclinux_writer_memory1_dat_w <= 32'd0;
	case (main_soclinux_writer_slot)
		1'd0: begin
			main_soclinux_writer_memory0_adr <= main_soclinux_writer_counter[31:2];
			main_soclinux_writer_memory0_dat_w <= main_soclinux_writer_sink_sink_payload_data;
			if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_ongoing)) begin
				main_soclinux_writer_memory0_we <= 4'd15;
			end
		end
		1'd1: begin
			main_soclinux_writer_memory1_adr <= main_soclinux_writer_counter[31:2];
			main_soclinux_writer_memory1_dat_w <= main_soclinux_writer_sink_sink_payload_data;
			if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_ongoing)) begin
				main_soclinux_writer_memory1_we <= 4'd15;
			end
		end
	endcase
end
assign main_soclinux_writer_available0 = main_soclinux_writer_available_status;
assign main_soclinux_writer_available1 = main_soclinux_writer_available_pending;
always @(*) begin
	main_soclinux_writer_available_clear <= 1'd0;
	if ((main_soclinux_writer_pending_re & main_soclinux_writer_pending_r)) begin
		main_soclinux_writer_available_clear <= 1'd1;
	end
end
assign main_soclinux_writer_irq = (main_soclinux_writer_pending_status & main_soclinux_writer_enable_storage);
assign main_soclinux_writer_available_status = main_soclinux_writer_available_trigger;
assign main_soclinux_writer_available_pending = main_soclinux_writer_available_trigger;
assign main_soclinux_writer_stat_fifo_syncfifo_din = {main_soclinux_writer_stat_fifo_fifo_in_last, main_soclinux_writer_stat_fifo_fifo_in_first, main_soclinux_writer_stat_fifo_fifo_in_payload_length, main_soclinux_writer_stat_fifo_fifo_in_payload_slot};
assign {main_soclinux_writer_stat_fifo_fifo_out_last, main_soclinux_writer_stat_fifo_fifo_out_first, main_soclinux_writer_stat_fifo_fifo_out_payload_length, main_soclinux_writer_stat_fifo_fifo_out_payload_slot} = main_soclinux_writer_stat_fifo_syncfifo_dout;
assign main_soclinux_writer_stat_fifo_sink_ready = main_soclinux_writer_stat_fifo_syncfifo_writable;
assign main_soclinux_writer_stat_fifo_syncfifo_we = main_soclinux_writer_stat_fifo_sink_valid;
assign main_soclinux_writer_stat_fifo_fifo_in_first = main_soclinux_writer_stat_fifo_sink_first;
assign main_soclinux_writer_stat_fifo_fifo_in_last = main_soclinux_writer_stat_fifo_sink_last;
assign main_soclinux_writer_stat_fifo_fifo_in_payload_slot = main_soclinux_writer_stat_fifo_sink_payload_slot;
assign main_soclinux_writer_stat_fifo_fifo_in_payload_length = main_soclinux_writer_stat_fifo_sink_payload_length;
assign main_soclinux_writer_stat_fifo_source_valid = main_soclinux_writer_stat_fifo_syncfifo_readable;
assign main_soclinux_writer_stat_fifo_source_first = main_soclinux_writer_stat_fifo_fifo_out_first;
assign main_soclinux_writer_stat_fifo_source_last = main_soclinux_writer_stat_fifo_fifo_out_last;
assign main_soclinux_writer_stat_fifo_source_payload_slot = main_soclinux_writer_stat_fifo_fifo_out_payload_slot;
assign main_soclinux_writer_stat_fifo_source_payload_length = main_soclinux_writer_stat_fifo_fifo_out_payload_length;
assign main_soclinux_writer_stat_fifo_syncfifo_re = main_soclinux_writer_stat_fifo_source_ready;
always @(*) begin
	main_soclinux_writer_stat_fifo_wrport_adr <= 1'd0;
	if (main_soclinux_writer_stat_fifo_replace) begin
		main_soclinux_writer_stat_fifo_wrport_adr <= (main_soclinux_writer_stat_fifo_produce - 1'd1);
	end else begin
		main_soclinux_writer_stat_fifo_wrport_adr <= main_soclinux_writer_stat_fifo_produce;
	end
end
assign main_soclinux_writer_stat_fifo_wrport_dat_w = main_soclinux_writer_stat_fifo_syncfifo_din;
assign main_soclinux_writer_stat_fifo_wrport_we = (main_soclinux_writer_stat_fifo_syncfifo_we & (main_soclinux_writer_stat_fifo_syncfifo_writable | main_soclinux_writer_stat_fifo_replace));
assign main_soclinux_writer_stat_fifo_do_read = (main_soclinux_writer_stat_fifo_syncfifo_readable & main_soclinux_writer_stat_fifo_syncfifo_re);
assign main_soclinux_writer_stat_fifo_rdport_adr = main_soclinux_writer_stat_fifo_consume;
assign main_soclinux_writer_stat_fifo_syncfifo_dout = main_soclinux_writer_stat_fifo_rdport_dat_r;
assign main_soclinux_writer_stat_fifo_syncfifo_writable = (main_soclinux_writer_stat_fifo_level != 2'd2);
assign main_soclinux_writer_stat_fifo_syncfifo_readable = (main_soclinux_writer_stat_fifo_level != 1'd0);
always @(*) begin
	main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value <= 32'd0;
	main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value_ce <= 1'd0;
	main_soclinux_writer_slot_ce <= 1'd0;
	main_soclinux_writer_start <= 1'd0;
	main_soclinux_writer_ongoing <= 1'd0;
	main_soclinux_writer_stat_fifo_sink_valid <= 1'd0;
	builder_liteethmacsramwriter_next_state <= 3'd0;
	main_soclinux_writer_counter_clockdomainsrenamer_t_next_value <= 32'd0;
	main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce <= 1'd0;
	builder_liteethmacsramwriter_next_state <= builder_liteethmacsramwriter_state;
	case (builder_liteethmacsramwriter_state)
		1'd1: begin
			if (main_soclinux_writer_sink_sink_valid) begin
				if ((main_soclinux_writer_counter == 11'd1530)) begin
					builder_liteethmacsramwriter_next_state <= 2'd3;
				end else begin
					main_soclinux_writer_counter_clockdomainsrenamer_t_next_value <= (main_soclinux_writer_counter + main_soclinux_writer_inc);
					main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce <= 1'd1;
					main_soclinux_writer_ongoing <= 1'd1;
				end
				if (main_soclinux_writer_sink_sink_last) begin
					if (((main_soclinux_writer_sink_sink_payload_error & main_soclinux_writer_sink_sink_payload_last_be) != 1'd0)) begin
						builder_liteethmacsramwriter_next_state <= 2'd2;
					end else begin
						builder_liteethmacsramwriter_next_state <= 3'd4;
					end
				end
			end
		end
		2'd2: begin
			main_soclinux_writer_counter_clockdomainsrenamer_t_next_value <= 1'd0;
			main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce <= 1'd1;
			builder_liteethmacsramwriter_next_state <= 1'd0;
		end
		2'd3: begin
			if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_sink_sink_last)) begin
				builder_liteethmacsramwriter_next_state <= 3'd4;
			end
		end
		3'd4: begin
			main_soclinux_writer_counter_clockdomainsrenamer_t_next_value <= 1'd0;
			main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce <= 1'd1;
			main_soclinux_writer_slot_ce <= 1'd1;
			main_soclinux_writer_stat_fifo_sink_valid <= 1'd1;
			builder_liteethmacsramwriter_next_state <= 1'd0;
		end
		default: begin
			if (main_soclinux_writer_sink_sink_valid) begin
				if (main_soclinux_writer_stat_fifo_sink_ready) begin
					main_soclinux_writer_start <= 1'd1;
					main_soclinux_writer_ongoing <= 1'd1;
					main_soclinux_writer_counter_clockdomainsrenamer_t_next_value <= (main_soclinux_writer_counter + main_soclinux_writer_inc);
					main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce <= 1'd1;
					builder_liteethmacsramwriter_next_state <= 1'd1;
				end else begin
					main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value <= (main_soclinux_writer_errors_status + 1'd1);
					main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value_ce <= 1'd1;
					builder_liteethmacsramwriter_next_state <= 2'd3;
				end
			end
		end
	endcase
end
assign main_soclinux_reader_cmd_fifo_sink_valid = main_soclinux_reader_start_start_re;
assign main_soclinux_reader_cmd_fifo_sink_payload_slot = main_soclinux_reader_slot_storage;
assign main_soclinux_reader_cmd_fifo_sink_payload_length = main_soclinux_reader_length_storage;
assign main_soclinux_reader_ready_status = main_soclinux_reader_cmd_fifo_sink_ready;
assign main_soclinux_reader_level_status = main_soclinux_reader_cmd_fifo_level;
always @(*) begin
	main_soclinux_reader_source_source_payload_last_be <= 4'd0;
	if (main_soclinux_reader_source_source_last) begin
		case (main_soclinux_reader_cmd_fifo_source_payload_length[1:0])
			1'd0: begin
				main_soclinux_reader_source_source_payload_last_be <= 4'd8;
			end
			1'd1: begin
				main_soclinux_reader_source_source_payload_last_be <= 1'd1;
			end
			2'd2: begin
				main_soclinux_reader_source_source_payload_last_be <= 2'd2;
			end
			2'd3: begin
				main_soclinux_reader_source_source_payload_last_be <= 3'd4;
			end
		endcase
	end
end
assign main_soclinux_reader_memory0_adr = main_soclinux_reader_read_address[10:2];
assign main_soclinux_reader_memory1_adr = main_soclinux_reader_read_address[10:2];
always @(*) begin
	main_soclinux_reader_source_source_payload_data <= 32'd0;
	case (main_soclinux_reader_cmd_fifo_source_payload_slot)
		1'd0: begin
			main_soclinux_reader_source_source_payload_data <= main_soclinux_reader_memory0_dat_r;
		end
		1'd1: begin
			main_soclinux_reader_source_source_payload_data <= main_soclinux_reader_memory1_dat_r;
		end
	endcase
end
assign main_soclinux_reader_event00 = main_soclinux_reader_eventsourcepulse_status;
assign main_soclinux_reader_event01 = main_soclinux_reader_eventsourcepulse_pending;
always @(*) begin
	main_soclinux_reader_eventsourcepulse_clear <= 1'd0;
	if ((main_soclinux_reader_pending_re & main_soclinux_reader_pending_r)) begin
		main_soclinux_reader_eventsourcepulse_clear <= 1'd1;
	end
end
assign main_soclinux_reader_irq = (main_soclinux_reader_pending_status & main_soclinux_reader_enable_storage);
assign main_soclinux_reader_eventsourcepulse_status = 1'd0;
assign main_soclinux_reader_cmd_fifo_syncfifo_din = {main_soclinux_reader_cmd_fifo_fifo_in_last, main_soclinux_reader_cmd_fifo_fifo_in_first, main_soclinux_reader_cmd_fifo_fifo_in_payload_length, main_soclinux_reader_cmd_fifo_fifo_in_payload_slot};
assign {main_soclinux_reader_cmd_fifo_fifo_out_last, main_soclinux_reader_cmd_fifo_fifo_out_first, main_soclinux_reader_cmd_fifo_fifo_out_payload_length, main_soclinux_reader_cmd_fifo_fifo_out_payload_slot} = main_soclinux_reader_cmd_fifo_syncfifo_dout;
assign main_soclinux_reader_cmd_fifo_sink_ready = main_soclinux_reader_cmd_fifo_syncfifo_writable;
assign main_soclinux_reader_cmd_fifo_syncfifo_we = main_soclinux_reader_cmd_fifo_sink_valid;
assign main_soclinux_reader_cmd_fifo_fifo_in_first = main_soclinux_reader_cmd_fifo_sink_first;
assign main_soclinux_reader_cmd_fifo_fifo_in_last = main_soclinux_reader_cmd_fifo_sink_last;
assign main_soclinux_reader_cmd_fifo_fifo_in_payload_slot = main_soclinux_reader_cmd_fifo_sink_payload_slot;
assign main_soclinux_reader_cmd_fifo_fifo_in_payload_length = main_soclinux_reader_cmd_fifo_sink_payload_length;
assign main_soclinux_reader_cmd_fifo_source_valid = main_soclinux_reader_cmd_fifo_syncfifo_readable;
assign main_soclinux_reader_cmd_fifo_source_first = main_soclinux_reader_cmd_fifo_fifo_out_first;
assign main_soclinux_reader_cmd_fifo_source_last = main_soclinux_reader_cmd_fifo_fifo_out_last;
assign main_soclinux_reader_cmd_fifo_source_payload_slot = main_soclinux_reader_cmd_fifo_fifo_out_payload_slot;
assign main_soclinux_reader_cmd_fifo_source_payload_length = main_soclinux_reader_cmd_fifo_fifo_out_payload_length;
assign main_soclinux_reader_cmd_fifo_syncfifo_re = main_soclinux_reader_cmd_fifo_source_ready;
always @(*) begin
	main_soclinux_reader_cmd_fifo_wrport_adr <= 1'd0;
	if (main_soclinux_reader_cmd_fifo_replace) begin
		main_soclinux_reader_cmd_fifo_wrport_adr <= (main_soclinux_reader_cmd_fifo_produce - 1'd1);
	end else begin
		main_soclinux_reader_cmd_fifo_wrport_adr <= main_soclinux_reader_cmd_fifo_produce;
	end
end
assign main_soclinux_reader_cmd_fifo_wrport_dat_w = main_soclinux_reader_cmd_fifo_syncfifo_din;
assign main_soclinux_reader_cmd_fifo_wrport_we = (main_soclinux_reader_cmd_fifo_syncfifo_we & (main_soclinux_reader_cmd_fifo_syncfifo_writable | main_soclinux_reader_cmd_fifo_replace));
assign main_soclinux_reader_cmd_fifo_do_read = (main_soclinux_reader_cmd_fifo_syncfifo_readable & main_soclinux_reader_cmd_fifo_syncfifo_re);
assign main_soclinux_reader_cmd_fifo_rdport_adr = main_soclinux_reader_cmd_fifo_consume;
assign main_soclinux_reader_cmd_fifo_syncfifo_dout = main_soclinux_reader_cmd_fifo_rdport_dat_r;
assign main_soclinux_reader_cmd_fifo_syncfifo_writable = (main_soclinux_reader_cmd_fifo_level != 2'd2);
assign main_soclinux_reader_cmd_fifo_syncfifo_readable = (main_soclinux_reader_cmd_fifo_level != 1'd0);
always @(*) begin
	main_soclinux_reader_eventsourcepulse_trigger <= 1'd0;
	builder_liteethmacsramreader_next_state <= 2'd0;
	main_soclinux_reader_counter_clockdomainsrenamer_next_value <= 11'd0;
	main_soclinux_reader_counter_clockdomainsrenamer_next_value_ce <= 1'd0;
	main_soclinux_reader_source_source_valid <= 1'd0;
	main_soclinux_reader_start <= 1'd0;
	main_soclinux_reader_source_source_last <= 1'd0;
	main_soclinux_reader_read_address <= 11'd0;
	main_soclinux_reader_cmd_fifo_source_ready <= 1'd0;
	builder_liteethmacsramreader_next_state <= builder_liteethmacsramreader_state;
	case (builder_liteethmacsramreader_state)
		1'd1: begin
			main_soclinux_reader_source_source_valid <= 1'd1;
			main_soclinux_reader_source_source_last <= (main_soclinux_reader_counter >= (main_soclinux_reader_cmd_fifo_source_payload_length - 3'd4));
			main_soclinux_reader_read_address <= main_soclinux_reader_counter;
			if (main_soclinux_reader_source_source_ready) begin
				main_soclinux_reader_read_address <= (main_soclinux_reader_counter + 3'd4);
				main_soclinux_reader_counter_clockdomainsrenamer_next_value <= (main_soclinux_reader_counter + 3'd4);
				main_soclinux_reader_counter_clockdomainsrenamer_next_value_ce <= 1'd1;
				if (main_soclinux_reader_source_source_last) begin
					builder_liteethmacsramreader_next_state <= 2'd2;
				end
			end
		end
		2'd2: begin
			main_soclinux_reader_eventsourcepulse_trigger <= 1'd1;
			main_soclinux_reader_cmd_fifo_source_ready <= 1'd1;
			builder_liteethmacsramreader_next_state <= 1'd0;
		end
		default: begin
			main_soclinux_reader_counter_clockdomainsrenamer_next_value <= 1'd0;
			main_soclinux_reader_counter_clockdomainsrenamer_next_value_ce <= 1'd1;
			if (main_soclinux_reader_cmd_fifo_source_valid) begin
				main_soclinux_reader_start <= 1'd1;
				builder_liteethmacsramreader_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_soclinux_ev_irq = (main_soclinux_writer_irq | main_soclinux_reader_irq);
assign main_soclinux_sram0_adr0 = main_soclinux_sram0_bus_adr0[8:0];
assign main_soclinux_sram0_bus_dat_r0 = main_soclinux_sram0_dat_r0;
assign main_soclinux_sram1_adr0 = main_soclinux_sram1_bus_adr0[8:0];
assign main_soclinux_sram1_bus_dat_r0 = main_soclinux_sram1_dat_r0;
always @(*) begin
	main_soclinux_sram0_we <= 4'd0;
	main_soclinux_sram0_we[0] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[0]);
	main_soclinux_sram0_we[1] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[1]);
	main_soclinux_sram0_we[2] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[2]);
	main_soclinux_sram0_we[3] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[3]);
end
assign main_soclinux_sram0_adr1 = main_soclinux_sram0_bus_adr1[8:0];
assign main_soclinux_sram0_bus_dat_r1 = main_soclinux_sram0_dat_r1;
assign main_soclinux_sram0_dat_w = main_soclinux_sram0_bus_dat_w1;
always @(*) begin
	main_soclinux_sram1_we <= 4'd0;
	main_soclinux_sram1_we[0] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[0]);
	main_soclinux_sram1_we[1] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[1]);
	main_soclinux_sram1_we[2] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[2]);
	main_soclinux_sram1_we[3] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[3]);
end
assign main_soclinux_sram1_adr1 = main_soclinux_sram1_bus_adr1[8:0];
assign main_soclinux_sram1_bus_dat_r1 = main_soclinux_sram1_dat_r1;
assign main_soclinux_sram1_dat_w = main_soclinux_sram1_bus_dat_w1;
always @(*) begin
	main_soclinux_slave_sel <= 4'd0;
	main_soclinux_slave_sel[0] <= (main_soclinux_bus_adr[10:9] == 1'd0);
	main_soclinux_slave_sel[1] <= (main_soclinux_bus_adr[10:9] == 1'd1);
	main_soclinux_slave_sel[2] <= (main_soclinux_bus_adr[10:9] == 2'd2);
	main_soclinux_slave_sel[3] <= (main_soclinux_bus_adr[10:9] == 2'd3);
end
assign main_soclinux_sram0_bus_adr0 = main_soclinux_bus_adr;
assign main_soclinux_sram0_bus_dat_w0 = main_soclinux_bus_dat_w;
assign main_soclinux_sram0_bus_sel0 = main_soclinux_bus_sel;
assign main_soclinux_sram0_bus_stb0 = main_soclinux_bus_stb;
assign main_soclinux_sram0_bus_we0 = main_soclinux_bus_we;
assign main_soclinux_sram0_bus_cti0 = main_soclinux_bus_cti;
assign main_soclinux_sram0_bus_bte0 = main_soclinux_bus_bte;
assign main_soclinux_sram1_bus_adr0 = main_soclinux_bus_adr;
assign main_soclinux_sram1_bus_dat_w0 = main_soclinux_bus_dat_w;
assign main_soclinux_sram1_bus_sel0 = main_soclinux_bus_sel;
assign main_soclinux_sram1_bus_stb0 = main_soclinux_bus_stb;
assign main_soclinux_sram1_bus_we0 = main_soclinux_bus_we;
assign main_soclinux_sram1_bus_cti0 = main_soclinux_bus_cti;
assign main_soclinux_sram1_bus_bte0 = main_soclinux_bus_bte;
assign main_soclinux_sram0_bus_adr1 = main_soclinux_bus_adr;
assign main_soclinux_sram0_bus_dat_w1 = main_soclinux_bus_dat_w;
assign main_soclinux_sram0_bus_sel1 = main_soclinux_bus_sel;
assign main_soclinux_sram0_bus_stb1 = main_soclinux_bus_stb;
assign main_soclinux_sram0_bus_we1 = main_soclinux_bus_we;
assign main_soclinux_sram0_bus_cti1 = main_soclinux_bus_cti;
assign main_soclinux_sram0_bus_bte1 = main_soclinux_bus_bte;
assign main_soclinux_sram1_bus_adr1 = main_soclinux_bus_adr;
assign main_soclinux_sram1_bus_dat_w1 = main_soclinux_bus_dat_w;
assign main_soclinux_sram1_bus_sel1 = main_soclinux_bus_sel;
assign main_soclinux_sram1_bus_stb1 = main_soclinux_bus_stb;
assign main_soclinux_sram1_bus_we1 = main_soclinux_bus_we;
assign main_soclinux_sram1_bus_cti1 = main_soclinux_bus_cti;
assign main_soclinux_sram1_bus_bte1 = main_soclinux_bus_bte;
assign main_soclinux_sram0_bus_cyc0 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[0]);
assign main_soclinux_sram1_bus_cyc0 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[1]);
assign main_soclinux_sram0_bus_cyc1 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[2]);
assign main_soclinux_sram1_bus_cyc1 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[3]);
assign main_soclinux_bus_ack = (((main_soclinux_sram0_bus_ack0 | main_soclinux_sram1_bus_ack0) | main_soclinux_sram0_bus_ack1) | main_soclinux_sram1_bus_ack1);
assign main_soclinux_bus_err = (((main_soclinux_sram0_bus_err0 | main_soclinux_sram1_bus_err0) | main_soclinux_sram0_bus_err1) | main_soclinux_sram1_bus_err1);
assign main_soclinux_bus_dat_r = (((({32{main_soclinux_slave_sel_r[0]}} & main_soclinux_sram0_bus_dat_r0) | ({32{main_soclinux_slave_sel_r[1]}} & main_soclinux_sram1_bus_dat_r0)) | ({32{main_soclinux_slave_sel_r[2]}} & main_soclinux_sram0_bus_dat_r1)) | ({32{main_soclinux_slave_sel_r[3]}} & main_soclinux_sram1_bus_dat_r1));
assign main_leds_wait = (~main_leds_done);
always @(*) begin
	rgb_led2_r <= 1'd0;
	rgb_led0_r <= 1'd0;
	rgb_led1_r <= 1'd0;
	rgb_led3_r <= 1'd0;
	if ((main_leds_mode == 1'd1)) begin
		{rgb_led3_r, rgb_led2_r, rgb_led1_r, rgb_led0_r} <= main_leds_storage;
	end else begin
		{rgb_led3_r, rgb_led2_r, rgb_led1_r, rgb_led0_r} <= main_leds_chaser;
	end
end
assign main_leds_done = (main_leds_count == 1'd0);
assign bus_dat_r = {sr[7:0], sr[15:8], sr[23:16], sr[31:24]};
always @(*) begin
	miso_status <= 1'd0;
	o <= 4'd0;
	spiflash4x_cs_n <= 1'd0;
	oe <= 1'd0;
	spiflashdualquad_clk <= 1'd0;
	if (bitbang_en_storage) begin
		spiflashdualquad_clk <= bitbang_storage[1];
		spiflash4x_cs_n <= bitbang_storage[2];
		if (bitbang_storage[3]) begin
			oe <= 1'd0;
		end else begin
			oe <= 1'd1;
		end
		if (bitbang_storage[1]) begin
			miso_status <= i0[1];
		end
		o <= {{3{1'd1}}, bitbang_storage[0]};
	end else begin
		spiflashdualquad_clk <= clk;
		spiflash4x_cs_n <= cs_n;
		o <= sr[31:28];
		oe <= dq_oe;
	end
end
assign card_detect_status0 = sdcard_cd;
assign sdpads_clk = ((((init_pads_out_payload_clk | cmdw_pads_out_payload_clk) | cmdr_pads_out_payload_clk) | dataw_pads_out_payload_clk) | datar_pads_out_payload_clk);
assign sdpads_cmd_oe = ((((init_pads_out_payload_cmd_oe | cmdw_pads_out_payload_cmd_oe) | cmdr_pads_out_payload_cmd_oe) | dataw_pads_out_payload_cmd_oe) | datar_pads_out_payload_cmd_oe);
assign sdpads_cmd_o = ((((init_pads_out_payload_cmd_o | cmdw_pads_out_payload_cmd_o) | cmdr_pads_out_payload_cmd_o) | dataw_pads_out_payload_cmd_o) | datar_pads_out_payload_cmd_o);
assign sdpads_data_oe = ((((init_pads_out_payload_data_oe | cmdw_pads_out_payload_data_oe) | cmdr_pads_out_payload_data_oe) | dataw_pads_out_payload_data_oe) | datar_pads_out_payload_data_oe);
assign sdpads_data_o = ((((init_pads_out_payload_data_o | cmdw_pads_out_payload_data_o) | cmdr_pads_out_payload_data_o) | dataw_pads_out_payload_data_o) | datar_pads_out_payload_data_o);
assign init_pads_out_ready = clocker_ce;
assign cmdw_pads_out_ready = clocker_ce;
assign cmdr_pads_out_ready = clocker_ce;
assign dataw_pads_out_ready = clocker_ce;
assign datar_pads_out_ready = clocker_ce;
assign clocker_clk_en = sdpads_clk;
assign init_pads_in_valid = sdpads_data_i_ce;
assign init_pads_in_payload_cmd_i = sdpads_cmd_i;
assign init_pads_in_payload_data_i = sdpads_data_i;
assign cmdw_pads_in_valid = sdpads_data_i_ce;
assign cmdw_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdw_pads_in_payload_data_i = sdpads_data_i;
assign cmdr_pads_in_pads_in_valid = sdpads_data_i_ce;
assign cmdr_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdr_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign dataw_pads_in_pads_in_valid = sdpads_data_i_ce;
assign dataw_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign dataw_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign datar_pads_in_pads_in_valid = sdpads_data_i_ce;
assign datar_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign datar_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign clocker_stop = (dataw_stop | datar_stop);
always @(*) begin
	clocker_clk1 <= 1'd0;
	case (clocker_storage)
		3'd4: begin
			clocker_clk1 <= clocker_clks[1];
		end
		4'd8: begin
			clocker_clk1 <= clocker_clks[2];
		end
		5'd16: begin
			clocker_clk1 <= clocker_clks[3];
		end
		6'd32: begin
			clocker_clk1 <= clocker_clks[4];
		end
		7'd64: begin
			clocker_clk1 <= clocker_clks[5];
		end
		8'd128: begin
			clocker_clk1 <= clocker_clks[6];
		end
		9'd256: begin
			clocker_clk1 <= clocker_clks[7];
		end
		default: begin
			clocker_clk1 <= clocker_clks[0];
		end
	endcase
end
assign clocker_ce = (clocker_clk1 & (~clocker_clk_d));
always @(*) begin
	clocker_ce_latched <= 1'd0;
	if (clocker_clk_d) begin
		clocker_ce_latched <= clocker_clk_en;
	end else begin
		clocker_ce_latched <= clocker_ce_delayed;
	end
end
assign clocker_clk0 = ((~clocker_clk1) & clocker_ce_latched);
always @(*) begin
	init_pads_out_payload_cmd_oe <= 1'd0;
	init_pads_out_payload_data_o <= 4'd0;
	init_pads_out_payload_clk <= 1'd0;
	init_pads_out_payload_cmd_o <= 1'd0;
	builder_sdphyinit_next_state <= 1'd0;
	init_count_sdphyinit_next_value <= 8'd0;
	init_count_sdphyinit_next_value_ce <= 1'd0;
	init_pads_out_payload_data_oe <= 1'd0;
	builder_sdphyinit_next_state <= builder_sdphyinit_state;
	case (builder_sdphyinit_state)
		1'd1: begin
			init_pads_out_payload_clk <= 1'd1;
			init_pads_out_payload_cmd_oe <= 1'd1;
			init_pads_out_payload_cmd_o <= 1'd1;
			init_pads_out_payload_data_oe <= 1'd1;
			init_pads_out_payload_data_o <= 4'd15;
			if (init_pads_out_ready) begin
				init_count_sdphyinit_next_value <= (init_count + 1'd1);
				init_count_sdphyinit_next_value_ce <= 1'd1;
				if ((init_count == 7'd79)) begin
					builder_sdphyinit_next_state <= 1'd0;
				end
			end
		end
		default: begin
			init_count_sdphyinit_next_value <= 1'd0;
			init_count_sdphyinit_next_value_ce <= 1'd1;
			if (init_initialize_re) begin
				builder_sdphyinit_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	cmdw_done <= 1'd0;
	builder_sdphycmdw_next_state <= 2'd0;
	cmdw_pads_out_payload_clk <= 1'd0;
	cmdw_count_sdphycmdw_next_value <= 8'd0;
	cmdw_count_sdphycmdw_next_value_ce <= 1'd0;
	cmdw_pads_out_payload_cmd_o <= 1'd0;
	cmdw_pads_out_payload_cmd_oe <= 1'd0;
	cmdw_sink_ready <= 1'd0;
	builder_sdphycmdw_next_state <= builder_sdphycmdw_state;
	case (builder_sdphycmdw_state)
		1'd1: begin
			cmdw_pads_out_payload_clk <= 1'd1;
			cmdw_pads_out_payload_cmd_oe <= 1'd1;
			case (cmdw_count)
				1'd0: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[7];
				end
				1'd1: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[6];
				end
				2'd2: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[5];
				end
				2'd3: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[4];
				end
				3'd4: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[3];
				end
				3'd5: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[2];
				end
				3'd6: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[1];
				end
				3'd7: begin
					cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[0];
				end
			endcase
			if (cmdw_pads_out_ready) begin
				cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
				cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
				if ((cmdw_count == 3'd7)) begin
					if ((cmdw_sink_last & (cmdw_sink_payload_cmd_type == 1'd0))) begin
						builder_sdphycmdw_next_state <= 2'd2;
					end else begin
						cmdw_sink_ready <= 1'd1;
						builder_sdphycmdw_next_state <= 1'd0;
					end
				end
			end
		end
		2'd2: begin
			cmdw_pads_out_payload_clk <= 1'd1;
			cmdw_pads_out_payload_cmd_oe <= 1'd1;
			cmdw_pads_out_payload_cmd_o <= 1'd1;
			if (cmdw_pads_out_ready) begin
				cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
				cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
				if ((cmdw_count == 3'd7)) begin
					cmdw_sink_ready <= 1'd1;
					builder_sdphycmdw_next_state <= 1'd0;
				end
			end
		end
		default: begin
			cmdw_count_sdphycmdw_next_value <= 1'd0;
			cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
			if ((cmdw_sink_valid & cmdw_pads_out_ready)) begin
				builder_sdphycmdw_next_state <= 1'd1;
			end else begin
				cmdw_done <= 1'd1;
			end
		end
	endcase
end
assign cmdr_cmdr_pads_in_valid = cmdr_pads_in_pads_in_valid;
assign cmdr_pads_in_pads_in_ready = cmdr_cmdr_pads_in_ready;
assign cmdr_cmdr_pads_in_first = cmdr_pads_in_pads_in_first;
assign cmdr_cmdr_pads_in_last = cmdr_pads_in_pads_in_last;
assign cmdr_cmdr_pads_in_payload_clk = cmdr_pads_in_pads_in_payload_clk;
assign cmdr_cmdr_pads_in_payload_cmd_i = cmdr_pads_in_pads_in_payload_cmd_i;
assign cmdr_cmdr_pads_in_payload_cmd_o = cmdr_pads_in_pads_in_payload_cmd_o;
assign cmdr_cmdr_pads_in_payload_cmd_oe = cmdr_pads_in_pads_in_payload_cmd_oe;
assign cmdr_cmdr_pads_in_payload_data_i = cmdr_pads_in_pads_in_payload_data_i;
assign cmdr_cmdr_pads_in_payload_data_o = cmdr_pads_in_pads_in_payload_data_o;
assign cmdr_cmdr_pads_in_payload_data_oe = cmdr_pads_in_pads_in_payload_data_oe;
assign cmdr_cmdr_pads_in_payload_data_i_ce = cmdr_pads_in_pads_in_payload_data_i_ce;
assign cmdr_cmdr_start = (cmdr_cmdr_pads_in_payload_cmd_i == 1'd0);
assign cmdr_cmdr_converter_sink_valid = (cmdr_cmdr_pads_in_valid & (cmdr_cmdr_start | cmdr_cmdr_run));
assign cmdr_cmdr_converter_sink_payload_data = cmdr_cmdr_pads_in_payload_cmd_i;
assign cmdr_cmdr_buf_sink_valid = cmdr_cmdr_source_source_valid1;
assign cmdr_cmdr_source_source_ready1 = cmdr_cmdr_buf_sink_ready;
assign cmdr_cmdr_buf_sink_first = cmdr_cmdr_source_source_first1;
assign cmdr_cmdr_buf_sink_last = cmdr_cmdr_source_source_last1;
assign cmdr_cmdr_buf_sink_payload_data = cmdr_cmdr_source_source_payload_data1;
assign cmdr_cmdr_source_source_valid0 = cmdr_cmdr_buf_source_valid;
assign cmdr_cmdr_buf_source_ready = cmdr_cmdr_source_source_ready0;
assign cmdr_cmdr_source_source_first0 = cmdr_cmdr_buf_source_first;
assign cmdr_cmdr_source_source_last0 = cmdr_cmdr_buf_source_last;
assign cmdr_cmdr_source_source_payload_data0 = cmdr_cmdr_buf_source_payload_data;
assign cmdr_cmdr_source_source_valid1 = cmdr_cmdr_converter_source_valid;
assign cmdr_cmdr_converter_source_ready = cmdr_cmdr_source_source_ready1;
assign cmdr_cmdr_source_source_first1 = cmdr_cmdr_converter_source_first;
assign cmdr_cmdr_source_source_last1 = cmdr_cmdr_converter_source_last;
assign cmdr_cmdr_source_source_payload_data1 = cmdr_cmdr_converter_source_payload_data;
assign cmdr_cmdr_converter_sink_ready = ((~cmdr_cmdr_converter_strobe_all) | cmdr_cmdr_converter_source_ready);
assign cmdr_cmdr_converter_source_valid = cmdr_cmdr_converter_strobe_all;
assign cmdr_cmdr_converter_load_part = (cmdr_cmdr_converter_sink_valid & cmdr_cmdr_converter_sink_ready);
assign cmdr_cmdr_buf_sink_ready = ((~cmdr_cmdr_buf_source_valid) | cmdr_cmdr_buf_source_ready);
always @(*) begin
	cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
	cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd0;
	cmdr_pads_out_payload_clk <= 1'd0;
	cmdr_pads_out_payload_cmd_o <= 1'd0;
	cmdr_pads_out_payload_cmd_oe <= 1'd0;
	cmdr_cmdr_source_source_ready0 <= 1'd0;
	cmdr_sink_ready <= 1'd0;
	builder_sdphycmdr_next_state <= 3'd0;
	cmdr_source_valid <= 1'd0;
	cmdr_timeout_sdphycmdr_next_value0 <= 32'd0;
	cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd0;
	cmdr_source_last <= 1'd0;
	cmdr_count_sdphycmdr_next_value1 <= 8'd0;
	cmdr_source_payload_data <= 8'd0;
	cmdr_count_sdphycmdr_next_value_ce1 <= 1'd0;
	cmdr_source_payload_status <= 3'd0;
	cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
	cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd0;
	builder_sdphycmdr_next_state <= builder_sdphycmdr_state;
	case (builder_sdphycmdr_state)
		1'd1: begin
			cmdr_pads_out_payload_clk <= 1'd1;
			cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
			cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
			if (cmdr_cmdr_source_source_valid0) begin
				builder_sdphycmdr_next_state <= 2'd2;
			end
			cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
			cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
			if ((cmdr_timeout == 1'd0)) begin
				builder_sdphycmdr_next_state <= 3'd5;
			end
		end
		2'd2: begin
			cmdr_pads_out_payload_clk <= 1'd1;
			cmdr_source_valid <= cmdr_cmdr_source_source_valid0;
			cmdr_source_payload_status <= 1'd0;
			cmdr_source_last <= (cmdr_count == (cmdr_sink_payload_length - 1'd1));
			cmdr_source_payload_data <= cmdr_cmdr_source_source_payload_data0;
			if ((cmdr_cmdr_source_source_valid0 & cmdr_source_ready)) begin
				cmdr_cmdr_source_source_ready0 <= 1'd1;
				cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
				cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
				if (cmdr_source_last) begin
					cmdr_sink_ready <= 1'd1;
					if ((cmdr_sink_payload_cmd_type == 2'd3)) begin
						cmdr_source_valid <= 1'd0;
						cmdr_timeout_sdphycmdr_next_value0 <= 26'd50000000;
						cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
						builder_sdphycmdr_next_state <= 2'd3;
					end else begin
						if ((cmdr_sink_payload_data_type == 1'd0)) begin
							cmdr_count_sdphycmdr_next_value1 <= 1'd0;
							cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
							builder_sdphycmdr_next_state <= 3'd4;
						end else begin
							builder_sdphycmdr_next_state <= 1'd0;
						end
					end
				end
			end
			cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
			cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
			if ((cmdr_timeout == 1'd0)) begin
				builder_sdphycmdr_next_state <= 3'd5;
			end
		end
		2'd3: begin
			cmdr_pads_out_payload_clk <= 1'd1;
			if ((cmdr_pads_in_pads_in_valid & cmdr_pads_in_pads_in_payload_data_i[0])) begin
				cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
				cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
			end
			if ((~cmdr_busy)) begin
				cmdr_source_valid <= 1'd1;
				cmdr_source_last <= 1'd1;
				cmdr_source_payload_status <= 1'd0;
				if (cmdr_source_ready) begin
					cmdr_count_sdphycmdr_next_value1 <= 1'd0;
					cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
					builder_sdphycmdr_next_state <= 3'd4;
				end
			end
			cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
			cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
			if ((cmdr_timeout == 1'd0)) begin
				builder_sdphycmdr_next_state <= 3'd5;
			end
		end
		3'd4: begin
			cmdr_pads_out_payload_clk <= 1'd1;
			cmdr_pads_out_payload_cmd_oe <= 1'd1;
			cmdr_pads_out_payload_cmd_o <= 1'd1;
			if (cmdr_pads_out_ready) begin
				cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
				cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
				if ((cmdr_count == 3'd7)) begin
					builder_sdphycmdr_next_state <= 1'd0;
				end
			end
		end
		3'd5: begin
			cmdr_sink_ready <= 1'd1;
			cmdr_source_valid <= 1'd1;
			cmdr_source_last <= 1'd1;
			cmdr_source_payload_status <= 1'd1;
			if (cmdr_source_ready) begin
				builder_sdphycmdr_next_state <= 1'd0;
			end
		end
		default: begin
			cmdr_timeout_sdphycmdr_next_value0 <= 26'd50000000;
			cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
			cmdr_count_sdphycmdr_next_value1 <= 1'd0;
			cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
			cmdr_busy_sdphycmdr_next_value2 <= 1'd1;
			cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
			if (((cmdr_sink_valid & cmdr_pads_out_ready) & cmdw_done)) begin
				cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd1;
				cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
				builder_sdphycmdr_next_state <= 1'd1;
			end
		end
	endcase
end
assign dataw_accepted0 = dataw_accepted1;
assign dataw_crc_error0 = dataw_crc_error1;
assign dataw_write_error0 = dataw_write_error1;
assign dataw_crc_pads_in_valid = dataw_pads_in_pads_in_valid;
assign dataw_crc_pads_in_ready = dataw_pads_in_pads_in_ready;
assign dataw_crc_pads_in_first = dataw_pads_in_pads_in_first;
assign dataw_crc_pads_in_last = dataw_pads_in_pads_in_last;
assign dataw_crc_pads_in_payload_clk = dataw_pads_in_pads_in_payload_clk;
assign dataw_crc_pads_in_payload_cmd_i = dataw_pads_in_pads_in_payload_cmd_i;
assign dataw_crc_pads_in_payload_cmd_o = dataw_pads_in_pads_in_payload_cmd_o;
assign dataw_crc_pads_in_payload_cmd_oe = dataw_pads_in_pads_in_payload_cmd_oe;
assign dataw_crc_pads_in_payload_data_i = dataw_pads_in_pads_in_payload_data_i;
assign dataw_crc_pads_in_payload_data_o = dataw_pads_in_pads_in_payload_data_o;
assign dataw_crc_pads_in_payload_data_oe = dataw_pads_in_pads_in_payload_data_oe;
assign dataw_crc_pads_in_payload_data_i_ce = dataw_pads_in_pads_in_payload_data_i_ce;
assign dataw_crc_start = (dataw_crc_pads_in_payload_data_i[0] == 1'd0);
assign dataw_crc_converter_sink_valid = (dataw_crc_pads_in_valid & dataw_crc_run);
assign dataw_crc_converter_sink_payload_data = dataw_crc_pads_in_payload_data_i[0];
assign dataw_crc_buf_sink_valid = dataw_crc_source_source_valid1;
assign dataw_crc_source_source_ready1 = dataw_crc_buf_sink_ready;
assign dataw_crc_buf_sink_first = dataw_crc_source_source_first1;
assign dataw_crc_buf_sink_last = dataw_crc_source_source_last1;
assign dataw_crc_buf_sink_payload_data = dataw_crc_source_source_payload_data1;
assign dataw_crc_source_source_valid0 = dataw_crc_buf_source_valid;
assign dataw_crc_buf_source_ready = dataw_crc_source_source_ready0;
assign dataw_crc_source_source_first0 = dataw_crc_buf_source_first;
assign dataw_crc_source_source_last0 = dataw_crc_buf_source_last;
assign dataw_crc_source_source_payload_data0 = dataw_crc_buf_source_payload_data;
assign dataw_crc_source_source_valid1 = dataw_crc_converter_source_valid;
assign dataw_crc_converter_source_ready = dataw_crc_source_source_ready1;
assign dataw_crc_source_source_first1 = dataw_crc_converter_source_first;
assign dataw_crc_source_source_last1 = dataw_crc_converter_source_last;
assign dataw_crc_source_source_payload_data1 = dataw_crc_converter_source_payload_data;
assign dataw_crc_converter_sink_ready = ((~dataw_crc_converter_strobe_all) | dataw_crc_converter_source_ready);
assign dataw_crc_converter_source_valid = dataw_crc_converter_strobe_all;
assign dataw_crc_converter_load_part = (dataw_crc_converter_sink_valid & dataw_crc_converter_sink_ready);
assign dataw_crc_buf_sink_ready = ((~dataw_crc_buf_source_valid) | dataw_crc_buf_source_ready);
always @(*) begin
	dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
	dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd0;
	dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
	dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd0;
	dataw_count_sdphydataw_next_value3 <= 8'd0;
	dataw_count_sdphydataw_next_value_ce3 <= 1'd0;
	builder_sdphydataw_next_state <= 3'd0;
	dataw_pads_out_payload_clk <= 1'd0;
	dataw_crc_reset <= 1'd0;
	dataw_pads_out_payload_cmd_o <= 1'd0;
	dataw_pads_out_payload_cmd_oe <= 1'd0;
	dataw_pads_out_payload_data_o <= 4'd0;
	dataw_pads_out_payload_data_oe <= 1'd0;
	dataw_sink_ready <= 1'd0;
	dataw_stop <= 1'd0;
	dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
	dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd0;
	builder_sdphydataw_next_state <= builder_sdphydataw_state;
	case (builder_sdphydataw_state)
		1'd1: begin
			dataw_pads_out_payload_clk <= 1'd1;
			dataw_pads_out_payload_cmd_oe <= 1'd1;
			dataw_pads_out_payload_cmd_o <= 1'd1;
			if (dataw_pads_out_ready) begin
				dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
				dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
				if ((dataw_count == 3'd7)) begin
					dataw_count_sdphydataw_next_value3 <= 1'd0;
					dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
					builder_sdphydataw_next_state <= 2'd2;
				end
			end
		end
		2'd2: begin
			dataw_pads_out_payload_clk <= 1'd1;
			dataw_pads_out_payload_data_oe <= 1'd1;
			dataw_pads_out_payload_data_o <= 1'd0;
			if (dataw_pads_out_ready) begin
				builder_sdphydataw_next_state <= 2'd3;
			end
		end
		2'd3: begin
			dataw_stop <= (~dataw_sink_valid);
			dataw_pads_out_payload_clk <= 1'd1;
			dataw_pads_out_payload_data_oe <= 1'd1;
			case (dataw_count)
				1'd0: begin
					dataw_pads_out_payload_data_o <= dataw_sink_payload_data[7:4];
				end
				1'd1: begin
					dataw_pads_out_payload_data_o <= dataw_sink_payload_data[3:0];
				end
			endcase
			if (dataw_pads_out_ready) begin
				dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
				dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
				if ((dataw_count == 1'd1)) begin
					dataw_count_sdphydataw_next_value3 <= 1'd0;
					dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
					if (dataw_sink_last) begin
						builder_sdphydataw_next_state <= 3'd4;
					end else begin
						dataw_sink_ready <= 1'd1;
					end
				end
			end
		end
		3'd4: begin
			dataw_pads_out_payload_clk <= 1'd1;
			dataw_pads_out_payload_data_oe <= 1'd1;
			dataw_pads_out_payload_data_o <= 4'd15;
			if (dataw_pads_out_ready) begin
				dataw_crc_reset <= 1'd1;
				builder_sdphydataw_next_state <= 3'd5;
			end
		end
		3'd5: begin
			dataw_pads_out_payload_clk <= 1'd1;
			if (dataw_crc_source_source_valid0) begin
				dataw_accepted1_sdphydataw_next_value0 <= (dataw_crc_source_source_payload_data0[7:5] == 2'd2);
				dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
				dataw_crc_error1_sdphydataw_next_value1 <= (dataw_crc_source_source_payload_data0[7:5] == 3'd5);
				dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
				dataw_write_error1_sdphydataw_next_value2 <= (dataw_crc_source_source_payload_data0[7:5] == 3'd6);
				dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
				builder_sdphydataw_next_state <= 3'd6;
			end
		end
		3'd6: begin
			dataw_pads_out_payload_clk <= 1'd1;
			if ((dataw_pads_in_pads_in_valid & dataw_pads_in_pads_in_payload_data_i[0])) begin
				dataw_sink_ready <= 1'd1;
				builder_sdphydataw_next_state <= 1'd0;
			end
		end
		default: begin
			dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
			dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
			dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
			dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
			dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
			dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
			dataw_count_sdphydataw_next_value3 <= 1'd0;
			dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
			if ((dataw_sink_valid & dataw_pads_out_ready)) begin
				builder_sdphydataw_next_state <= 1'd1;
			end
		end
	endcase
end
assign datar_datar_pads_in_valid = datar_pads_in_pads_in_valid;
assign datar_pads_in_pads_in_ready = datar_datar_pads_in_ready;
assign datar_datar_pads_in_first = datar_pads_in_pads_in_first;
assign datar_datar_pads_in_last = datar_pads_in_pads_in_last;
assign datar_datar_pads_in_payload_clk = datar_pads_in_pads_in_payload_clk;
assign datar_datar_pads_in_payload_cmd_i = datar_pads_in_pads_in_payload_cmd_i;
assign datar_datar_pads_in_payload_cmd_o = datar_pads_in_pads_in_payload_cmd_o;
assign datar_datar_pads_in_payload_cmd_oe = datar_pads_in_pads_in_payload_cmd_oe;
assign datar_datar_pads_in_payload_data_i = datar_pads_in_pads_in_payload_data_i;
assign datar_datar_pads_in_payload_data_o = datar_pads_in_pads_in_payload_data_o;
assign datar_datar_pads_in_payload_data_oe = datar_pads_in_pads_in_payload_data_oe;
assign datar_datar_pads_in_payload_data_i_ce = datar_pads_in_pads_in_payload_data_i_ce;
assign datar_datar_start = (datar_datar_pads_in_payload_data_i[3:0] == 1'd0);
assign datar_datar_converter_sink_valid = (datar_datar_pads_in_valid & datar_datar_run);
assign datar_datar_converter_sink_payload_data = datar_datar_pads_in_payload_data_i[3:0];
assign datar_datar_buf_sink_valid = datar_datar_source_source_valid1;
assign datar_datar_source_source_ready1 = datar_datar_buf_sink_ready;
assign datar_datar_buf_sink_first = datar_datar_source_source_first1;
assign datar_datar_buf_sink_last = datar_datar_source_source_last1;
assign datar_datar_buf_sink_payload_data = datar_datar_source_source_payload_data1;
assign datar_datar_source_source_valid0 = datar_datar_buf_source_valid;
assign datar_datar_buf_source_ready = datar_datar_source_source_ready0;
assign datar_datar_source_source_first0 = datar_datar_buf_source_first;
assign datar_datar_source_source_last0 = datar_datar_buf_source_last;
assign datar_datar_source_source_payload_data0 = datar_datar_buf_source_payload_data;
assign datar_datar_source_source_valid1 = datar_datar_converter_source_valid;
assign datar_datar_converter_source_ready = datar_datar_source_source_ready1;
assign datar_datar_source_source_first1 = datar_datar_converter_source_first;
assign datar_datar_source_source_last1 = datar_datar_converter_source_last;
assign datar_datar_source_source_payload_data1 = datar_datar_converter_source_payload_data;
assign datar_datar_converter_sink_ready = ((~datar_datar_converter_strobe_all) | datar_datar_converter_source_ready);
assign datar_datar_converter_source_valid = datar_datar_converter_strobe_all;
assign datar_datar_converter_load_part = (datar_datar_converter_sink_valid & datar_datar_converter_sink_ready);
assign datar_datar_buf_sink_ready = ((~datar_datar_buf_source_valid) | datar_datar_buf_source_ready);
always @(*) begin
	datar_timeout_sdphydatar_next_value1 <= 32'd0;
	datar_timeout_sdphydatar_next_value_ce1 <= 1'd0;
	datar_source_valid <= 1'd0;
	datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
	datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd0;
	datar_source_first <= 1'd0;
	datar_source_last <= 1'd0;
	datar_source_payload_data <= 8'd0;
	datar_source_payload_status <= 3'd0;
	datar_stop <= 1'd0;
	datar_pads_out_payload_clk <= 1'd0;
	datar_datar_source_source_ready0 <= 1'd0;
	builder_sdphydatar_next_state <= 3'd0;
	datar_count_sdphydatar_next_value0 <= 10'd0;
	datar_count_sdphydatar_next_value_ce0 <= 1'd0;
	datar_sink_ready <= 1'd0;
	builder_sdphydatar_next_state <= builder_sdphydatar_state;
	case (builder_sdphydatar_state)
		1'd1: begin
			datar_pads_out_payload_clk <= 1'd1;
			datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
			datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
			datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
			datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
			if (datar_datar_source_source_valid0) begin
				builder_sdphydatar_next_state <= 2'd2;
			end
			datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
			datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
			if ((datar_timeout == 1'd0)) begin
				datar_sink_ready <= 1'd1;
				builder_sdphydatar_next_state <= 3'd4;
			end
		end
		2'd2: begin
			datar_pads_out_payload_clk <= 1'd1;
			datar_source_valid <= datar_datar_source_source_valid0;
			datar_source_payload_status <= 1'd0;
			datar_source_first <= (datar_count == 1'd0);
			datar_source_last <= (datar_count == ((datar_sink_payload_block_length + 4'd8) - 1'd1));
			datar_source_payload_data <= datar_datar_source_source_payload_data0;
			if (datar_source_valid) begin
				if (datar_source_ready) begin
					datar_datar_source_source_ready0 <= 1'd1;
					datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
					datar_count_sdphydatar_next_value_ce0 <= 1'd1;
					if (datar_source_last) begin
						datar_sink_ready <= 1'd1;
						if (datar_sink_last) begin
							datar_count_sdphydatar_next_value0 <= 1'd0;
							datar_count_sdphydatar_next_value_ce0 <= 1'd1;
							builder_sdphydatar_next_state <= 2'd3;
						end else begin
							builder_sdphydatar_next_state <= 1'd0;
						end
					end
				end else begin
					datar_stop <= 1'd1;
				end
			end
			datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
			datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
			if ((datar_timeout == 1'd0)) begin
				datar_sink_ready <= 1'd1;
				builder_sdphydatar_next_state <= 3'd4;
			end
		end
		2'd3: begin
			datar_pads_out_payload_clk <= 1'd1;
			if (datar_pads_out_ready) begin
				datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
				datar_count_sdphydatar_next_value_ce0 <= 1'd1;
				if ((datar_count == 6'd39)) begin
					builder_sdphydatar_next_state <= 1'd0;
				end
			end
		end
		3'd4: begin
			datar_source_valid <= 1'd1;
			datar_source_payload_status <= 1'd1;
			datar_source_last <= 1'd1;
			if (datar_source_ready) begin
				builder_sdphydatar_next_state <= 1'd0;
			end
		end
		default: begin
			datar_count_sdphydatar_next_value0 <= 1'd0;
			datar_count_sdphydatar_next_value_ce0 <= 1'd1;
			if ((datar_sink_valid & datar_pads_out_ready)) begin
				datar_pads_out_payload_clk <= 1'd1;
				datar_timeout_sdphydatar_next_value1 <= 32'd50000000;
				datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
				datar_count_sdphydatar_next_value0 <= 1'd0;
				datar_count_sdphydatar_next_value_ce0 <= 1'd1;
				datar_datar_reset_sdphydatar_next_value2 <= 1'd1;
				datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
				builder_sdphydatar_next_state <= 1'd1;
			end
		end
	endcase
end
assign sdcore_crc16_inserter_sink_valid = sdcore_sink_sink_valid0;
assign sdcore_sink_sink_ready0 = sdcore_crc16_inserter_sink_ready;
assign sdcore_crc16_inserter_sink_first = sdcore_sink_sink_first0;
assign sdcore_crc16_inserter_sink_last = sdcore_sink_sink_last0;
assign sdcore_crc16_inserter_sink_payload_data = sdcore_sink_sink_payload_data0;
assign sdcore_source_source_valid0 = sdcore_source_source_valid1;
assign sdcore_source_source_ready1 = sdcore_source_source_ready0;
assign sdcore_source_source_first0 = sdcore_source_source_first1;
assign sdcore_source_source_last0 = sdcore_source_source_last1;
assign sdcore_source_source_payload_data0 = sdcore_source_source_payload_data1;
assign sdcore_cmd_type = sdcore_csrfield_cmd_type;
assign sdcore_data_type = sdcore_csrfield_data_type;
assign sdcore_cmd = sdcore_csrfield_cmd;
assign sdcore_csrfield_done0 = sdcore_cmd_done;
assign sdcore_csrfield_error0 = sdcore_cmd_error;
assign sdcore_csrfield_timeout0 = sdcore_cmd_timeout;
assign sdcore_csrfield_crc0 = 1'd0;
assign sdcore_csrfield_done1 = sdcore_data_done;
assign sdcore_csrfield_error1 = sdcore_data_error;
assign sdcore_csrfield_timeout1 = sdcore_data_timeout;
assign sdcore_csrfield_crc1 = 1'd0;
assign sdcore_crc7_inserter_din = {1'd0, 1'd1, sdcore_cmd, sdcore_cmd_argument_storage};
assign sdcore_crc7_inserter_reset = 1'd1;
assign sdcore_crc7_inserter_enable = 1'd1;
assign sdcore_crc7_inserter_reg1 = {sdcore_crc7_inserter_reg0[5], sdcore_crc7_inserter_reg0[4], sdcore_crc7_inserter_reg0[3], (sdcore_crc7_inserter_reg0[2] ^ (sdcore_crc7_inserter_din[39] ^ sdcore_crc7_inserter_reg0[6])), sdcore_crc7_inserter_reg0[1], sdcore_crc7_inserter_reg0[0], (sdcore_crc7_inserter_din[39] ^ sdcore_crc7_inserter_reg0[6])};
assign sdcore_crc7_inserter_reg2 = {sdcore_crc7_inserter_reg1[5], sdcore_crc7_inserter_reg1[4], sdcore_crc7_inserter_reg1[3], (sdcore_crc7_inserter_reg1[2] ^ (sdcore_crc7_inserter_din[38] ^ sdcore_crc7_inserter_reg1[6])), sdcore_crc7_inserter_reg1[1], sdcore_crc7_inserter_reg1[0], (sdcore_crc7_inserter_din[38] ^ sdcore_crc7_inserter_reg1[6])};
assign sdcore_crc7_inserter_reg3 = {sdcore_crc7_inserter_reg2[5], sdcore_crc7_inserter_reg2[4], sdcore_crc7_inserter_reg2[3], (sdcore_crc7_inserter_reg2[2] ^ (sdcore_crc7_inserter_din[37] ^ sdcore_crc7_inserter_reg2[6])), sdcore_crc7_inserter_reg2[1], sdcore_crc7_inserter_reg2[0], (sdcore_crc7_inserter_din[37] ^ sdcore_crc7_inserter_reg2[6])};
assign sdcore_crc7_inserter_reg4 = {sdcore_crc7_inserter_reg3[5], sdcore_crc7_inserter_reg3[4], sdcore_crc7_inserter_reg3[3], (sdcore_crc7_inserter_reg3[2] ^ (sdcore_crc7_inserter_din[36] ^ sdcore_crc7_inserter_reg3[6])), sdcore_crc7_inserter_reg3[1], sdcore_crc7_inserter_reg3[0], (sdcore_crc7_inserter_din[36] ^ sdcore_crc7_inserter_reg3[6])};
assign sdcore_crc7_inserter_reg5 = {sdcore_crc7_inserter_reg4[5], sdcore_crc7_inserter_reg4[4], sdcore_crc7_inserter_reg4[3], (sdcore_crc7_inserter_reg4[2] ^ (sdcore_crc7_inserter_din[35] ^ sdcore_crc7_inserter_reg4[6])), sdcore_crc7_inserter_reg4[1], sdcore_crc7_inserter_reg4[0], (sdcore_crc7_inserter_din[35] ^ sdcore_crc7_inserter_reg4[6])};
assign sdcore_crc7_inserter_reg6 = {sdcore_crc7_inserter_reg5[5], sdcore_crc7_inserter_reg5[4], sdcore_crc7_inserter_reg5[3], (sdcore_crc7_inserter_reg5[2] ^ (sdcore_crc7_inserter_din[34] ^ sdcore_crc7_inserter_reg5[6])), sdcore_crc7_inserter_reg5[1], sdcore_crc7_inserter_reg5[0], (sdcore_crc7_inserter_din[34] ^ sdcore_crc7_inserter_reg5[6])};
assign sdcore_crc7_inserter_reg7 = {sdcore_crc7_inserter_reg6[5], sdcore_crc7_inserter_reg6[4], sdcore_crc7_inserter_reg6[3], (sdcore_crc7_inserter_reg6[2] ^ (sdcore_crc7_inserter_din[33] ^ sdcore_crc7_inserter_reg6[6])), sdcore_crc7_inserter_reg6[1], sdcore_crc7_inserter_reg6[0], (sdcore_crc7_inserter_din[33] ^ sdcore_crc7_inserter_reg6[6])};
assign sdcore_crc7_inserter_reg8 = {sdcore_crc7_inserter_reg7[5], sdcore_crc7_inserter_reg7[4], sdcore_crc7_inserter_reg7[3], (sdcore_crc7_inserter_reg7[2] ^ (sdcore_crc7_inserter_din[32] ^ sdcore_crc7_inserter_reg7[6])), sdcore_crc7_inserter_reg7[1], sdcore_crc7_inserter_reg7[0], (sdcore_crc7_inserter_din[32] ^ sdcore_crc7_inserter_reg7[6])};
assign sdcore_crc7_inserter_reg9 = {sdcore_crc7_inserter_reg8[5], sdcore_crc7_inserter_reg8[4], sdcore_crc7_inserter_reg8[3], (sdcore_crc7_inserter_reg8[2] ^ (sdcore_crc7_inserter_din[31] ^ sdcore_crc7_inserter_reg8[6])), sdcore_crc7_inserter_reg8[1], sdcore_crc7_inserter_reg8[0], (sdcore_crc7_inserter_din[31] ^ sdcore_crc7_inserter_reg8[6])};
assign sdcore_crc7_inserter_reg10 = {sdcore_crc7_inserter_reg9[5], sdcore_crc7_inserter_reg9[4], sdcore_crc7_inserter_reg9[3], (sdcore_crc7_inserter_reg9[2] ^ (sdcore_crc7_inserter_din[30] ^ sdcore_crc7_inserter_reg9[6])), sdcore_crc7_inserter_reg9[1], sdcore_crc7_inserter_reg9[0], (sdcore_crc7_inserter_din[30] ^ sdcore_crc7_inserter_reg9[6])};
assign sdcore_crc7_inserter_reg11 = {sdcore_crc7_inserter_reg10[5], sdcore_crc7_inserter_reg10[4], sdcore_crc7_inserter_reg10[3], (sdcore_crc7_inserter_reg10[2] ^ (sdcore_crc7_inserter_din[29] ^ sdcore_crc7_inserter_reg10[6])), sdcore_crc7_inserter_reg10[1], sdcore_crc7_inserter_reg10[0], (sdcore_crc7_inserter_din[29] ^ sdcore_crc7_inserter_reg10[6])};
assign sdcore_crc7_inserter_reg12 = {sdcore_crc7_inserter_reg11[5], sdcore_crc7_inserter_reg11[4], sdcore_crc7_inserter_reg11[3], (sdcore_crc7_inserter_reg11[2] ^ (sdcore_crc7_inserter_din[28] ^ sdcore_crc7_inserter_reg11[6])), sdcore_crc7_inserter_reg11[1], sdcore_crc7_inserter_reg11[0], (sdcore_crc7_inserter_din[28] ^ sdcore_crc7_inserter_reg11[6])};
assign sdcore_crc7_inserter_reg13 = {sdcore_crc7_inserter_reg12[5], sdcore_crc7_inserter_reg12[4], sdcore_crc7_inserter_reg12[3], (sdcore_crc7_inserter_reg12[2] ^ (sdcore_crc7_inserter_din[27] ^ sdcore_crc7_inserter_reg12[6])), sdcore_crc7_inserter_reg12[1], sdcore_crc7_inserter_reg12[0], (sdcore_crc7_inserter_din[27] ^ sdcore_crc7_inserter_reg12[6])};
assign sdcore_crc7_inserter_reg14 = {sdcore_crc7_inserter_reg13[5], sdcore_crc7_inserter_reg13[4], sdcore_crc7_inserter_reg13[3], (sdcore_crc7_inserter_reg13[2] ^ (sdcore_crc7_inserter_din[26] ^ sdcore_crc7_inserter_reg13[6])), sdcore_crc7_inserter_reg13[1], sdcore_crc7_inserter_reg13[0], (sdcore_crc7_inserter_din[26] ^ sdcore_crc7_inserter_reg13[6])};
assign sdcore_crc7_inserter_reg15 = {sdcore_crc7_inserter_reg14[5], sdcore_crc7_inserter_reg14[4], sdcore_crc7_inserter_reg14[3], (sdcore_crc7_inserter_reg14[2] ^ (sdcore_crc7_inserter_din[25] ^ sdcore_crc7_inserter_reg14[6])), sdcore_crc7_inserter_reg14[1], sdcore_crc7_inserter_reg14[0], (sdcore_crc7_inserter_din[25] ^ sdcore_crc7_inserter_reg14[6])};
assign sdcore_crc7_inserter_reg16 = {sdcore_crc7_inserter_reg15[5], sdcore_crc7_inserter_reg15[4], sdcore_crc7_inserter_reg15[3], (sdcore_crc7_inserter_reg15[2] ^ (sdcore_crc7_inserter_din[24] ^ sdcore_crc7_inserter_reg15[6])), sdcore_crc7_inserter_reg15[1], sdcore_crc7_inserter_reg15[0], (sdcore_crc7_inserter_din[24] ^ sdcore_crc7_inserter_reg15[6])};
assign sdcore_crc7_inserter_reg17 = {sdcore_crc7_inserter_reg16[5], sdcore_crc7_inserter_reg16[4], sdcore_crc7_inserter_reg16[3], (sdcore_crc7_inserter_reg16[2] ^ (sdcore_crc7_inserter_din[23] ^ sdcore_crc7_inserter_reg16[6])), sdcore_crc7_inserter_reg16[1], sdcore_crc7_inserter_reg16[0], (sdcore_crc7_inserter_din[23] ^ sdcore_crc7_inserter_reg16[6])};
assign sdcore_crc7_inserter_reg18 = {sdcore_crc7_inserter_reg17[5], sdcore_crc7_inserter_reg17[4], sdcore_crc7_inserter_reg17[3], (sdcore_crc7_inserter_reg17[2] ^ (sdcore_crc7_inserter_din[22] ^ sdcore_crc7_inserter_reg17[6])), sdcore_crc7_inserter_reg17[1], sdcore_crc7_inserter_reg17[0], (sdcore_crc7_inserter_din[22] ^ sdcore_crc7_inserter_reg17[6])};
assign sdcore_crc7_inserter_reg19 = {sdcore_crc7_inserter_reg18[5], sdcore_crc7_inserter_reg18[4], sdcore_crc7_inserter_reg18[3], (sdcore_crc7_inserter_reg18[2] ^ (sdcore_crc7_inserter_din[21] ^ sdcore_crc7_inserter_reg18[6])), sdcore_crc7_inserter_reg18[1], sdcore_crc7_inserter_reg18[0], (sdcore_crc7_inserter_din[21] ^ sdcore_crc7_inserter_reg18[6])};
assign sdcore_crc7_inserter_reg20 = {sdcore_crc7_inserter_reg19[5], sdcore_crc7_inserter_reg19[4], sdcore_crc7_inserter_reg19[3], (sdcore_crc7_inserter_reg19[2] ^ (sdcore_crc7_inserter_din[20] ^ sdcore_crc7_inserter_reg19[6])), sdcore_crc7_inserter_reg19[1], sdcore_crc7_inserter_reg19[0], (sdcore_crc7_inserter_din[20] ^ sdcore_crc7_inserter_reg19[6])};
assign sdcore_crc7_inserter_reg21 = {sdcore_crc7_inserter_reg20[5], sdcore_crc7_inserter_reg20[4], sdcore_crc7_inserter_reg20[3], (sdcore_crc7_inserter_reg20[2] ^ (sdcore_crc7_inserter_din[19] ^ sdcore_crc7_inserter_reg20[6])), sdcore_crc7_inserter_reg20[1], sdcore_crc7_inserter_reg20[0], (sdcore_crc7_inserter_din[19] ^ sdcore_crc7_inserter_reg20[6])};
assign sdcore_crc7_inserter_reg22 = {sdcore_crc7_inserter_reg21[5], sdcore_crc7_inserter_reg21[4], sdcore_crc7_inserter_reg21[3], (sdcore_crc7_inserter_reg21[2] ^ (sdcore_crc7_inserter_din[18] ^ sdcore_crc7_inserter_reg21[6])), sdcore_crc7_inserter_reg21[1], sdcore_crc7_inserter_reg21[0], (sdcore_crc7_inserter_din[18] ^ sdcore_crc7_inserter_reg21[6])};
assign sdcore_crc7_inserter_reg23 = {sdcore_crc7_inserter_reg22[5], sdcore_crc7_inserter_reg22[4], sdcore_crc7_inserter_reg22[3], (sdcore_crc7_inserter_reg22[2] ^ (sdcore_crc7_inserter_din[17] ^ sdcore_crc7_inserter_reg22[6])), sdcore_crc7_inserter_reg22[1], sdcore_crc7_inserter_reg22[0], (sdcore_crc7_inserter_din[17] ^ sdcore_crc7_inserter_reg22[6])};
assign sdcore_crc7_inserter_reg24 = {sdcore_crc7_inserter_reg23[5], sdcore_crc7_inserter_reg23[4], sdcore_crc7_inserter_reg23[3], (sdcore_crc7_inserter_reg23[2] ^ (sdcore_crc7_inserter_din[16] ^ sdcore_crc7_inserter_reg23[6])), sdcore_crc7_inserter_reg23[1], sdcore_crc7_inserter_reg23[0], (sdcore_crc7_inserter_din[16] ^ sdcore_crc7_inserter_reg23[6])};
assign sdcore_crc7_inserter_reg25 = {sdcore_crc7_inserter_reg24[5], sdcore_crc7_inserter_reg24[4], sdcore_crc7_inserter_reg24[3], (sdcore_crc7_inserter_reg24[2] ^ (sdcore_crc7_inserter_din[15] ^ sdcore_crc7_inserter_reg24[6])), sdcore_crc7_inserter_reg24[1], sdcore_crc7_inserter_reg24[0], (sdcore_crc7_inserter_din[15] ^ sdcore_crc7_inserter_reg24[6])};
assign sdcore_crc7_inserter_reg26 = {sdcore_crc7_inserter_reg25[5], sdcore_crc7_inserter_reg25[4], sdcore_crc7_inserter_reg25[3], (sdcore_crc7_inserter_reg25[2] ^ (sdcore_crc7_inserter_din[14] ^ sdcore_crc7_inserter_reg25[6])), sdcore_crc7_inserter_reg25[1], sdcore_crc7_inserter_reg25[0], (sdcore_crc7_inserter_din[14] ^ sdcore_crc7_inserter_reg25[6])};
assign sdcore_crc7_inserter_reg27 = {sdcore_crc7_inserter_reg26[5], sdcore_crc7_inserter_reg26[4], sdcore_crc7_inserter_reg26[3], (sdcore_crc7_inserter_reg26[2] ^ (sdcore_crc7_inserter_din[13] ^ sdcore_crc7_inserter_reg26[6])), sdcore_crc7_inserter_reg26[1], sdcore_crc7_inserter_reg26[0], (sdcore_crc7_inserter_din[13] ^ sdcore_crc7_inserter_reg26[6])};
assign sdcore_crc7_inserter_reg28 = {sdcore_crc7_inserter_reg27[5], sdcore_crc7_inserter_reg27[4], sdcore_crc7_inserter_reg27[3], (sdcore_crc7_inserter_reg27[2] ^ (sdcore_crc7_inserter_din[12] ^ sdcore_crc7_inserter_reg27[6])), sdcore_crc7_inserter_reg27[1], sdcore_crc7_inserter_reg27[0], (sdcore_crc7_inserter_din[12] ^ sdcore_crc7_inserter_reg27[6])};
assign sdcore_crc7_inserter_reg29 = {sdcore_crc7_inserter_reg28[5], sdcore_crc7_inserter_reg28[4], sdcore_crc7_inserter_reg28[3], (sdcore_crc7_inserter_reg28[2] ^ (sdcore_crc7_inserter_din[11] ^ sdcore_crc7_inserter_reg28[6])), sdcore_crc7_inserter_reg28[1], sdcore_crc7_inserter_reg28[0], (sdcore_crc7_inserter_din[11] ^ sdcore_crc7_inserter_reg28[6])};
assign sdcore_crc7_inserter_reg30 = {sdcore_crc7_inserter_reg29[5], sdcore_crc7_inserter_reg29[4], sdcore_crc7_inserter_reg29[3], (sdcore_crc7_inserter_reg29[2] ^ (sdcore_crc7_inserter_din[10] ^ sdcore_crc7_inserter_reg29[6])), sdcore_crc7_inserter_reg29[1], sdcore_crc7_inserter_reg29[0], (sdcore_crc7_inserter_din[10] ^ sdcore_crc7_inserter_reg29[6])};
assign sdcore_crc7_inserter_reg31 = {sdcore_crc7_inserter_reg30[5], sdcore_crc7_inserter_reg30[4], sdcore_crc7_inserter_reg30[3], (sdcore_crc7_inserter_reg30[2] ^ (sdcore_crc7_inserter_din[9] ^ sdcore_crc7_inserter_reg30[6])), sdcore_crc7_inserter_reg30[1], sdcore_crc7_inserter_reg30[0], (sdcore_crc7_inserter_din[9] ^ sdcore_crc7_inserter_reg30[6])};
assign sdcore_crc7_inserter_reg32 = {sdcore_crc7_inserter_reg31[5], sdcore_crc7_inserter_reg31[4], sdcore_crc7_inserter_reg31[3], (sdcore_crc7_inserter_reg31[2] ^ (sdcore_crc7_inserter_din[8] ^ sdcore_crc7_inserter_reg31[6])), sdcore_crc7_inserter_reg31[1], sdcore_crc7_inserter_reg31[0], (sdcore_crc7_inserter_din[8] ^ sdcore_crc7_inserter_reg31[6])};
assign sdcore_crc7_inserter_reg33 = {sdcore_crc7_inserter_reg32[5], sdcore_crc7_inserter_reg32[4], sdcore_crc7_inserter_reg32[3], (sdcore_crc7_inserter_reg32[2] ^ (sdcore_crc7_inserter_din[7] ^ sdcore_crc7_inserter_reg32[6])), sdcore_crc7_inserter_reg32[1], sdcore_crc7_inserter_reg32[0], (sdcore_crc7_inserter_din[7] ^ sdcore_crc7_inserter_reg32[6])};
assign sdcore_crc7_inserter_reg34 = {sdcore_crc7_inserter_reg33[5], sdcore_crc7_inserter_reg33[4], sdcore_crc7_inserter_reg33[3], (sdcore_crc7_inserter_reg33[2] ^ (sdcore_crc7_inserter_din[6] ^ sdcore_crc7_inserter_reg33[6])), sdcore_crc7_inserter_reg33[1], sdcore_crc7_inserter_reg33[0], (sdcore_crc7_inserter_din[6] ^ sdcore_crc7_inserter_reg33[6])};
assign sdcore_crc7_inserter_reg35 = {sdcore_crc7_inserter_reg34[5], sdcore_crc7_inserter_reg34[4], sdcore_crc7_inserter_reg34[3], (sdcore_crc7_inserter_reg34[2] ^ (sdcore_crc7_inserter_din[5] ^ sdcore_crc7_inserter_reg34[6])), sdcore_crc7_inserter_reg34[1], sdcore_crc7_inserter_reg34[0], (sdcore_crc7_inserter_din[5] ^ sdcore_crc7_inserter_reg34[6])};
assign sdcore_crc7_inserter_reg36 = {sdcore_crc7_inserter_reg35[5], sdcore_crc7_inserter_reg35[4], sdcore_crc7_inserter_reg35[3], (sdcore_crc7_inserter_reg35[2] ^ (sdcore_crc7_inserter_din[4] ^ sdcore_crc7_inserter_reg35[6])), sdcore_crc7_inserter_reg35[1], sdcore_crc7_inserter_reg35[0], (sdcore_crc7_inserter_din[4] ^ sdcore_crc7_inserter_reg35[6])};
assign sdcore_crc7_inserter_reg37 = {sdcore_crc7_inserter_reg36[5], sdcore_crc7_inserter_reg36[4], sdcore_crc7_inserter_reg36[3], (sdcore_crc7_inserter_reg36[2] ^ (sdcore_crc7_inserter_din[3] ^ sdcore_crc7_inserter_reg36[6])), sdcore_crc7_inserter_reg36[1], sdcore_crc7_inserter_reg36[0], (sdcore_crc7_inserter_din[3] ^ sdcore_crc7_inserter_reg36[6])};
assign sdcore_crc7_inserter_reg38 = {sdcore_crc7_inserter_reg37[5], sdcore_crc7_inserter_reg37[4], sdcore_crc7_inserter_reg37[3], (sdcore_crc7_inserter_reg37[2] ^ (sdcore_crc7_inserter_din[2] ^ sdcore_crc7_inserter_reg37[6])), sdcore_crc7_inserter_reg37[1], sdcore_crc7_inserter_reg37[0], (sdcore_crc7_inserter_din[2] ^ sdcore_crc7_inserter_reg37[6])};
assign sdcore_crc7_inserter_reg39 = {sdcore_crc7_inserter_reg38[5], sdcore_crc7_inserter_reg38[4], sdcore_crc7_inserter_reg38[3], (sdcore_crc7_inserter_reg38[2] ^ (sdcore_crc7_inserter_din[1] ^ sdcore_crc7_inserter_reg38[6])), sdcore_crc7_inserter_reg38[1], sdcore_crc7_inserter_reg38[0], (sdcore_crc7_inserter_din[1] ^ sdcore_crc7_inserter_reg38[6])};
assign sdcore_crc7_inserter_reg40 = {sdcore_crc7_inserter_reg39[5], sdcore_crc7_inserter_reg39[4], sdcore_crc7_inserter_reg39[3], (sdcore_crc7_inserter_reg39[2] ^ (sdcore_crc7_inserter_din[0] ^ sdcore_crc7_inserter_reg39[6])), sdcore_crc7_inserter_reg39[1], sdcore_crc7_inserter_reg39[0], (sdcore_crc7_inserter_din[0] ^ sdcore_crc7_inserter_reg39[6])};
always @(*) begin
	sdcore_crc7_inserter_crc <= 7'd0;
	if (sdcore_crc7_inserter_enable) begin
		sdcore_crc7_inserter_crc <= sdcore_crc7_inserter_reg40;
	end else begin
		sdcore_crc7_inserter_crc <= sdcore_crc7_inserter_reg0;
	end
end
assign sdcore_crc16_inserter_crc0_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc0_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
	sdcore_crc16_inserter_crc0_din <= 2'd0;
	sdcore_crc16_inserter_crc0_din[0] <= sdcore_crc16_inserter_sink_payload_data[0];
	sdcore_crc16_inserter_crc0_din[1] <= sdcore_crc16_inserter_sink_payload_data[4];
end
assign sdcore_crc16_inserter_crc1_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc1_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
	sdcore_crc16_inserter_crc1_din <= 2'd0;
	sdcore_crc16_inserter_crc1_din[0] <= sdcore_crc16_inserter_sink_payload_data[1];
	sdcore_crc16_inserter_crc1_din[1] <= sdcore_crc16_inserter_sink_payload_data[5];
end
assign sdcore_crc16_inserter_crc2_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc2_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
	sdcore_crc16_inserter_crc2_din <= 2'd0;
	sdcore_crc16_inserter_crc2_din[0] <= sdcore_crc16_inserter_sink_payload_data[2];
	sdcore_crc16_inserter_crc2_din[1] <= sdcore_crc16_inserter_sink_payload_data[6];
end
assign sdcore_crc16_inserter_crc3_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc3_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
	sdcore_crc16_inserter_crc3_din <= 2'd0;
	sdcore_crc16_inserter_crc3_din[0] <= sdcore_crc16_inserter_sink_payload_data[3];
	sdcore_crc16_inserter_crc3_din[1] <= sdcore_crc16_inserter_sink_payload_data[7];
end
assign sdcore_crc16_inserter_crc0_reg1 = {sdcore_crc16_inserter_crc0_reg0[14], sdcore_crc16_inserter_crc0_reg0[13], sdcore_crc16_inserter_crc0_reg0[12], (sdcore_crc16_inserter_crc0_reg0[11] ^ (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])), sdcore_crc16_inserter_crc0_reg0[10], sdcore_crc16_inserter_crc0_reg0[9], sdcore_crc16_inserter_crc0_reg0[8], sdcore_crc16_inserter_crc0_reg0[7], sdcore_crc16_inserter_crc0_reg0[6], sdcore_crc16_inserter_crc0_reg0[5], (sdcore_crc16_inserter_crc0_reg0[4] ^ (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])), sdcore_crc16_inserter_crc0_reg0[3], sdcore_crc16_inserter_crc0_reg0[2], sdcore_crc16_inserter_crc0_reg0[1], sdcore_crc16_inserter_crc0_reg0[0], (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])};
assign sdcore_crc16_inserter_crc0_reg2 = {sdcore_crc16_inserter_crc0_reg1[14], sdcore_crc16_inserter_crc0_reg1[13], sdcore_crc16_inserter_crc0_reg1[12], (sdcore_crc16_inserter_crc0_reg1[11] ^ (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])), sdcore_crc16_inserter_crc0_reg1[10], sdcore_crc16_inserter_crc0_reg1[9], sdcore_crc16_inserter_crc0_reg1[8], sdcore_crc16_inserter_crc0_reg1[7], sdcore_crc16_inserter_crc0_reg1[6], sdcore_crc16_inserter_crc0_reg1[5], (sdcore_crc16_inserter_crc0_reg1[4] ^ (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])), sdcore_crc16_inserter_crc0_reg1[3], sdcore_crc16_inserter_crc0_reg1[2], sdcore_crc16_inserter_crc0_reg1[1], sdcore_crc16_inserter_crc0_reg1[0], (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])};
always @(*) begin
	sdcore_crc16_inserter_crc0_crc <= 16'd0;
	if (sdcore_crc16_inserter_crc0_enable) begin
		sdcore_crc16_inserter_crc0_crc <= sdcore_crc16_inserter_crc0_reg2;
	end else begin
		sdcore_crc16_inserter_crc0_crc <= sdcore_crc16_inserter_crc0_reg0;
	end
end
assign sdcore_crc16_inserter_crc1_reg1 = {sdcore_crc16_inserter_crc1_reg0[14], sdcore_crc16_inserter_crc1_reg0[13], sdcore_crc16_inserter_crc1_reg0[12], (sdcore_crc16_inserter_crc1_reg0[11] ^ (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])), sdcore_crc16_inserter_crc1_reg0[10], sdcore_crc16_inserter_crc1_reg0[9], sdcore_crc16_inserter_crc1_reg0[8], sdcore_crc16_inserter_crc1_reg0[7], sdcore_crc16_inserter_crc1_reg0[6], sdcore_crc16_inserter_crc1_reg0[5], (sdcore_crc16_inserter_crc1_reg0[4] ^ (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])), sdcore_crc16_inserter_crc1_reg0[3], sdcore_crc16_inserter_crc1_reg0[2], sdcore_crc16_inserter_crc1_reg0[1], sdcore_crc16_inserter_crc1_reg0[0], (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])};
assign sdcore_crc16_inserter_crc1_reg2 = {sdcore_crc16_inserter_crc1_reg1[14], sdcore_crc16_inserter_crc1_reg1[13], sdcore_crc16_inserter_crc1_reg1[12], (sdcore_crc16_inserter_crc1_reg1[11] ^ (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])), sdcore_crc16_inserter_crc1_reg1[10], sdcore_crc16_inserter_crc1_reg1[9], sdcore_crc16_inserter_crc1_reg1[8], sdcore_crc16_inserter_crc1_reg1[7], sdcore_crc16_inserter_crc1_reg1[6], sdcore_crc16_inserter_crc1_reg1[5], (sdcore_crc16_inserter_crc1_reg1[4] ^ (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])), sdcore_crc16_inserter_crc1_reg1[3], sdcore_crc16_inserter_crc1_reg1[2], sdcore_crc16_inserter_crc1_reg1[1], sdcore_crc16_inserter_crc1_reg1[0], (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])};
always @(*) begin
	sdcore_crc16_inserter_crc1_crc <= 16'd0;
	if (sdcore_crc16_inserter_crc1_enable) begin
		sdcore_crc16_inserter_crc1_crc <= sdcore_crc16_inserter_crc1_reg2;
	end else begin
		sdcore_crc16_inserter_crc1_crc <= sdcore_crc16_inserter_crc1_reg0;
	end
end
assign sdcore_crc16_inserter_crc2_reg1 = {sdcore_crc16_inserter_crc2_reg0[14], sdcore_crc16_inserter_crc2_reg0[13], sdcore_crc16_inserter_crc2_reg0[12], (sdcore_crc16_inserter_crc2_reg0[11] ^ (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])), sdcore_crc16_inserter_crc2_reg0[10], sdcore_crc16_inserter_crc2_reg0[9], sdcore_crc16_inserter_crc2_reg0[8], sdcore_crc16_inserter_crc2_reg0[7], sdcore_crc16_inserter_crc2_reg0[6], sdcore_crc16_inserter_crc2_reg0[5], (sdcore_crc16_inserter_crc2_reg0[4] ^ (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])), sdcore_crc16_inserter_crc2_reg0[3], sdcore_crc16_inserter_crc2_reg0[2], sdcore_crc16_inserter_crc2_reg0[1], sdcore_crc16_inserter_crc2_reg0[0], (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])};
assign sdcore_crc16_inserter_crc2_reg2 = {sdcore_crc16_inserter_crc2_reg1[14], sdcore_crc16_inserter_crc2_reg1[13], sdcore_crc16_inserter_crc2_reg1[12], (sdcore_crc16_inserter_crc2_reg1[11] ^ (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])), sdcore_crc16_inserter_crc2_reg1[10], sdcore_crc16_inserter_crc2_reg1[9], sdcore_crc16_inserter_crc2_reg1[8], sdcore_crc16_inserter_crc2_reg1[7], sdcore_crc16_inserter_crc2_reg1[6], sdcore_crc16_inserter_crc2_reg1[5], (sdcore_crc16_inserter_crc2_reg1[4] ^ (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])), sdcore_crc16_inserter_crc2_reg1[3], sdcore_crc16_inserter_crc2_reg1[2], sdcore_crc16_inserter_crc2_reg1[1], sdcore_crc16_inserter_crc2_reg1[0], (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])};
always @(*) begin
	sdcore_crc16_inserter_crc2_crc <= 16'd0;
	if (sdcore_crc16_inserter_crc2_enable) begin
		sdcore_crc16_inserter_crc2_crc <= sdcore_crc16_inserter_crc2_reg2;
	end else begin
		sdcore_crc16_inserter_crc2_crc <= sdcore_crc16_inserter_crc2_reg0;
	end
end
assign sdcore_crc16_inserter_crc3_reg1 = {sdcore_crc16_inserter_crc3_reg0[14], sdcore_crc16_inserter_crc3_reg0[13], sdcore_crc16_inserter_crc3_reg0[12], (sdcore_crc16_inserter_crc3_reg0[11] ^ (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])), sdcore_crc16_inserter_crc3_reg0[10], sdcore_crc16_inserter_crc3_reg0[9], sdcore_crc16_inserter_crc3_reg0[8], sdcore_crc16_inserter_crc3_reg0[7], sdcore_crc16_inserter_crc3_reg0[6], sdcore_crc16_inserter_crc3_reg0[5], (sdcore_crc16_inserter_crc3_reg0[4] ^ (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])), sdcore_crc16_inserter_crc3_reg0[3], sdcore_crc16_inserter_crc3_reg0[2], sdcore_crc16_inserter_crc3_reg0[1], sdcore_crc16_inserter_crc3_reg0[0], (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])};
assign sdcore_crc16_inserter_crc3_reg2 = {sdcore_crc16_inserter_crc3_reg1[14], sdcore_crc16_inserter_crc3_reg1[13], sdcore_crc16_inserter_crc3_reg1[12], (sdcore_crc16_inserter_crc3_reg1[11] ^ (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])), sdcore_crc16_inserter_crc3_reg1[10], sdcore_crc16_inserter_crc3_reg1[9], sdcore_crc16_inserter_crc3_reg1[8], sdcore_crc16_inserter_crc3_reg1[7], sdcore_crc16_inserter_crc3_reg1[6], sdcore_crc16_inserter_crc3_reg1[5], (sdcore_crc16_inserter_crc3_reg1[4] ^ (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])), sdcore_crc16_inserter_crc3_reg1[3], sdcore_crc16_inserter_crc3_reg1[2], sdcore_crc16_inserter_crc3_reg1[1], sdcore_crc16_inserter_crc3_reg1[0], (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])};
always @(*) begin
	sdcore_crc16_inserter_crc3_crc <= 16'd0;
	if (sdcore_crc16_inserter_crc3_enable) begin
		sdcore_crc16_inserter_crc3_crc <= sdcore_crc16_inserter_crc3_reg2;
	end else begin
		sdcore_crc16_inserter_crc3_crc <= sdcore_crc16_inserter_crc3_reg0;
	end
end
always @(*) begin
	sdcore_crc16_inserter_sink_ready <= 1'd0;
	sdcore_crc16_inserter_source_valid <= 1'd0;
	builder_sdcore_crc16inserter_next_state <= 1'd0;
	sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value <= 3'd0;
	sdcore_crc16_inserter_source_first <= 1'd0;
	sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value_ce <= 1'd0;
	sdcore_crc16_inserter_source_last <= 1'd0;
	sdcore_crc16_inserter_source_payload_data <= 8'd0;
	builder_sdcore_crc16inserter_next_state <= builder_sdcore_crc16inserter_state;
	case (builder_sdcore_crc16inserter_state)
		1'd1: begin
			sdcore_crc16_inserter_source_valid <= 1'd1;
			sdcore_crc16_inserter_source_last <= (sdcore_crc16_inserter_count == 3'd7);
			case (sdcore_crc16_inserter_count)
				1'd0: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[14];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[14];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[14];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[14];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[15];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[15];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[15];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[15];
				end
				1'd1: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[12];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[12];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[12];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[12];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[13];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[13];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[13];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[13];
				end
				2'd2: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[10];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[10];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[10];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[10];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[11];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[11];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[11];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[11];
				end
				2'd3: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[8];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[8];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[8];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[8];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[9];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[9];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[9];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[9];
				end
				3'd4: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[6];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[6];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[6];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[6];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[7];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[7];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[7];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[7];
				end
				3'd5: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[4];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[4];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[4];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[4];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[5];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[5];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[5];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[5];
				end
				3'd6: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[2];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[2];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[2];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[2];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[3];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[3];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[3];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[3];
				end
				3'd7: begin
					sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[0];
					sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[0];
					sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[0];
					sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[0];
					sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[1];
					sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[1];
					sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[1];
					sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[1];
				end
			endcase
			if ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready)) begin
				sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value <= (sdcore_crc16_inserter_count + 1'd1);
				sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value_ce <= 1'd1;
				if (sdcore_crc16_inserter_source_last) begin
					builder_sdcore_crc16inserter_next_state <= 1'd0;
				end
			end
		end
		default: begin
			sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value <= 1'd0;
			sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value_ce <= 1'd1;
			sdcore_crc16_inserter_source_valid <= sdcore_crc16_inserter_sink_valid;
			sdcore_crc16_inserter_sink_ready <= sdcore_crc16_inserter_source_ready;
			sdcore_crc16_inserter_source_first <= sdcore_crc16_inserter_sink_first;
			sdcore_crc16_inserter_source_payload_data <= sdcore_crc16_inserter_sink_payload_data;
			sdcore_crc16_inserter_source_last <= 1'd0;
			if ((sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready)) begin
				if (sdcore_crc16_inserter_sink_last) begin
					builder_sdcore_crc16inserter_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign sdcore_fifo_sink_valid = sdcore_sink_sink_valid1;
assign sdcore_sink_sink_ready1 = sdcore_fifo_sink_ready;
assign sdcore_fifo_sink_first = sdcore_sink_sink_first1;
assign sdcore_fifo_sink_last = sdcore_sink_sink_last1;
assign sdcore_fifo_sink_payload_data = sdcore_sink_sink_payload_data1;
assign sdcore_source_source_first1 = sdcore_fifo_source_first;
assign sdcore_source_source_last1 = sdcore_fifo_source_last;
assign sdcore_source_source_payload_data1 = sdcore_fifo_source_payload_data;
assign sdcore_source_source_valid1 = (sdcore_fifo_level >= 4'd8);
assign sdcore_fifo_source_ready = (sdcore_source_source_valid1 & sdcore_source_source_ready1);
assign sdcore_fifo_reset = ((sdcore_sink_sink_valid1 & sdcore_sink_sink_ready1) & sdcore_sink_sink_last1);
assign sdcore_fifo_syncfifo_din = {sdcore_fifo_fifo_in_last, sdcore_fifo_fifo_in_first, sdcore_fifo_fifo_in_payload_data};
assign {sdcore_fifo_fifo_out_last, sdcore_fifo_fifo_out_first, sdcore_fifo_fifo_out_payload_data} = sdcore_fifo_syncfifo_dout;
assign sdcore_fifo_sink_ready = sdcore_fifo_syncfifo_writable;
assign sdcore_fifo_syncfifo_we = sdcore_fifo_sink_valid;
assign sdcore_fifo_fifo_in_first = sdcore_fifo_sink_first;
assign sdcore_fifo_fifo_in_last = sdcore_fifo_sink_last;
assign sdcore_fifo_fifo_in_payload_data = sdcore_fifo_sink_payload_data;
assign sdcore_fifo_source_valid = sdcore_fifo_syncfifo_readable;
assign sdcore_fifo_source_first = sdcore_fifo_fifo_out_first;
assign sdcore_fifo_source_last = sdcore_fifo_fifo_out_last;
assign sdcore_fifo_source_payload_data = sdcore_fifo_fifo_out_payload_data;
assign sdcore_fifo_syncfifo_re = sdcore_fifo_source_ready;
always @(*) begin
	sdcore_fifo_wrport_adr <= 3'd0;
	if (sdcore_fifo_replace) begin
		sdcore_fifo_wrport_adr <= (sdcore_fifo_produce - 1'd1);
	end else begin
		sdcore_fifo_wrport_adr <= sdcore_fifo_produce;
	end
end
assign sdcore_fifo_wrport_dat_w = sdcore_fifo_syncfifo_din;
assign sdcore_fifo_wrport_we = (sdcore_fifo_syncfifo_we & (sdcore_fifo_syncfifo_writable | sdcore_fifo_replace));
assign sdcore_fifo_do_read = (sdcore_fifo_syncfifo_readable & sdcore_fifo_syncfifo_re);
assign sdcore_fifo_rdport_adr = sdcore_fifo_consume;
assign sdcore_fifo_syncfifo_dout = sdcore_fifo_rdport_dat_r;
assign sdcore_fifo_syncfifo_writable = (sdcore_fifo_level != 4'd8);
assign sdcore_fifo_syncfifo_readable = (sdcore_fifo_level != 1'd0);
always @(*) begin
	builder_sdcore_fsm_next_state <= 3'd0;
	sdcore_cmd_done_sdcore_fsm_next_value0 <= 1'd0;
	sdcore_cmd_done_sdcore_fsm_next_value_ce0 <= 1'd0;
	sdcore_data_done_sdcore_fsm_next_value1 <= 1'd0;
	sdcore_data_done_sdcore_fsm_next_value_ce1 <= 1'd0;
	sdcore_cmd_count_sdcore_fsm_next_value2 <= 3'd0;
	sdcore_cmd_count_sdcore_fsm_next_value_ce2 <= 1'd0;
	sdcore_data_count_sdcore_fsm_next_value3 <= 32'd0;
	sdcore_data_count_sdcore_fsm_next_value_ce3 <= 1'd0;
	cmdr_sink_valid <= 1'd0;
	sdcore_cmd_error_sdcore_fsm_next_value4 <= 1'd0;
	sdcore_cmd_error_sdcore_fsm_next_value_ce4 <= 1'd0;
	sdcore_cmd_timeout_sdcore_fsm_next_value5 <= 1'd0;
	cmdr_sink_payload_cmd_type <= 2'd0;
	sdcore_cmd_timeout_sdcore_fsm_next_value_ce5 <= 1'd0;
	cmdr_sink_payload_data_type <= 2'd0;
	cmdr_sink_payload_length <= 8'd0;
	sdcore_data_error_sdcore_fsm_next_value6 <= 1'd0;
	cmdr_source_ready <= 1'd0;
	sdcore_data_error_sdcore_fsm_next_value_ce6 <= 1'd0;
	dataw_sink_valid <= 1'd0;
	dataw_sink_first <= 1'd0;
	sdcore_data_timeout_sdcore_fsm_next_value7 <= 1'd0;
	dataw_sink_last <= 1'd0;
	sdcore_data_timeout_sdcore_fsm_next_value_ce7 <= 1'd0;
	dataw_sink_payload_data <= 8'd0;
	cmdw_sink_valid <= 1'd0;
	datar_sink_valid <= 1'd0;
	cmdw_sink_last <= 1'd0;
	datar_sink_last <= 1'd0;
	cmdw_sink_payload_data <= 8'd0;
	datar_sink_payload_block_length <= 10'd0;
	cmdw_sink_payload_cmd_type <= 2'd0;
	datar_source_ready <= 1'd0;
	sdcore_cmd_response_status_sdcore_fsm_next_value8 <= 128'd0;
	sdcore_crc16_inserter_source_ready <= 1'd0;
	sdcore_cmd_response_status_sdcore_fsm_next_value_ce8 <= 1'd0;
	sdcore_sink_sink_valid1 <= 1'd0;
	sdcore_sink_sink_first1 <= 1'd0;
	sdcore_sink_sink_last1 <= 1'd0;
	sdcore_sink_sink_payload_data1 <= 8'd0;
	builder_sdcore_fsm_next_state <= builder_sdcore_fsm_state;
	case (builder_sdcore_fsm_state)
		1'd1: begin
			cmdw_sink_valid <= 1'd1;
			cmdw_sink_last <= (sdcore_cmd_count == 3'd5);
			cmdw_sink_payload_cmd_type <= sdcore_cmd_type;
			case (sdcore_cmd_count)
				1'd0: begin
					cmdw_sink_payload_data <= {1'd0, 1'd1, sdcore_cmd};
				end
				1'd1: begin
					cmdw_sink_payload_data <= sdcore_cmd_argument_storage[31:24];
				end
				2'd2: begin
					cmdw_sink_payload_data <= sdcore_cmd_argument_storage[23:16];
				end
				2'd3: begin
					cmdw_sink_payload_data <= sdcore_cmd_argument_storage[15:8];
				end
				3'd4: begin
					cmdw_sink_payload_data <= sdcore_cmd_argument_storage[7:0];
				end
				3'd5: begin
					cmdw_sink_payload_data <= {sdcore_crc7_inserter_crc, 1'd1};
				end
			endcase
			if (cmdw_sink_ready) begin
				sdcore_cmd_count_sdcore_fsm_next_value2 <= (sdcore_cmd_count + 1'd1);
				sdcore_cmd_count_sdcore_fsm_next_value_ce2 <= 1'd1;
				if (cmdw_sink_last) begin
					if ((sdcore_cmd_type == 1'd0)) begin
						builder_sdcore_fsm_next_state <= 1'd0;
					end else begin
						builder_sdcore_fsm_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			cmdr_sink_valid <= 1'd1;
			cmdr_sink_payload_cmd_type <= sdcore_cmd_type;
			cmdr_sink_payload_data_type <= sdcore_data_type;
			if ((sdcore_cmd_type == 2'd2)) begin
				cmdr_sink_payload_length <= 5'd18;
			end else begin
				cmdr_sink_payload_length <= 3'd6;
			end
			cmdr_source_ready <= 1'd1;
			if (cmdr_source_valid) begin
				if ((cmdr_source_payload_status == 1'd1)) begin
					sdcore_cmd_timeout_sdcore_fsm_next_value5 <= 1'd1;
					sdcore_cmd_timeout_sdcore_fsm_next_value_ce5 <= 1'd1;
					builder_sdcore_fsm_next_state <= 1'd0;
				end else begin
					if (cmdr_source_last) begin
						if ((sdcore_data_type == 2'd2)) begin
							builder_sdcore_fsm_next_state <= 2'd3;
						end else begin
							if ((sdcore_data_type == 1'd1)) begin
								builder_sdcore_fsm_next_state <= 3'd4;
							end else begin
								builder_sdcore_fsm_next_state <= 1'd0;
							end
						end
					end else begin
						sdcore_cmd_response_status_sdcore_fsm_next_value8 <= {sdcore_cmd_response_status, cmdr_source_payload_data};
						sdcore_cmd_response_status_sdcore_fsm_next_value_ce8 <= 1'd1;
					end
				end
			end
		end
		2'd3: begin
			dataw_sink_valid <= sdcore_crc16_inserter_source_valid;
			sdcore_crc16_inserter_source_ready <= dataw_sink_ready;
			dataw_sink_first <= sdcore_crc16_inserter_source_first;
			dataw_sink_last <= sdcore_crc16_inserter_source_last;
			dataw_sink_payload_data <= sdcore_crc16_inserter_source_payload_data;
			if (((dataw_sink_valid & dataw_sink_ready) & dataw_sink_last)) begin
				sdcore_data_count_sdcore_fsm_next_value3 <= (sdcore_data_count + 1'd1);
				sdcore_data_count_sdcore_fsm_next_value_ce3 <= 1'd1;
				if ((sdcore_data_count == (sdcore_block_count_storage - 1'd1))) begin
					builder_sdcore_fsm_next_state <= 1'd0;
				end
			end
			datar_source_ready <= 1'd1;
			if (datar_source_valid) begin
				if ((datar_source_payload_status != 2'd2)) begin
					sdcore_data_error_sdcore_fsm_next_value6 <= 1'd1;
					sdcore_data_error_sdcore_fsm_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd4: begin
			datar_sink_valid <= 1'd1;
			datar_sink_payload_block_length <= sdcore_block_length_storage;
			datar_sink_last <= (sdcore_data_count == (sdcore_block_count_storage - 1'd1));
			if (datar_source_valid) begin
				if ((datar_source_payload_status == 1'd0)) begin
					sdcore_sink_sink_valid1 <= datar_source_valid;
					datar_source_ready <= sdcore_sink_sink_ready1;
					sdcore_sink_sink_first1 <= datar_source_first;
					sdcore_sink_sink_last1 <= datar_source_last;
					sdcore_sink_sink_payload_data1 <= datar_source_payload_data;
					if ((datar_source_last & datar_source_ready)) begin
						sdcore_data_count_sdcore_fsm_next_value3 <= (sdcore_data_count + 1'd1);
						sdcore_data_count_sdcore_fsm_next_value_ce3 <= 1'd1;
						if ((sdcore_data_count == (sdcore_block_count_storage - 1'd1))) begin
							builder_sdcore_fsm_next_state <= 1'd0;
						end
					end
				end else begin
					if ((datar_source_payload_status == 1'd1)) begin
						sdcore_data_timeout_sdcore_fsm_next_value7 <= 1'd1;
						sdcore_data_timeout_sdcore_fsm_next_value_ce7 <= 1'd1;
						datar_source_ready <= 1'd1;
						builder_sdcore_fsm_next_state <= 1'd0;
					end
				end
			end
		end
		default: begin
			sdcore_cmd_done_sdcore_fsm_next_value0 <= 1'd1;
			sdcore_cmd_done_sdcore_fsm_next_value_ce0 <= 1'd1;
			sdcore_data_done_sdcore_fsm_next_value1 <= 1'd1;
			sdcore_data_done_sdcore_fsm_next_value_ce1 <= 1'd1;
			sdcore_cmd_count_sdcore_fsm_next_value2 <= 1'd0;
			sdcore_cmd_count_sdcore_fsm_next_value_ce2 <= 1'd1;
			sdcore_data_count_sdcore_fsm_next_value3 <= 1'd0;
			sdcore_data_count_sdcore_fsm_next_value_ce3 <= 1'd1;
			if (sdcore_cmd_send_re) begin
				sdcore_cmd_done_sdcore_fsm_next_value0 <= 1'd0;
				sdcore_cmd_done_sdcore_fsm_next_value_ce0 <= 1'd1;
				sdcore_cmd_error_sdcore_fsm_next_value4 <= 1'd0;
				sdcore_cmd_error_sdcore_fsm_next_value_ce4 <= 1'd1;
				sdcore_cmd_timeout_sdcore_fsm_next_value5 <= 1'd0;
				sdcore_cmd_timeout_sdcore_fsm_next_value_ce5 <= 1'd1;
				sdcore_data_done_sdcore_fsm_next_value1 <= 1'd0;
				sdcore_data_done_sdcore_fsm_next_value_ce1 <= 1'd1;
				sdcore_data_error_sdcore_fsm_next_value6 <= 1'd0;
				sdcore_data_error_sdcore_fsm_next_value_ce6 <= 1'd1;
				sdcore_data_timeout_sdcore_fsm_next_value7 <= 1'd0;
				sdcore_data_timeout_sdcore_fsm_next_value_ce7 <= 1'd1;
				builder_sdcore_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign sdblock2mem_start = (sdblock2mem_sink_sink_valid0 & sdblock2mem_sink_sink_first);
always @(*) begin
	sdblock2mem_sink_sink_ready0 <= 1'd0;
	sdblock2mem_fifo_sink_valid <= 1'd0;
	sdblock2mem_fifo_sink_first <= 1'd0;
	sdblock2mem_fifo_sink_last <= 1'd0;
	sdblock2mem_fifo_sink_payload_data <= 8'd0;
	if ((sdblock2mem_wishbonedmawriter_enable_storage & (sdblock2mem_start | sdblock2mem_connect))) begin
		sdblock2mem_fifo_sink_valid <= sdblock2mem_sink_sink_valid0;
		sdblock2mem_sink_sink_ready0 <= sdblock2mem_fifo_sink_ready;
		sdblock2mem_fifo_sink_first <= sdblock2mem_sink_sink_first;
		sdblock2mem_fifo_sink_last <= sdblock2mem_sink_sink_last0;
		sdblock2mem_fifo_sink_payload_data <= sdblock2mem_sink_sink_payload_data0;
	end else begin
		sdblock2mem_sink_sink_ready0 <= 1'd1;
	end
end
assign sdblock2mem_converter_sink_valid = sdblock2mem_fifo_source_valid;
assign sdblock2mem_fifo_source_ready = sdblock2mem_converter_sink_ready;
assign sdblock2mem_converter_sink_first = sdblock2mem_fifo_source_first;
assign sdblock2mem_converter_sink_last = sdblock2mem_fifo_source_last;
assign sdblock2mem_converter_sink_payload_data = sdblock2mem_fifo_source_payload_data;
assign sdblock2mem_wishbonedmawriter_sink_valid = sdblock2mem_source_source_valid;
assign sdblock2mem_source_source_ready = sdblock2mem_wishbonedmawriter_sink_ready;
assign sdblock2mem_wishbonedmawriter_sink_first = sdblock2mem_source_source_first;
assign sdblock2mem_wishbonedmawriter_sink_last = sdblock2mem_source_source_last;
assign sdblock2mem_wishbonedmawriter_sink_payload_data = sdblock2mem_source_source_payload_data;
assign sdblock2mem_fifo_syncfifo_din = {sdblock2mem_fifo_fifo_in_last, sdblock2mem_fifo_fifo_in_first, sdblock2mem_fifo_fifo_in_payload_data};
assign {sdblock2mem_fifo_fifo_out_last, sdblock2mem_fifo_fifo_out_first, sdblock2mem_fifo_fifo_out_payload_data} = sdblock2mem_fifo_syncfifo_dout;
assign sdblock2mem_fifo_sink_ready = sdblock2mem_fifo_syncfifo_writable;
assign sdblock2mem_fifo_syncfifo_we = sdblock2mem_fifo_sink_valid;
assign sdblock2mem_fifo_fifo_in_first = sdblock2mem_fifo_sink_first;
assign sdblock2mem_fifo_fifo_in_last = sdblock2mem_fifo_sink_last;
assign sdblock2mem_fifo_fifo_in_payload_data = sdblock2mem_fifo_sink_payload_data;
assign sdblock2mem_fifo_source_valid = sdblock2mem_fifo_readable;
assign sdblock2mem_fifo_source_first = sdblock2mem_fifo_fifo_out_first;
assign sdblock2mem_fifo_source_last = sdblock2mem_fifo_fifo_out_last;
assign sdblock2mem_fifo_source_payload_data = sdblock2mem_fifo_fifo_out_payload_data;
assign sdblock2mem_fifo_re = sdblock2mem_fifo_source_ready;
assign sdblock2mem_fifo_syncfifo_re = (sdblock2mem_fifo_syncfifo_readable & ((~sdblock2mem_fifo_readable) | sdblock2mem_fifo_re));
assign sdblock2mem_fifo_level1 = (sdblock2mem_fifo_level0 + sdblock2mem_fifo_readable);
always @(*) begin
	sdblock2mem_fifo_wrport_adr <= 9'd0;
	if (sdblock2mem_fifo_replace) begin
		sdblock2mem_fifo_wrport_adr <= (sdblock2mem_fifo_produce - 1'd1);
	end else begin
		sdblock2mem_fifo_wrport_adr <= sdblock2mem_fifo_produce;
	end
end
assign sdblock2mem_fifo_wrport_dat_w = sdblock2mem_fifo_syncfifo_din;
assign sdblock2mem_fifo_wrport_we = (sdblock2mem_fifo_syncfifo_we & (sdblock2mem_fifo_syncfifo_writable | sdblock2mem_fifo_replace));
assign sdblock2mem_fifo_do_read = (sdblock2mem_fifo_syncfifo_readable & sdblock2mem_fifo_syncfifo_re);
assign sdblock2mem_fifo_rdport_adr = sdblock2mem_fifo_consume;
assign sdblock2mem_fifo_syncfifo_dout = sdblock2mem_fifo_rdport_dat_r;
assign sdblock2mem_fifo_rdport_re = sdblock2mem_fifo_do_read;
assign sdblock2mem_fifo_syncfifo_writable = (sdblock2mem_fifo_level0 != 10'd512);
assign sdblock2mem_fifo_syncfifo_readable = (sdblock2mem_fifo_level0 != 1'd0);
assign sdblock2mem_source_source_valid = sdblock2mem_converter_source_valid;
assign sdblock2mem_converter_source_ready = sdblock2mem_source_source_ready;
assign sdblock2mem_source_source_first = sdblock2mem_converter_source_first;
assign sdblock2mem_source_source_last = sdblock2mem_converter_source_last;
assign sdblock2mem_source_source_payload_data = sdblock2mem_converter_source_payload_data;
assign sdblock2mem_converter_sink_ready = ((~sdblock2mem_converter_strobe_all) | sdblock2mem_converter_source_ready);
assign sdblock2mem_converter_source_valid = sdblock2mem_converter_strobe_all;
assign sdblock2mem_converter_load_part = (sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready);
assign interface0_bus_stb = sdblock2mem_sink_sink_valid1;
assign interface0_bus_cyc = sdblock2mem_sink_sink_valid1;
assign interface0_bus_we = 1'd1;
assign interface0_bus_sel = 4'd15;
assign interface0_bus_adr = sdblock2mem_sink_sink_payload_address;
assign interface0_bus_dat_w = {sdblock2mem_sink_sink_payload_data1[7:0], sdblock2mem_sink_sink_payload_data1[15:8], sdblock2mem_sink_sink_payload_data1[23:16], sdblock2mem_sink_sink_payload_data1[31:24]};
assign sdblock2mem_sink_sink_ready1 = interface0_bus_ack;
assign sdblock2mem_wishbonedmawriter_base = sdblock2mem_wishbonedmawriter_base_storage[63:2];
assign sdblock2mem_wishbonedmawriter_length = sdblock2mem_wishbonedmawriter_length_storage[31:2];
assign sdblock2mem_wishbonedmawriter_offset_status = sdblock2mem_wishbonedmawriter_offset;
assign sdblock2mem_wishbonedmawriter_reset = (~sdblock2mem_wishbonedmawriter_enable_storage);
always @(*) begin
	sdblock2mem_sink_sink_last1 <= 1'd0;
	sdblock2mem_sink_sink_payload_address <= 32'd0;
	sdblock2mem_sink_sink_payload_data1 <= 32'd0;
	sdblock2mem_wishbonedmawriter_done_status <= 1'd0;
	sdblock2mem_wishbonedmawriter_sink_ready <= 1'd0;
	builder_sdblock2memdma_next_state <= 2'd0;
	sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 32'd0;
	sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd0;
	sdblock2mem_sink_sink_valid1 <= 1'd0;
	builder_sdblock2memdma_next_state <= builder_sdblock2memdma_state;
	case (builder_sdblock2memdma_state)
		1'd1: begin
			sdblock2mem_sink_sink_valid1 <= sdblock2mem_wishbonedmawriter_sink_valid;
			sdblock2mem_sink_sink_last1 <= (sdblock2mem_wishbonedmawriter_offset == (sdblock2mem_wishbonedmawriter_length - 1'd1));
			sdblock2mem_sink_sink_payload_address <= (sdblock2mem_wishbonedmawriter_base + sdblock2mem_wishbonedmawriter_offset);
			sdblock2mem_sink_sink_payload_data1 <= sdblock2mem_wishbonedmawriter_sink_payload_data;
			sdblock2mem_wishbonedmawriter_sink_ready <= sdblock2mem_sink_sink_ready1;
			if ((sdblock2mem_wishbonedmawriter_sink_valid & sdblock2mem_wishbonedmawriter_sink_ready)) begin
				sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= (sdblock2mem_wishbonedmawriter_offset + 1'd1);
				sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
				if (sdblock2mem_sink_sink_last1) begin
					if (sdblock2mem_wishbonedmawriter_loop_storage) begin
						sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 1'd0;
						sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
					end else begin
						builder_sdblock2memdma_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			sdblock2mem_wishbonedmawriter_done_status <= 1'd1;
		end
		default: begin
			sdblock2mem_wishbonedmawriter_sink_ready <= 1'd1;
			sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 1'd0;
			sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
			builder_sdblock2memdma_next_state <= 1'd1;
		end
	endcase
end
assign sdmem2block_converter_sink_valid = sdmem2block_dma_source_valid;
assign sdmem2block_dma_source_ready = sdmem2block_converter_sink_ready;
assign sdmem2block_converter_sink_first = sdmem2block_dma_source_first;
assign sdmem2block_converter_sink_last = sdmem2block_dma_source_last;
assign sdmem2block_converter_sink_payload_data = sdmem2block_dma_source_payload_data;
assign sdmem2block_fifo_sink_valid = sdmem2block_source_source_valid1;
assign sdmem2block_source_source_ready1 = sdmem2block_fifo_sink_ready;
assign sdmem2block_fifo_sink_first = sdmem2block_source_source_first1;
assign sdmem2block_fifo_sink_last = sdmem2block_source_source_last1;
assign sdmem2block_fifo_sink_payload_data = sdmem2block_source_source_payload_data1;
assign sdmem2block_source_source_valid0 = sdmem2block_fifo_source_valid;
assign sdmem2block_fifo_source_ready = sdmem2block_source_source_ready0;
assign sdmem2block_source_source_first0 = sdmem2block_fifo_source_first;
assign sdmem2block_source_source_payload_data0 = sdmem2block_fifo_source_payload_data;
always @(*) begin
	sdmem2block_source_source_last0 <= 1'd0;
	sdmem2block_source_source_last0 <= sdmem2block_fifo_source_last;
	if ((sdmem2block_count == 9'd511)) begin
		sdmem2block_source_source_last0 <= 1'd1;
	end
end
assign sdmem2block_dma_base = sdmem2block_dma_base_storage[63:2];
assign sdmem2block_dma_length = sdmem2block_dma_length_storage[31:2];
assign sdmem2block_dma_offset_status = sdmem2block_dma_offset;
assign sdmem2block_dma_reset = (~sdmem2block_dma_enable_storage);
always @(*) begin
	interface1_bus_adr <= 32'd0;
	sdmem2block_dma_sink_ready <= 1'd0;
	interface1_bus_sel <= 4'd0;
	interface1_bus_cyc <= 1'd0;
	interface1_bus_stb <= 1'd0;
	sdmem2block_dma_source_valid <= 1'd0;
	interface1_bus_we <= 1'd0;
	builder_sdmem2blockdma_fsm_next_state <= 1'd0;
	sdmem2block_dma_data_sdmem2blockdma_fsm_next_value <= 32'd0;
	sdmem2block_dma_source_last <= 1'd0;
	sdmem2block_dma_data_sdmem2blockdma_fsm_next_value_ce <= 1'd0;
	sdmem2block_dma_source_payload_data <= 32'd0;
	builder_sdmem2blockdma_fsm_next_state <= builder_sdmem2blockdma_fsm_state;
	case (builder_sdmem2blockdma_fsm_state)
		1'd1: begin
			sdmem2block_dma_source_valid <= 1'd1;
			sdmem2block_dma_source_last <= sdmem2block_dma_sink_last;
			sdmem2block_dma_source_payload_data <= sdmem2block_dma_data;
			if (sdmem2block_dma_source_ready) begin
				sdmem2block_dma_sink_ready <= 1'd1;
				builder_sdmem2blockdma_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			interface1_bus_stb <= sdmem2block_dma_sink_valid;
			interface1_bus_cyc <= sdmem2block_dma_sink_valid;
			interface1_bus_we <= 1'd0;
			interface1_bus_sel <= 4'd15;
			interface1_bus_adr <= sdmem2block_dma_sink_payload_address;
			if ((interface1_bus_stb & interface1_bus_ack)) begin
				sdmem2block_dma_data_sdmem2blockdma_fsm_next_value <= {interface1_bus_dat_r[7:0], interface1_bus_dat_r[15:8], interface1_bus_dat_r[23:16], interface1_bus_dat_r[31:24]};
				sdmem2block_dma_data_sdmem2blockdma_fsm_next_value_ce <= 1'd1;
				builder_sdmem2blockdma_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_sdmem2blockdma_resetinserter_next_state <= 2'd0;
	sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value <= 32'd0;
	sdmem2block_dma_sink_valid <= 1'd0;
	sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce <= 1'd0;
	sdmem2block_dma_done_status <= 1'd0;
	sdmem2block_dma_sink_last <= 1'd0;
	sdmem2block_dma_sink_payload_address <= 32'd0;
	builder_sdmem2blockdma_resetinserter_next_state <= builder_sdmem2blockdma_resetinserter_state;
	case (builder_sdmem2blockdma_resetinserter_state)
		1'd1: begin
			sdmem2block_dma_sink_valid <= 1'd1;
			sdmem2block_dma_sink_last <= (sdmem2block_dma_offset == (sdmem2block_dma_length - 1'd1));
			sdmem2block_dma_sink_payload_address <= (sdmem2block_dma_base + sdmem2block_dma_offset);
			if (sdmem2block_dma_sink_ready) begin
				sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value <= (sdmem2block_dma_offset + 1'd1);
				sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce <= 1'd1;
				if (sdmem2block_dma_sink_last) begin
					if (sdmem2block_dma_loop_storage) begin
						sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value <= 1'd0;
						sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce <= 1'd1;
					end else begin
						builder_sdmem2blockdma_resetinserter_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			sdmem2block_dma_done_status <= 1'd1;
		end
		default: begin
			sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value <= 1'd0;
			sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce <= 1'd1;
			builder_sdmem2blockdma_resetinserter_next_state <= 1'd1;
		end
	endcase
end
assign sdmem2block_source_source_valid1 = sdmem2block_converter_source_valid;
assign sdmem2block_converter_source_ready = sdmem2block_source_source_ready1;
assign sdmem2block_source_source_first1 = sdmem2block_converter_source_first;
assign sdmem2block_source_source_last1 = sdmem2block_converter_source_last;
assign sdmem2block_source_source_payload_data1 = sdmem2block_converter_source_payload_data;
assign sdmem2block_converter_first = (sdmem2block_converter_mux == 1'd0);
assign sdmem2block_converter_last = (sdmem2block_converter_mux == 2'd3);
assign sdmem2block_converter_source_valid = sdmem2block_converter_sink_valid;
assign sdmem2block_converter_source_first = (sdmem2block_converter_sink_first & sdmem2block_converter_first);
assign sdmem2block_converter_source_last = (sdmem2block_converter_sink_last & sdmem2block_converter_last);
assign sdmem2block_converter_sink_ready = (sdmem2block_converter_last & sdmem2block_converter_source_ready);
always @(*) begin
	sdmem2block_converter_source_payload_data <= 8'd0;
	case (sdmem2block_converter_mux)
		1'd0: begin
			sdmem2block_converter_source_payload_data <= sdmem2block_converter_sink_payload_data[31:24];
		end
		1'd1: begin
			sdmem2block_converter_source_payload_data <= sdmem2block_converter_sink_payload_data[23:16];
		end
		2'd2: begin
			sdmem2block_converter_source_payload_data <= sdmem2block_converter_sink_payload_data[15:8];
		end
		default: begin
			sdmem2block_converter_source_payload_data <= sdmem2block_converter_sink_payload_data[7:0];
		end
	endcase
end
assign sdmem2block_converter_source_payload_valid_token_count = sdmem2block_converter_last;
assign sdmem2block_fifo_syncfifo_din = {sdmem2block_fifo_fifo_in_last, sdmem2block_fifo_fifo_in_first, sdmem2block_fifo_fifo_in_payload_data};
assign {sdmem2block_fifo_fifo_out_last, sdmem2block_fifo_fifo_out_first, sdmem2block_fifo_fifo_out_payload_data} = sdmem2block_fifo_syncfifo_dout;
assign sdmem2block_fifo_sink_ready = sdmem2block_fifo_syncfifo_writable;
assign sdmem2block_fifo_syncfifo_we = sdmem2block_fifo_sink_valid;
assign sdmem2block_fifo_fifo_in_first = sdmem2block_fifo_sink_first;
assign sdmem2block_fifo_fifo_in_last = sdmem2block_fifo_sink_last;
assign sdmem2block_fifo_fifo_in_payload_data = sdmem2block_fifo_sink_payload_data;
assign sdmem2block_fifo_source_valid = sdmem2block_fifo_readable;
assign sdmem2block_fifo_source_first = sdmem2block_fifo_fifo_out_first;
assign sdmem2block_fifo_source_last = sdmem2block_fifo_fifo_out_last;
assign sdmem2block_fifo_source_payload_data = sdmem2block_fifo_fifo_out_payload_data;
assign sdmem2block_fifo_re = sdmem2block_fifo_source_ready;
assign sdmem2block_fifo_syncfifo_re = (sdmem2block_fifo_syncfifo_readable & ((~sdmem2block_fifo_readable) | sdmem2block_fifo_re));
assign sdmem2block_fifo_level1 = (sdmem2block_fifo_level0 + sdmem2block_fifo_readable);
always @(*) begin
	sdmem2block_fifo_wrport_adr <= 9'd0;
	if (sdmem2block_fifo_replace) begin
		sdmem2block_fifo_wrport_adr <= (sdmem2block_fifo_produce - 1'd1);
	end else begin
		sdmem2block_fifo_wrport_adr <= sdmem2block_fifo_produce;
	end
end
assign sdmem2block_fifo_wrport_dat_w = sdmem2block_fifo_syncfifo_din;
assign sdmem2block_fifo_wrport_we = (sdmem2block_fifo_syncfifo_we & (sdmem2block_fifo_syncfifo_writable | sdmem2block_fifo_replace));
assign sdmem2block_fifo_do_read = (sdmem2block_fifo_syncfifo_readable & sdmem2block_fifo_syncfifo_re);
assign sdmem2block_fifo_rdport_adr = sdmem2block_fifo_consume;
assign sdmem2block_fifo_syncfifo_dout = sdmem2block_fifo_rdport_dat_r;
assign sdmem2block_fifo_rdport_re = sdmem2block_fifo_do_read;
assign sdmem2block_fifo_syncfifo_writable = (sdmem2block_fifo_level0 != 10'd512);
assign sdmem2block_fifo_syncfifo_readable = (sdmem2block_fifo_level0 != 1'd0);
assign eventmanager_card_detect0 = card_detect_status1;
assign eventmanager_card_detect1 = card_detect_pending;
always @(*) begin
	card_detect_clear <= 1'd0;
	if ((eventmanager_pending_re & eventmanager_pending_r[0])) begin
		card_detect_clear <= 1'd1;
	end
end
assign eventmanager_block2mem_dma0 = block2mem_dma_status;
assign eventmanager_block2mem_dma1 = block2mem_dma_pending;
always @(*) begin
	block2mem_dma_clear <= 1'd0;
	if ((eventmanager_pending_re & eventmanager_pending_r[1])) begin
		block2mem_dma_clear <= 1'd1;
	end
end
assign eventmanager_mem2block_dma0 = mem2block_dma_status;
assign eventmanager_mem2block_dma1 = mem2block_dma_pending;
always @(*) begin
	mem2block_dma_clear <= 1'd0;
	if ((eventmanager_pending_re & eventmanager_pending_r[2])) begin
		mem2block_dma_clear <= 1'd1;
	end
end
assign eventmanager_cmd_done0 = cmd_done_status;
assign eventmanager_cmd_done1 = cmd_done_pending;
always @(*) begin
	cmd_done_clear <= 1'd0;
	if ((eventmanager_pending_re & eventmanager_pending_r[3])) begin
		cmd_done_clear <= 1'd1;
	end
end
assign sdirq_irq = ((((eventmanager_pending_status[0] & eventmanager_enable_storage[0]) | (eventmanager_pending_status[1] & eventmanager_enable_storage[1])) | (eventmanager_pending_status[2] & eventmanager_enable_storage[2])) | (eventmanager_pending_status[3] & eventmanager_enable_storage[3]));
assign card_detect_status1 = 1'd0;
assign block2mem_dma_status = 1'd0;
assign mem2block_dma_status = 1'd0;
assign cmd_done_status = cmd_done_trigger;
assign cmd_done_pending = cmd_done_trigger;
always @(*) begin
	builder_soclinux_wishbone_dat_r <= 32'd0;
	builder_soclinux_wishbone_ack <= 1'd0;
	builder_next_state <= 2'd0;
	builder_soclinux_dat_w_next_value0 <= 32'd0;
	builder_soclinux_dat_w_next_value_ce0 <= 1'd0;
	builder_soclinux_adr_next_value1 <= 14'd0;
	builder_soclinux_adr_next_value_ce1 <= 1'd0;
	builder_soclinux_we_next_value2 <= 1'd0;
	builder_soclinux_we_next_value_ce2 <= 1'd0;
	builder_next_state <= builder_state;
	case (builder_state)
		1'd1: begin
			builder_soclinux_adr_next_value1 <= 1'd0;
			builder_soclinux_adr_next_value_ce1 <= 1'd1;
			builder_soclinux_we_next_value2 <= 1'd0;
			builder_soclinux_we_next_value_ce2 <= 1'd1;
			builder_next_state <= 2'd2;
		end
		2'd2: begin
			builder_soclinux_wishbone_ack <= 1'd1;
			builder_soclinux_wishbone_dat_r <= builder_soclinux_dat_r;
			builder_next_state <= 1'd0;
		end
		default: begin
			builder_soclinux_dat_w_next_value0 <= builder_soclinux_wishbone_dat_w;
			builder_soclinux_dat_w_next_value_ce0 <= 1'd1;
			if ((builder_soclinux_wishbone_cyc & builder_soclinux_wishbone_stb)) begin
				builder_soclinux_adr_next_value1 <= builder_soclinux_wishbone_adr;
				builder_soclinux_adr_next_value_ce1 <= 1'd1;
				builder_soclinux_we_next_value2 <= (builder_soclinux_wishbone_we & (builder_soclinux_wishbone_sel != 1'd0));
				builder_soclinux_we_next_value_ce2 <= 1'd1;
				builder_next_state <= 1'd1;
			end
		end
	endcase
end
assign builder_shared_adr = builder_rhs_array_muxed36;
assign builder_shared_dat_w = builder_rhs_array_muxed37;
assign builder_shared_sel = builder_rhs_array_muxed38;
assign builder_shared_cyc = builder_rhs_array_muxed39;
assign builder_shared_stb = builder_rhs_array_muxed40;
assign builder_shared_we = builder_rhs_array_muxed41;
assign builder_shared_cti = builder_rhs_array_muxed42;
assign builder_shared_bte = builder_rhs_array_muxed43;
assign main_soclinux_pbus_dat_r = builder_shared_dat_r;
assign interface0_bus_dat_r = builder_shared_dat_r;
assign interface1_bus_dat_r = builder_shared_dat_r;
assign main_soclinux_pbus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign interface0_bus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign interface1_bus_ack = (builder_shared_ack & (builder_grant == 2'd2));
assign main_soclinux_pbus_err = (builder_shared_err & (builder_grant == 1'd0));
assign interface0_bus_err = (builder_shared_err & (builder_grant == 1'd1));
assign interface1_bus_err = (builder_shared_err & (builder_grant == 2'd2));
assign builder_request = {interface1_bus_cyc, interface0_bus_cyc, main_soclinux_pbus_cyc};
always @(*) begin
	builder_slave_sel <= 8'd0;
	builder_slave_sel[0] <= (builder_shared_adr[29:20] == 10'd963);
	builder_slave_sel[1] <= (builder_shared_adr[29:14] == 16'd61441);
	builder_slave_sel[2] <= (builder_shared_adr[29:14] == 1'd0);
	builder_slave_sel[3] <= (builder_shared_adr[29:11] == 16'd32768);
	builder_slave_sel[4] <= (builder_shared_adr[29:27] == 2'd2);
	builder_slave_sel[5] <= (builder_shared_adr[29:11] == 19'd360448);
	builder_slave_sel[6] <= (builder_shared_adr[29:22] == 8'd208);
	builder_slave_sel[7] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign main_soclinux_plicbus_adr = builder_shared_adr;
assign main_soclinux_plicbus_dat_w = builder_shared_dat_w;
assign main_soclinux_plicbus_sel = builder_shared_sel;
assign main_soclinux_plicbus_stb = builder_shared_stb;
assign main_soclinux_plicbus_we = builder_shared_we;
assign main_soclinux_plicbus_cti = builder_shared_cti;
assign main_soclinux_plicbus_bte = builder_shared_bte;
assign main_soclinux_clintbus_adr = builder_shared_adr;
assign main_soclinux_clintbus_dat_w = builder_shared_dat_w;
assign main_soclinux_clintbus_sel = builder_shared_sel;
assign main_soclinux_clintbus_stb = builder_shared_stb;
assign main_soclinux_clintbus_we = builder_shared_we;
assign main_soclinux_clintbus_cti = builder_shared_cti;
assign main_soclinux_clintbus_bte = builder_shared_bte;
assign main_soclinux_soclinux_ram_bus_adr = builder_shared_adr;
assign main_soclinux_soclinux_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_soclinux_ram_bus_sel = builder_shared_sel;
assign main_soclinux_soclinux_ram_bus_stb = builder_shared_stb;
assign main_soclinux_soclinux_ram_bus_we = builder_shared_we;
assign main_soclinux_soclinux_ram_bus_cti = builder_shared_cti;
assign main_soclinux_soclinux_ram_bus_bte = builder_shared_bte;
assign main_soclinux_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_soclinux_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_soclinux_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_soclinux_ram_bus_ram_bus_we = builder_shared_we;
assign main_soclinux_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_soclinux_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_soclinux_wb_sdram_adr = builder_shared_adr;
assign main_soclinux_wb_sdram_dat_w = builder_shared_dat_w;
assign main_soclinux_wb_sdram_sel = builder_shared_sel;
assign main_soclinux_wb_sdram_stb = builder_shared_stb;
assign main_soclinux_wb_sdram_we = builder_shared_we;
assign main_soclinux_wb_sdram_cti = builder_shared_cti;
assign main_soclinux_wb_sdram_bte = builder_shared_bte;
assign main_soclinux_bus_adr = builder_shared_adr;
assign main_soclinux_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_bus_sel = builder_shared_sel;
assign main_soclinux_bus_stb = builder_shared_stb;
assign main_soclinux_bus_we = builder_shared_we;
assign main_soclinux_bus_cti = builder_shared_cti;
assign main_soclinux_bus_bte = builder_shared_bte;
assign bus_adr = builder_shared_adr;
assign bus_dat_w = builder_shared_dat_w;
assign bus_sel = builder_shared_sel;
assign bus_stb = builder_shared_stb;
assign bus_we = builder_shared_we;
assign bus_cti = builder_shared_cti;
assign bus_bte = builder_shared_bte;
assign builder_soclinux_wishbone_adr = builder_shared_adr;
assign builder_soclinux_wishbone_dat_w = builder_shared_dat_w;
assign builder_soclinux_wishbone_sel = builder_shared_sel;
assign builder_soclinux_wishbone_stb = builder_shared_stb;
assign builder_soclinux_wishbone_we = builder_shared_we;
assign builder_soclinux_wishbone_cti = builder_shared_cti;
assign builder_soclinux_wishbone_bte = builder_shared_bte;
assign main_soclinux_plicbus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_soclinux_clintbus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_soclinux_soclinux_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign main_soclinux_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign main_soclinux_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[4]);
assign main_soclinux_bus_cyc = (builder_shared_cyc & builder_slave_sel[5]);
assign bus_cyc = (builder_shared_cyc & builder_slave_sel[6]);
assign builder_soclinux_wishbone_cyc = (builder_shared_cyc & builder_slave_sel[7]);
assign builder_shared_err = (((((((main_soclinux_plicbus_err | main_soclinux_clintbus_err) | main_soclinux_soclinux_ram_bus_err) | main_soclinux_ram_bus_ram_bus_err) | main_soclinux_wb_sdram_err) | main_soclinux_bus_err) | bus_err) | builder_soclinux_wishbone_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
	builder_shared_ack <= 1'd0;
	builder_error <= 1'd0;
	builder_shared_dat_r <= 32'd0;
	builder_shared_ack <= (((((((main_soclinux_plicbus_ack | main_soclinux_clintbus_ack) | main_soclinux_soclinux_ram_bus_ack) | main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_wb_sdram_ack) | main_soclinux_bus_ack) | bus_ack) | builder_soclinux_wishbone_ack);
	builder_shared_dat_r <= (((((((({32{builder_slave_sel_r[0]}} & main_soclinux_plicbus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_soclinux_clintbus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_soclinux_soclinux_ram_bus_dat_r)) | ({32{builder_slave_sel_r[3]}} & main_soclinux_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[4]}} & main_soclinux_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[5]}} & main_soclinux_bus_dat_r)) | ({32{builder_slave_sel_r[6]}} & bus_dat_r)) | ({32{builder_slave_sel_r[7]}} & builder_soclinux_wishbone_dat_r));
	if (builder_done) begin
		builder_shared_dat_r <= 32'd4294967295;
		builder_shared_ack <= 1'd1;
		builder_error <= 1'd1;
	end
end
assign builder_done = (builder_count == 1'd0);
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
	builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_reset0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
	builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_scratch0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
	builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
		builder_csr_bankarray_csrbank0_bus_errors_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
	end
end
always @(*) begin
	main_soclinux_soc_rst <= 1'd0;
	if (main_soclinux_reset_re) begin
		main_soclinux_soc_rst <= main_soclinux_reset_storage[0];
	end
end
assign main_soclinux_cpu_rst = main_soclinux_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_soclinux_reset_storage[1:0];
assign builder_csr_bankarray_csrbank0_scratch0_w = main_soclinux_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_soclinux_bus_errors_status[31:0];
assign main_soclinux_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_dly_sel0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
	builder_csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank1_dly_sel0_re <= builder_csr_bankarray_interface1_bank_bus_we;
		builder_csr_bankarray_csrbank1_dly_sel0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign main_ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	main_ddrphy_rdly_dq_rst_re <= 1'd0;
	main_ddrphy_rdly_dq_rst_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		main_ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
		main_ddrphy_rdly_dq_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign main_ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	main_ddrphy_rdly_dq_inc_re <= 1'd0;
	main_ddrphy_rdly_dq_inc_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		main_ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
		main_ddrphy_rdly_dq_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign main_ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	main_ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
	main_ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
		main_ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
		main_ddrphy_rdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign main_ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	main_ddrphy_rdly_dq_bitslip_we <= 1'd0;
	main_ddrphy_rdly_dq_bitslip_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
		main_ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
		main_ddrphy_rdly_dq_bitslip_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign main_ddrphy_burstdet_clr_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	main_ddrphy_burstdet_clr_we <= 1'd0;
	main_ddrphy_burstdet_clr_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
		main_ddrphy_burstdet_clr_re <= builder_csr_bankarray_interface1_bank_bus_we;
		main_ddrphy_burstdet_clr_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank1_burstdet_seen_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank1_burstdet_seen_we <= 1'd0;
	builder_csr_bankarray_csrbank1_burstdet_seen_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank1_burstdet_seen_re <= builder_csr_bankarray_interface1_bank_bus_we;
		builder_csr_bankarray_csrbank1_burstdet_seen_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank1_dly_sel0_w = main_ddrphy_dly_sel_storage[1:0];
assign builder_csr_bankarray_csrbank1_burstdet_seen_w = main_ddrphy_burstdet_seen_status[1:0];
assign main_ddrphy_burstdet_seen_we = builder_csr_bankarray_csrbank1_burstdet_seen_we;
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank2_sram_writer_slot_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_slot_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_slot_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank2_sram_writer_slot_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_slot_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_length_r = builder_csr_bankarray_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_length_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_length_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank2_sram_writer_length_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_length_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_errors_r = builder_csr_bankarray_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_errors_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_errors_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank2_sram_writer_errors_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_errors_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_ev_status_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_ev_status_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_ev_status_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank2_sram_writer_ev_status_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_ev_status_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_ev_pending_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_ev_pending_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_ev_pending_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank2_sram_writer_ev_pending_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_ev_pending_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign main_soclinux_reader_start_start_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	main_soclinux_reader_start_start_re <= 1'd0;
	main_soclinux_reader_start_start_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		main_soclinux_reader_start_start_re <= builder_csr_bankarray_interface2_bank_bus_we;
		main_soclinux_reader_start_start_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_ready_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_ready_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_ready_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank2_sram_reader_ready_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_ready_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_level_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_level_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_level_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd8))) begin
		builder_csr_bankarray_csrbank2_sram_reader_level_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_level_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_slot0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_slot0_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_slot0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd9))) begin
		builder_csr_bankarray_csrbank2_sram_reader_slot0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_slot0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_length0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[10:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_length0_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_length0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd10))) begin
		builder_csr_bankarray_csrbank2_sram_reader_length0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_length0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_ev_status_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_ev_status_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_ev_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd11))) begin
		builder_csr_bankarray_csrbank2_sram_reader_ev_status_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_ev_status_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_ev_pending_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_ev_pending_re <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_ev_pending_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd12))) begin
		builder_csr_bankarray_csrbank2_sram_reader_ev_pending_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_ev_pending_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_we <= 1'd0;
	builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd13))) begin
		builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_preamble_crc_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank2_preamble_crc_re <= 1'd0;
	builder_csr_bankarray_csrbank2_preamble_crc_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd14))) begin
		builder_csr_bankarray_csrbank2_preamble_crc_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_preamble_crc_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_preamble_errors_r = builder_csr_bankarray_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_preamble_errors_re <= 1'd0;
	builder_csr_bankarray_csrbank2_preamble_errors_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd15))) begin
		builder_csr_bankarray_csrbank2_preamble_errors_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_preamble_errors_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_crc_errors_r = builder_csr_bankarray_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank2_crc_errors_we <= 1'd0;
	builder_csr_bankarray_csrbank2_crc_errors_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 5'd16))) begin
		builder_csr_bankarray_csrbank2_crc_errors_re <= builder_csr_bankarray_interface2_bank_bus_we;
		builder_csr_bankarray_csrbank2_crc_errors_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank2_sram_writer_slot_w = main_soclinux_writer_slot_status;
assign main_soclinux_writer_slot_we = builder_csr_bankarray_csrbank2_sram_writer_slot_we;
assign builder_csr_bankarray_csrbank2_sram_writer_length_w = main_soclinux_writer_length_status[31:0];
assign main_soclinux_writer_length_we = builder_csr_bankarray_csrbank2_sram_writer_length_we;
assign builder_csr_bankarray_csrbank2_sram_writer_errors_w = main_soclinux_writer_errors_status[31:0];
assign main_soclinux_writer_errors_we = builder_csr_bankarray_csrbank2_sram_writer_errors_we;
assign main_soclinux_writer_status_status = main_soclinux_writer_available0;
assign builder_csr_bankarray_csrbank2_sram_writer_ev_status_w = main_soclinux_writer_status_status;
assign main_soclinux_writer_status_we = builder_csr_bankarray_csrbank2_sram_writer_ev_status_we;
assign main_soclinux_writer_pending_status = main_soclinux_writer_available1;
assign builder_csr_bankarray_csrbank2_sram_writer_ev_pending_w = main_soclinux_writer_pending_status;
assign main_soclinux_writer_pending_we = builder_csr_bankarray_csrbank2_sram_writer_ev_pending_we;
assign main_soclinux_writer_available2 = main_soclinux_writer_enable_storage;
assign builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_w = main_soclinux_writer_enable_storage;
assign builder_csr_bankarray_csrbank2_sram_reader_ready_w = main_soclinux_reader_ready_status;
assign main_soclinux_reader_ready_we = builder_csr_bankarray_csrbank2_sram_reader_ready_we;
assign builder_csr_bankarray_csrbank2_sram_reader_level_w = main_soclinux_reader_level_status[1:0];
assign main_soclinux_reader_level_we = builder_csr_bankarray_csrbank2_sram_reader_level_we;
assign builder_csr_bankarray_csrbank2_sram_reader_slot0_w = main_soclinux_reader_slot_storage;
assign builder_csr_bankarray_csrbank2_sram_reader_length0_w = main_soclinux_reader_length_storage[10:0];
assign main_soclinux_reader_status_status = main_soclinux_reader_event00;
assign builder_csr_bankarray_csrbank2_sram_reader_ev_status_w = main_soclinux_reader_status_status;
assign main_soclinux_reader_status_we = builder_csr_bankarray_csrbank2_sram_reader_ev_status_we;
assign main_soclinux_reader_pending_status = main_soclinux_reader_event01;
assign builder_csr_bankarray_csrbank2_sram_reader_ev_pending_w = main_soclinux_reader_pending_status;
assign main_soclinux_reader_pending_we = builder_csr_bankarray_csrbank2_sram_reader_ev_pending_we;
assign main_soclinux_reader_event02 = main_soclinux_reader_enable_storage;
assign builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_w = main_soclinux_reader_enable_storage;
assign builder_csr_bankarray_csrbank2_preamble_crc_w = main_soclinux_preamble_crc_status;
assign main_soclinux_preamble_crc_we = builder_csr_bankarray_csrbank2_preamble_crc_we;
assign builder_csr_bankarray_csrbank2_preamble_errors_w = main_soclinux_preamble_errors_status[31:0];
assign main_soclinux_preamble_errors_we = builder_csr_bankarray_csrbank2_preamble_errors_we;
assign builder_csr_bankarray_csrbank2_crc_errors_w = main_soclinux_crc_errors_status[31:0];
assign main_soclinux_crc_errors_we = builder_csr_bankarray_csrbank2_crc_errors_we;
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank3_crg_reset0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank3_crg_reset0_we <= 1'd0;
	builder_csr_bankarray_csrbank3_crg_reset0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank3_crg_reset0_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_crg_reset0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_rx_inband_status_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
	builder_csr_bankarray_csrbank3_rx_inband_status_re <= 1'd0;
	builder_csr_bankarray_csrbank3_rx_inband_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank3_rx_inband_status_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_rx_inband_status_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_mdio_w0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
	builder_csr_bankarray_csrbank3_mdio_w0_re <= 1'd0;
	builder_csr_bankarray_csrbank3_mdio_w0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank3_mdio_w0_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_mdio_w0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_mdio_r_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank3_mdio_r_we <= 1'd0;
	builder_csr_bankarray_csrbank3_mdio_r_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank3_mdio_r_re <= builder_csr_bankarray_interface3_bank_bus_we;
		builder_csr_bankarray_csrbank3_mdio_r_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank3_crg_reset0_w = main_ethphy_reset_storage;
always @(*) begin
	main_ethphy_status <= 3'd0;
	main_ethphy_status[0] <= main_ethphy_link_status;
	main_ethphy_status[1] <= main_ethphy_clock_speed;
	main_ethphy_status[2] <= main_ethphy_duplex_status;
end
assign builder_csr_bankarray_csrbank3_rx_inband_status_w = main_ethphy_status[2:0];
assign main_ethphy_we = builder_csr_bankarray_csrbank3_rx_inband_status_we;
assign main_ethphy_mdc = main_ethphy__w_storage[0];
assign main_ethphy_oe = main_ethphy__w_storage[1];
assign main_ethphy_w = main_ethphy__w_storage[2];
assign builder_csr_bankarray_csrbank3_mdio_w0_w = main_ethphy__w_storage[2:0];
assign builder_csr_bankarray_csrbank3_mdio_r_w = main_ethphy__r_status;
assign main_ethphy__r_we = builder_csr_bankarray_csrbank3_mdio_r_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 3'd6);
always @(*) begin
	builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
	if (builder_csr_bankarray_sel_r) begin
		builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
	end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign builder_csr_bankarray_csrbank4_out0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank4_out0_re <= 1'd0;
	builder_csr_bankarray_csrbank4_out0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank4_out0_re <= builder_csr_bankarray_interface4_bank_bus_we;
		builder_csr_bankarray_csrbank4_out0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank4_out0_w = main_leds_storage[3:0];
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd8);
assign builder_csr_bankarray_csrbank5_dma_base1_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_base1_re <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_base1_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank5_dma_base1_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_base1_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_base0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_base0_we <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_base0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank5_dma_base0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_base0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_length0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_length0_we <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_length0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank5_dma_length0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_length0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_enable0_re <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_enable0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank5_dma_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_enable0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_done_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_done_we <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_done_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank5_dma_done_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_done_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_loop0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_loop0_we <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_loop0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank5_dma_loop0_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_loop0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_offset_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank5_dma_offset_re <= 1'd0;
	builder_csr_bankarray_csrbank5_dma_offset_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank5_dma_offset_re <= builder_csr_bankarray_interface5_bank_bus_we;
		builder_csr_bankarray_csrbank5_dma_offset_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank5_dma_base1_w = sdblock2mem_wishbonedmawriter_base_storage[63:32];
assign builder_csr_bankarray_csrbank5_dma_base0_w = sdblock2mem_wishbonedmawriter_base_storage[31:0];
assign builder_csr_bankarray_csrbank5_dma_length0_w = sdblock2mem_wishbonedmawriter_length_storage[31:0];
assign builder_csr_bankarray_csrbank5_dma_enable0_w = sdblock2mem_wishbonedmawriter_enable_storage;
assign builder_csr_bankarray_csrbank5_dma_done_w = sdblock2mem_wishbonedmawriter_done_status;
assign sdblock2mem_wishbonedmawriter_done_we = builder_csr_bankarray_csrbank5_dma_done_we;
assign builder_csr_bankarray_csrbank5_dma_loop0_w = sdblock2mem_wishbonedmawriter_loop_storage;
assign builder_csr_bankarray_csrbank5_dma_offset_w = sdblock2mem_wishbonedmawriter_offset_status[31:0];
assign sdblock2mem_wishbonedmawriter_offset_we = builder_csr_bankarray_csrbank5_dma_offset_we;
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 4'd9);
assign builder_csr_bankarray_csrbank6_cmd_argument0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_argument0_we <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_argument0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank6_cmd_argument0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_argument0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_command0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[13:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_command0_we <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_command0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank6_cmd_command0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_command0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_send0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_send0_re <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_send0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank6_cmd_send0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_send0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_response3_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_response3_we <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_response3_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank6_cmd_response3_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_response3_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_response2_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_response2_we <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_response2_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank6_cmd_response2_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_response2_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_response1_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_response1_re <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_response1_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank6_cmd_response1_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_response1_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_response0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_response0_re <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_response0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank6_cmd_response0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_response0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_event_r = builder_csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_cmd_event_we <= 1'd0;
	builder_csr_bankarray_csrbank6_cmd_event_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank6_cmd_event_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_cmd_event_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_data_event_r = builder_csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_data_event_we <= 1'd0;
	builder_csr_bankarray_csrbank6_data_event_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd8))) begin
		builder_csr_bankarray_csrbank6_data_event_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_data_event_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_block_length0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[9:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_block_length0_re <= 1'd0;
	builder_csr_bankarray_csrbank6_block_length0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd9))) begin
		builder_csr_bankarray_csrbank6_block_length0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_block_length0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_block_count0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank6_block_count0_we <= 1'd0;
	builder_csr_bankarray_csrbank6_block_count0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd10))) begin
		builder_csr_bankarray_csrbank6_block_count0_re <= builder_csr_bankarray_interface6_bank_bus_we;
		builder_csr_bankarray_csrbank6_block_count0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank6_cmd_argument0_w = sdcore_cmd_argument_storage[31:0];
assign sdcore_csrfield_cmd_type = sdcore_cmd_command_storage[1:0];
assign sdcore_csrfield_data_type = sdcore_cmd_command_storage[6:5];
assign sdcore_csrfield_cmd = sdcore_cmd_command_storage[13:8];
assign builder_csr_bankarray_csrbank6_cmd_command0_w = sdcore_cmd_command_storage[13:0];
assign builder_csr_bankarray_csrbank6_cmd_send0_w = sdcore_cmd_send_storage;
assign builder_csr_bankarray_csrbank6_cmd_response3_w = sdcore_cmd_response_status[127:96];
assign builder_csr_bankarray_csrbank6_cmd_response2_w = sdcore_cmd_response_status[95:64];
assign builder_csr_bankarray_csrbank6_cmd_response1_w = sdcore_cmd_response_status[63:32];
assign builder_csr_bankarray_csrbank6_cmd_response0_w = sdcore_cmd_response_status[31:0];
assign sdcore_cmd_response_we = builder_csr_bankarray_csrbank6_cmd_response0_we;
always @(*) begin
	sdcore_cmd_event_status <= 4'd0;
	sdcore_cmd_event_status[0] <= sdcore_csrfield_done0;
	sdcore_cmd_event_status[1] <= sdcore_csrfield_error0;
	sdcore_cmd_event_status[2] <= sdcore_csrfield_timeout0;
	sdcore_cmd_event_status[3] <= sdcore_csrfield_crc0;
end
assign builder_csr_bankarray_csrbank6_cmd_event_w = sdcore_cmd_event_status[3:0];
assign sdcore_cmd_event_we = builder_csr_bankarray_csrbank6_cmd_event_we;
always @(*) begin
	sdcore_data_event_status <= 4'd0;
	sdcore_data_event_status[0] <= sdcore_csrfield_done1;
	sdcore_data_event_status[1] <= sdcore_csrfield_error1;
	sdcore_data_event_status[2] <= sdcore_csrfield_timeout1;
	sdcore_data_event_status[3] <= sdcore_csrfield_crc1;
end
assign builder_csr_bankarray_csrbank6_data_event_w = sdcore_data_event_status[3:0];
assign sdcore_data_event_we = builder_csr_bankarray_csrbank6_data_event_we;
assign builder_csr_bankarray_csrbank6_block_length0_w = sdcore_block_length_storage[9:0];
assign builder_csr_bankarray_csrbank6_block_count0_w = sdcore_block_count_storage[31:0];
assign builder_csr_bankarray_csrbank7_sel = (builder_csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd10);
assign builder_csr_bankarray_csrbank7_status_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank7_status_re <= 1'd0;
	builder_csr_bankarray_csrbank7_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank7_status_re <= builder_csr_bankarray_interface7_bank_bus_we;
		builder_csr_bankarray_csrbank7_status_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank7_pending_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank7_pending_we <= 1'd0;
	builder_csr_bankarray_csrbank7_pending_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank7_pending_re <= builder_csr_bankarray_interface7_bank_bus_we;
		builder_csr_bankarray_csrbank7_pending_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank7_enable0_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank7_enable0_re <= 1'd0;
	builder_csr_bankarray_csrbank7_enable0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank7_enable0_re <= builder_csr_bankarray_interface7_bank_bus_we;
		builder_csr_bankarray_csrbank7_enable0_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
	end
end
always @(*) begin
	eventmanager_status_status <= 4'd0;
	eventmanager_status_status[0] <= eventmanager_card_detect0;
	eventmanager_status_status[1] <= eventmanager_block2mem_dma0;
	eventmanager_status_status[2] <= eventmanager_mem2block_dma0;
	eventmanager_status_status[3] <= eventmanager_cmd_done0;
end
assign builder_csr_bankarray_csrbank7_status_w = eventmanager_status_status[3:0];
assign eventmanager_status_we = builder_csr_bankarray_csrbank7_status_we;
always @(*) begin
	eventmanager_pending_status <= 4'd0;
	eventmanager_pending_status[0] <= eventmanager_card_detect1;
	eventmanager_pending_status[1] <= eventmanager_block2mem_dma1;
	eventmanager_pending_status[2] <= eventmanager_mem2block_dma1;
	eventmanager_pending_status[3] <= eventmanager_cmd_done1;
end
assign builder_csr_bankarray_csrbank7_pending_w = eventmanager_pending_status[3:0];
assign eventmanager_pending_we = builder_csr_bankarray_csrbank7_pending_we;
assign eventmanager_card_detect2 = eventmanager_enable_storage[0];
assign eventmanager_block2mem_dma2 = eventmanager_enable_storage[1];
assign eventmanager_mem2block_dma2 = eventmanager_enable_storage[2];
assign eventmanager_cmd_done2 = eventmanager_enable_storage[3];
assign builder_csr_bankarray_csrbank7_enable0_w = eventmanager_enable_storage[3:0];
assign builder_csr_bankarray_csrbank8_sel = (builder_csr_bankarray_interface8_bank_bus_adr[13:9] == 4'd11);
assign builder_csr_bankarray_csrbank8_dma_base1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_base1_we <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_base1_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank8_dma_base1_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_base1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_base0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_base0_re <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_base0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank8_dma_base0_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_base0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_length0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_length0_we <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_length0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank8_dma_length0_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_length0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_enable0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_enable0_re <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_enable0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank8_dma_enable0_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_enable0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_done_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_done_re <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_done_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank8_dma_done_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_done_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_loop0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_loop0_we <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_loop0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank8_dma_loop0_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_loop0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_offset_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank8_dma_offset_re <= 1'd0;
	builder_csr_bankarray_csrbank8_dma_offset_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank8_dma_offset_re <= builder_csr_bankarray_interface8_bank_bus_we;
		builder_csr_bankarray_csrbank8_dma_offset_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank8_dma_base1_w = sdmem2block_dma_base_storage[63:32];
assign builder_csr_bankarray_csrbank8_dma_base0_w = sdmem2block_dma_base_storage[31:0];
assign builder_csr_bankarray_csrbank8_dma_length0_w = sdmem2block_dma_length_storage[31:0];
assign builder_csr_bankarray_csrbank8_dma_enable0_w = sdmem2block_dma_enable_storage;
assign builder_csr_bankarray_csrbank8_dma_done_w = sdmem2block_dma_done_status;
assign sdmem2block_dma_done_we = builder_csr_bankarray_csrbank8_dma_done_we;
assign builder_csr_bankarray_csrbank8_dma_loop0_w = sdmem2block_dma_loop_storage;
assign builder_csr_bankarray_csrbank8_dma_offset_w = sdmem2block_dma_offset_status[31:0];
assign sdmem2block_dma_offset_we = builder_csr_bankarray_csrbank8_dma_offset_we;
assign builder_csr_bankarray_csrbank9_sel = (builder_csr_bankarray_interface9_bank_bus_adr[13:9] == 4'd12);
assign builder_csr_bankarray_csrbank9_card_detect_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank9_card_detect_re <= 1'd0;
	builder_csr_bankarray_csrbank9_card_detect_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank9_card_detect_re <= builder_csr_bankarray_interface9_bank_bus_we;
		builder_csr_bankarray_csrbank9_card_detect_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank9_clocker_divider0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[8:0];
always @(*) begin
	builder_csr_bankarray_csrbank9_clocker_divider0_we <= 1'd0;
	builder_csr_bankarray_csrbank9_clocker_divider0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank9_clocker_divider0_re <= builder_csr_bankarray_interface9_bank_bus_we;
		builder_csr_bankarray_csrbank9_clocker_divider0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
	end
end
assign init_initialize_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
	init_initialize_re <= 1'd0;
	init_initialize_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
		init_initialize_re <= builder_csr_bankarray_interface9_bank_bus_we;
		init_initialize_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank9_dataw_status_r = builder_csr_bankarray_interface9_bank_bus_dat_w[2:0];
always @(*) begin
	builder_csr_bankarray_csrbank9_dataw_status_we <= 1'd0;
	builder_csr_bankarray_csrbank9_dataw_status_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank9_dataw_status_re <= builder_csr_bankarray_interface9_bank_bus_we;
		builder_csr_bankarray_csrbank9_dataw_status_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank9_card_detect_w = card_detect_status0;
assign card_detect_we = builder_csr_bankarray_csrbank9_card_detect_we;
assign builder_csr_bankarray_csrbank9_clocker_divider0_w = clocker_storage[8:0];
always @(*) begin
	dataw_status <= 3'd0;
	dataw_status[0] <= dataw_accepted0;
	dataw_status[1] <= dataw_crc_error0;
	dataw_status[2] <= dataw_write_error0;
end
assign builder_csr_bankarray_csrbank9_dataw_status_w = dataw_status[2:0];
assign dataw_we = builder_csr_bankarray_csrbank9_dataw_status_we;
assign builder_csr_bankarray_csrbank10_sel = (builder_csr_bankarray_interface10_bank_bus_adr[13:9] == 4'd13);
assign builder_csr_bankarray_csrbank10_dfii_control0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_control0_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_control0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank10_dfii_control0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_control0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_command0_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_command0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_command0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign main_soclinux_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
	main_soclinux_sdram_phaseinjector0_command_issue_we <= 1'd0;
	main_soclinux_sdram_phaseinjector0_command_issue_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
		main_soclinux_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
		main_soclinux_sdram_phaseinjector0_command_issue_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[14:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_address0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_address0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_address0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd8))) begin
		builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_command0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_command0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd9))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_command0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign main_soclinux_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
	main_soclinux_sdram_phaseinjector1_command_issue_we <= 1'd0;
	main_soclinux_sdram_phaseinjector1_command_issue_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd10))) begin
		main_soclinux_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
		main_soclinux_sdram_phaseinjector1_command_issue_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[14:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_address0_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_address0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd11))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_address0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd12))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd13))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd14))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd15))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_re <= 1'd0;
	builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd16))) begin
		builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
		builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
	end
end
assign main_soclinux_sdram_sel = main_soclinux_sdram_storage[0];
assign main_soclinux_sdram_cke = main_soclinux_sdram_storage[1];
assign main_soclinux_sdram_odt = main_soclinux_sdram_storage[2];
assign main_soclinux_sdram_reset_n = main_soclinux_sdram_storage[3];
assign builder_csr_bankarray_csrbank10_dfii_control0_w = main_soclinux_sdram_storage[3:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_command0_w = main_soclinux_sdram_phaseinjector0_command_storage[5:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_address0_w = main_soclinux_sdram_phaseinjector0_address_storage[14:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w = main_soclinux_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_w = main_soclinux_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_w = main_soclinux_sdram_phaseinjector0_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_we;
assign builder_csr_bankarray_csrbank10_dfii_pi1_command0_w = main_soclinux_sdram_phaseinjector1_command_storage[5:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_address0_w = main_soclinux_sdram_phaseinjector1_address_storage[14:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w = main_soclinux_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_w = main_soclinux_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_w = main_soclinux_sdram_phaseinjector1_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_we;
assign builder_csr_bankarray_csrbank11_sel = (builder_csr_bankarray_interface11_bank_bus_adr[13:9] == 4'd14);
assign builder_csr_bankarray_csrbank11_bitbang0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[3:0];
always @(*) begin
	builder_csr_bankarray_csrbank11_bitbang0_re <= 1'd0;
	builder_csr_bankarray_csrbank11_bitbang0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank11_bitbang0_re <= builder_csr_bankarray_interface11_bank_bus_we;
		builder_csr_bankarray_csrbank11_bitbang0_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank11_miso_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank11_miso_we <= 1'd0;
	builder_csr_bankarray_csrbank11_miso_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank11_miso_re <= builder_csr_bankarray_interface11_bank_bus_we;
		builder_csr_bankarray_csrbank11_miso_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank11_bitbang_en0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank11_bitbang_en0_re <= 1'd0;
	builder_csr_bankarray_csrbank11_bitbang_en0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank11_bitbang_en0_re <= builder_csr_bankarray_interface11_bank_bus_we;
		builder_csr_bankarray_csrbank11_bitbang_en0_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
	end
end
assign csrfield_mosi = bitbang_storage[0];
assign csrfield_clk = bitbang_storage[1];
assign csrfield_cs_n = bitbang_storage[2];
assign csrfield_dir = bitbang_storage[3];
assign builder_csr_bankarray_csrbank11_bitbang0_w = bitbang_storage[3:0];
assign builder_csr_bankarray_csrbank11_miso_w = miso_status;
assign miso_we = builder_csr_bankarray_csrbank11_miso_we;
assign builder_csr_bankarray_csrbank11_bitbang_en0_w = bitbang_en_storage;
assign builder_csr_bankarray_csrbank12_sel = (builder_csr_bankarray_interface12_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank12_load0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank12_load0_we <= 1'd0;
	builder_csr_bankarray_csrbank12_load0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csr_bankarray_csrbank12_load0_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_load0_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_reload0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank12_reload0_re <= 1'd0;
	builder_csr_bankarray_csrbank12_reload0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank12_reload0_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_reload0_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_en0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank12_en0_we <= 1'd0;
	builder_csr_bankarray_csrbank12_en0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank12_en0_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_en0_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_update_value0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank12_update_value0_re <= 1'd0;
	builder_csr_bankarray_csrbank12_update_value0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank12_update_value0_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_update_value0_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_value_r = builder_csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csr_bankarray_csrbank12_value_re <= 1'd0;
	builder_csr_bankarray_csrbank12_value_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank12_value_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_value_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_ev_status_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank12_ev_status_we <= 1'd0;
	builder_csr_bankarray_csrbank12_ev_status_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank12_ev_status_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_ev_status_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_ev_pending_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank12_ev_pending_we <= 1'd0;
	builder_csr_bankarray_csrbank12_ev_pending_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank12_ev_pending_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_ev_pending_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_ev_enable0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank12_ev_enable0_re <= 1'd0;
	builder_csr_bankarray_csrbank12_ev_enable0_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank12_ev_enable0_re <= builder_csr_bankarray_interface12_bank_bus_we;
		builder_csr_bankarray_csrbank12_ev_enable0_we <= (~builder_csr_bankarray_interface12_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank12_load0_w = main_soclinux_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank12_reload0_w = main_soclinux_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank12_en0_w = main_soclinux_timer_en_storage;
assign builder_csr_bankarray_csrbank12_update_value0_w = main_soclinux_timer_update_value_storage;
assign builder_csr_bankarray_csrbank12_value_w = main_soclinux_timer_value_status[31:0];
assign main_soclinux_timer_value_we = builder_csr_bankarray_csrbank12_value_we;
assign main_soclinux_timer_status_status = main_soclinux_timer_zero0;
assign builder_csr_bankarray_csrbank12_ev_status_w = main_soclinux_timer_status_status;
assign main_soclinux_timer_status_we = builder_csr_bankarray_csrbank12_ev_status_we;
assign main_soclinux_timer_pending_status = main_soclinux_timer_zero1;
assign builder_csr_bankarray_csrbank12_ev_pending_w = main_soclinux_timer_pending_status;
assign main_soclinux_timer_pending_we = builder_csr_bankarray_csrbank12_ev_pending_we;
assign main_soclinux_timer_zero2 = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank12_ev_enable0_w = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank13_sel = (builder_csr_bankarray_interface13_bank_bus_adr[13:9] == 2'd2);
assign main_soclinux_uart_rxtx_r = builder_csr_bankarray_interface13_bank_bus_dat_w[7:0];
always @(*) begin
	main_soclinux_uart_rxtx_re <= 1'd0;
	main_soclinux_uart_rxtx_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd0))) begin
		main_soclinux_uart_rxtx_re <= builder_csr_bankarray_interface13_bank_bus_we;
		main_soclinux_uart_rxtx_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_txfull_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank13_txfull_we <= 1'd0;
	builder_csr_bankarray_csrbank13_txfull_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csr_bankarray_csrbank13_txfull_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_txfull_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_rxempty_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank13_rxempty_we <= 1'd0;
	builder_csr_bankarray_csrbank13_rxempty_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csr_bankarray_csrbank13_rxempty_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_rxempty_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_ev_status_r = builder_csr_bankarray_interface13_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank13_ev_status_re <= 1'd0;
	builder_csr_bankarray_csrbank13_ev_status_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csr_bankarray_csrbank13_ev_status_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_ev_status_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_ev_pending_r = builder_csr_bankarray_interface13_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank13_ev_pending_re <= 1'd0;
	builder_csr_bankarray_csrbank13_ev_pending_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csr_bankarray_csrbank13_ev_pending_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_ev_pending_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_ev_enable0_r = builder_csr_bankarray_interface13_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csr_bankarray_csrbank13_ev_enable0_we <= 1'd0;
	builder_csr_bankarray_csrbank13_ev_enable0_re <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csr_bankarray_csrbank13_ev_enable0_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_ev_enable0_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_txempty_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank13_txempty_re <= 1'd0;
	builder_csr_bankarray_csrbank13_txempty_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csr_bankarray_csrbank13_txempty_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_txempty_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_rxfull_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
	builder_csr_bankarray_csrbank13_rxfull_re <= 1'd0;
	builder_csr_bankarray_csrbank13_rxfull_we <= 1'd0;
	if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csr_bankarray_csrbank13_rxfull_re <= builder_csr_bankarray_interface13_bank_bus_we;
		builder_csr_bankarray_csrbank13_rxfull_we <= (~builder_csr_bankarray_interface13_bank_bus_we);
	end
end
assign builder_csr_bankarray_csrbank13_txfull_w = main_soclinux_uart_txfull_status;
assign main_soclinux_uart_txfull_we = builder_csr_bankarray_csrbank13_txfull_we;
assign builder_csr_bankarray_csrbank13_rxempty_w = main_soclinux_uart_rxempty_status;
assign main_soclinux_uart_rxempty_we = builder_csr_bankarray_csrbank13_rxempty_we;
always @(*) begin
	main_soclinux_uart_status_status <= 2'd0;
	main_soclinux_uart_status_status[0] <= main_soclinux_uart_tx0;
	main_soclinux_uart_status_status[1] <= main_soclinux_uart_rx0;
end
assign builder_csr_bankarray_csrbank13_ev_status_w = main_soclinux_uart_status_status[1:0];
assign main_soclinux_uart_status_we = builder_csr_bankarray_csrbank13_ev_status_we;
always @(*) begin
	main_soclinux_uart_pending_status <= 2'd0;
	main_soclinux_uart_pending_status[0] <= main_soclinux_uart_tx1;
	main_soclinux_uart_pending_status[1] <= main_soclinux_uart_rx1;
end
assign builder_csr_bankarray_csrbank13_ev_pending_w = main_soclinux_uart_pending_status[1:0];
assign main_soclinux_uart_pending_we = builder_csr_bankarray_csrbank13_ev_pending_we;
assign main_soclinux_uart_tx2 = main_soclinux_uart_enable_storage[0];
assign main_soclinux_uart_rx2 = main_soclinux_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank13_ev_enable0_w = main_soclinux_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank13_txempty_w = main_soclinux_uart_txempty_status;
assign main_soclinux_uart_txempty_we = builder_csr_bankarray_csrbank13_txempty_we;
assign builder_csr_bankarray_csrbank13_rxfull_w = main_soclinux_uart_rxfull_status;
assign main_soclinux_uart_rxfull_we = builder_csr_bankarray_csrbank13_rxfull_we;
assign builder_csr_interconnect_adr = builder_soclinux_adr;
assign builder_csr_interconnect_we = builder_soclinux_we;
assign builder_csr_interconnect_dat_w = builder_soclinux_dat_w;
assign builder_soclinux_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface7_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface8_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface9_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface10_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface11_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface12_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface13_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface7_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface8_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface9_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface10_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface11_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface12_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface13_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface7_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface8_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface9_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface10_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface11_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface12_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface13_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((((((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_interface7_bank_bus_dat_r) | builder_csr_bankarray_interface8_bank_bus_dat_r) | builder_csr_bankarray_interface9_bank_bus_dat_r) | builder_csr_bankarray_interface10_bank_bus_dat_r) | builder_csr_bankarray_interface11_bank_bus_dat_r) | builder_csr_bankarray_interface12_bank_bus_dat_r) | builder_csr_bankarray_interface13_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
	builder_rhs_array_muxed0 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[2];
		end
		2'd3: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[3];
		end
		3'd4: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[4];
		end
		3'd5: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[5];
		end
		3'd6: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[6];
		end
		default: begin
			builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[7];
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed1 <= 15'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed2 <= 3'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed3 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed4 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed5 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed0 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed1 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed2 <= 1'd0;
	case (main_soclinux_sdram_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed6 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[2];
		end
		2'd3: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[3];
		end
		3'd4: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[4];
		end
		3'd5: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[5];
		end
		3'd6: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[6];
		end
		default: begin
			builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[7];
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed7 <= 15'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed8 <= 3'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed9 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed10 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed11 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed3 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed4 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	builder_t_array_muxed5 <= 1'd0;
	case (main_soclinux_sdram_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed12 <= 22'd0;
	case (builder_litedramcore_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed12 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed13 <= 1'd0;
	case (builder_litedramcore_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed13 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed14 <= 1'd0;
	case (builder_litedramcore_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed14 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_litedramcore_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed15 <= 22'd0;
	case (builder_litedramcore_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed15 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed16 <= 1'd0;
	case (builder_litedramcore_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed16 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed17 <= 1'd0;
	case (builder_litedramcore_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed17 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_litedramcore_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed18 <= 22'd0;
	case (builder_litedramcore_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed18 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed19 <= 1'd0;
	case (builder_litedramcore_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed19 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed20 <= 1'd0;
	case (builder_litedramcore_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed20 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_litedramcore_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed21 <= 22'd0;
	case (builder_litedramcore_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed21 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed22 <= 1'd0;
	case (builder_litedramcore_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed22 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed23 <= 1'd0;
	case (builder_litedramcore_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed23 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_litedramcore_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed24 <= 22'd0;
	case (builder_litedramcore_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed24 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed25 <= 1'd0;
	case (builder_litedramcore_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed25 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed26 <= 1'd0;
	case (builder_litedramcore_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed26 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_litedramcore_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed27 <= 22'd0;
	case (builder_litedramcore_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed27 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed28 <= 1'd0;
	case (builder_litedramcore_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed28 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed29 <= 1'd0;
	case (builder_litedramcore_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed29 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_litedramcore_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed30 <= 22'd0;
	case (builder_litedramcore_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed30 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed31 <= 1'd0;
	case (builder_litedramcore_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed31 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed32 <= 1'd0;
	case (builder_litedramcore_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed32 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_litedramcore_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_litedramcore_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed33 <= 22'd0;
	case (builder_litedramcore_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed33 <= {main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]};
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed34 <= 1'd0;
	case (builder_litedramcore_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed34 <= main_soclinux_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed35 <= 1'd0;
	case (builder_litedramcore_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed35 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_litedramcore_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_litedramcore_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_litedramcore_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_litedramcore_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_litedramcore_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_litedramcore_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_litedramcore_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_litedramcore_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed36 <= 32'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed36 <= main_soclinux_pbus_adr;
		end
		1'd1: begin
			builder_rhs_array_muxed36 <= interface0_bus_adr;
		end
		default: begin
			builder_rhs_array_muxed36 <= interface1_bus_adr;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed37 <= 32'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed37 <= main_soclinux_pbus_dat_w;
		end
		1'd1: begin
			builder_rhs_array_muxed37 <= interface0_bus_dat_w;
		end
		default: begin
			builder_rhs_array_muxed37 <= interface1_bus_dat_w;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed38 <= 4'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed38 <= main_soclinux_pbus_sel;
		end
		1'd1: begin
			builder_rhs_array_muxed38 <= interface0_bus_sel;
		end
		default: begin
			builder_rhs_array_muxed38 <= interface1_bus_sel;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed39 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed39 <= main_soclinux_pbus_cyc;
		end
		1'd1: begin
			builder_rhs_array_muxed39 <= interface0_bus_cyc;
		end
		default: begin
			builder_rhs_array_muxed39 <= interface1_bus_cyc;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed40 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed40 <= main_soclinux_pbus_stb;
		end
		1'd1: begin
			builder_rhs_array_muxed40 <= interface0_bus_stb;
		end
		default: begin
			builder_rhs_array_muxed40 <= interface1_bus_stb;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed41 <= 1'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed41 <= main_soclinux_pbus_we;
		end
		1'd1: begin
			builder_rhs_array_muxed41 <= interface0_bus_we;
		end
		default: begin
			builder_rhs_array_muxed41 <= interface1_bus_we;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed42 <= 3'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed42 <= main_soclinux_pbus_cti;
		end
		1'd1: begin
			builder_rhs_array_muxed42 <= interface0_bus_cti;
		end
		default: begin
			builder_rhs_array_muxed42 <= interface1_bus_cti;
		end
	endcase
end
always @(*) begin
	builder_rhs_array_muxed43 <= 2'd0;
	case (builder_grant)
		1'd0: begin
			builder_rhs_array_muxed43 <= main_soclinux_pbus_bte;
		end
		1'd1: begin
			builder_rhs_array_muxed43 <= interface0_bus_bte;
		end
		default: begin
			builder_rhs_array_muxed43 <= interface1_bus_bte;
		end
	endcase
end
always @(*) begin
	builder_array_muxed0 <= 3'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed0 <= main_soclinux_sdram_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed0 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed0 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed0 <= main_soclinux_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	builder_array_muxed1 <= 15'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed1 <= main_soclinux_sdram_nop_a;
		end
		1'd1: begin
			builder_array_muxed1 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed1 <= main_soclinux_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed1 <= main_soclinux_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_array_muxed2 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed2 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed2 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed2 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed2 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	builder_array_muxed3 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed3 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed3 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed3 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed3 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	builder_array_muxed4 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed4 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed4 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed4 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed4 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	builder_array_muxed5 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed5 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed5 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed5 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed5 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	builder_array_muxed6 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel0)
		1'd0: begin
			builder_array_muxed6 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed6 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed6 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed6 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
		end
	endcase
end
always @(*) begin
	builder_array_muxed7 <= 3'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed7 <= main_soclinux_sdram_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed7 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed7 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed7 <= main_soclinux_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	builder_array_muxed8 <= 15'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed8 <= main_soclinux_sdram_nop_a;
		end
		1'd1: begin
			builder_array_muxed8 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed8 <= main_soclinux_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed8 <= main_soclinux_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	builder_array_muxed9 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed9 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed9 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed9 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed9 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	builder_array_muxed10 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed10 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed10 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed10 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed10 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	builder_array_muxed11 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed11 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed11 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed11 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed11 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	builder_array_muxed12 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed12 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed12 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed12 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed12 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	builder_array_muxed13 <= 1'd0;
	case (main_soclinux_sdram_steerer_sel1)
		1'd0: begin
			builder_array_muxed13 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed13 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed13 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed13 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
		end
	endcase
end
assign main_soclinux_rx_rx = builder_multiregimpl0_regs1;
assign main_ddrphy_lock1 = builder_multiregimpl1_regs1;
always @(*) begin
	main_ethphy__r_status <= 1'd0;
	main_ethphy__r_status <= main_ethphy_r;
	main_ethphy__r_status <= builder_multiregimpl2_regs1;
end
assign main_soclinux_ps_preamble_error_toggle_o = builder_multiregimpl3_regs1;
assign main_soclinux_ps_crc_error_toggle_o = builder_multiregimpl4_regs1;
assign main_soclinux_tx_cdc_cdc_produce_rdomain = builder_multiregimpl5_regs1;
assign main_soclinux_tx_cdc_cdc_consume_wdomain = builder_multiregimpl6_regs1;
assign main_soclinux_rx_cdc_cdc_produce_rdomain = builder_multiregimpl7_regs1;
assign main_soclinux_rx_cdc_cdc_consume_wdomain = builder_multiregimpl8_regs1;
assign sdrio_clk = sys_clk;
assign sdrio_clk_1 = sys_clk;
assign sdrio_clk_2 = sys_clk;
assign sdrio_clk_3 = sys_clk;
assign sdrio_clk_4 = sys_clk;

always @(posedge eth_rx_clk) begin
	main_ethphy_rx_ctl_reg <= main_ethphy_rx_ctl;
	main_ethphy_rx_data_reg <= main_ethphy_rx_data;
	main_ethphy_rx_ctl_reg_d <= main_ethphy_rx_ctl_reg;
	main_ethphy_source_valid <= main_ethphy_rx_ctl_reg[0];
	main_ethphy_source_payload_data <= main_ethphy_rx_data_reg;
	if ((main_ethphy_rx_ctl == 1'd0)) begin
		main_ethphy_link_status <= main_ethphy_rx_data[0];
		main_ethphy_clock_speed <= main_ethphy_rx_data[2:1];
		main_ethphy_duplex_status <= main_ethphy_rx_data[3];
	end
	builder_liteethmacpreamblechecker_state <= builder_liteethmacpreamblechecker_next_state;
	if (main_soclinux_liteethmaccrc32checker_crc_ce) begin
		main_soclinux_liteethmaccrc32checker_crc_reg <= main_soclinux_liteethmaccrc32checker_crc_next;
	end
	if (main_soclinux_liteethmaccrc32checker_crc_reset) begin
		main_soclinux_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
	end
	if (((main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_soclinux_liteethmaccrc32checker_syncfifo_replace))) begin
		if ((main_soclinux_liteethmaccrc32checker_syncfifo_produce == 3'd4)) begin
			main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
		end else begin
			main_soclinux_liteethmaccrc32checker_syncfifo_produce <= (main_soclinux_liteethmaccrc32checker_syncfifo_produce + 1'd1);
		end
	end
	if (main_soclinux_liteethmaccrc32checker_syncfifo_do_read) begin
		if ((main_soclinux_liteethmaccrc32checker_syncfifo_consume == 3'd4)) begin
			main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
		end else begin
			main_soclinux_liteethmaccrc32checker_syncfifo_consume <= (main_soclinux_liteethmaccrc32checker_syncfifo_consume + 1'd1);
		end
	end
	if (((main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_soclinux_liteethmaccrc32checker_syncfifo_replace))) begin
		if ((~main_soclinux_liteethmaccrc32checker_syncfifo_do_read)) begin
			main_soclinux_liteethmaccrc32checker_syncfifo_level <= (main_soclinux_liteethmaccrc32checker_syncfifo_level + 1'd1);
		end
	end else begin
		if (main_soclinux_liteethmaccrc32checker_syncfifo_do_read) begin
			main_soclinux_liteethmaccrc32checker_syncfifo_level <= (main_soclinux_liteethmaccrc32checker_syncfifo_level - 1'd1);
		end
	end
	if (main_soclinux_liteethmaccrc32checker_fifo_reset) begin
		main_soclinux_liteethmaccrc32checker_syncfifo_level <= 3'd0;
		main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
		main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
	end
	builder_liteethmaccrc32checker_state <= builder_liteethmaccrc32checker_next_state;
	if (((~main_soclinux_crc32_checker_source_valid) | main_soclinux_crc32_checker_source_ready)) begin
		main_soclinux_crc32_checker_source_valid <= main_soclinux_crc32_checker_sink_valid;
		main_soclinux_crc32_checker_source_first <= main_soclinux_crc32_checker_sink_first;
		main_soclinux_crc32_checker_source_last <= main_soclinux_crc32_checker_sink_last;
		main_soclinux_crc32_checker_source_payload_data <= main_soclinux_crc32_checker_sink_payload_data;
		main_soclinux_crc32_checker_source_payload_last_be <= main_soclinux_crc32_checker_sink_payload_last_be;
		main_soclinux_crc32_checker_source_payload_error <= main_soclinux_crc32_checker_sink_payload_error;
	end
	if (main_soclinux_ps_preamble_error_i) begin
		main_soclinux_ps_preamble_error_toggle_i <= (~main_soclinux_ps_preamble_error_toggle_i);
	end
	if (main_soclinux_ps_crc_error_i) begin
		main_soclinux_ps_crc_error_toggle_i <= (~main_soclinux_ps_crc_error_toggle_i);
	end
	if (main_soclinux_rx_converter_converter_source_ready) begin
		main_soclinux_rx_converter_converter_strobe_all <= 1'd0;
	end
	if (main_soclinux_rx_converter_converter_load_part) begin
		if (((main_soclinux_rx_converter_converter_demux == 2'd3) | main_soclinux_rx_converter_converter_sink_last)) begin
			main_soclinux_rx_converter_converter_demux <= 1'd0;
			main_soclinux_rx_converter_converter_strobe_all <= 1'd1;
		end else begin
			main_soclinux_rx_converter_converter_demux <= (main_soclinux_rx_converter_converter_demux + 1'd1);
		end
	end
	if ((main_soclinux_rx_converter_converter_source_valid & main_soclinux_rx_converter_converter_source_ready)) begin
		if ((main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready)) begin
			main_soclinux_rx_converter_converter_source_first <= main_soclinux_rx_converter_converter_sink_first;
			main_soclinux_rx_converter_converter_source_last <= main_soclinux_rx_converter_converter_sink_last;
		end else begin
			main_soclinux_rx_converter_converter_source_first <= 1'd0;
			main_soclinux_rx_converter_converter_source_last <= 1'd0;
		end
	end else begin
		if ((main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready)) begin
			main_soclinux_rx_converter_converter_source_first <= (main_soclinux_rx_converter_converter_sink_first | main_soclinux_rx_converter_converter_source_first);
			main_soclinux_rx_converter_converter_source_last <= (main_soclinux_rx_converter_converter_sink_last | main_soclinux_rx_converter_converter_source_last);
		end
	end
	if (main_soclinux_rx_converter_converter_load_part) begin
		case (main_soclinux_rx_converter_converter_demux)
			1'd0: begin
				main_soclinux_rx_converter_converter_source_payload_data[9:0] <= main_soclinux_rx_converter_converter_sink_payload_data;
			end
			1'd1: begin
				main_soclinux_rx_converter_converter_source_payload_data[19:10] <= main_soclinux_rx_converter_converter_sink_payload_data;
			end
			2'd2: begin
				main_soclinux_rx_converter_converter_source_payload_data[29:20] <= main_soclinux_rx_converter_converter_sink_payload_data;
			end
			2'd3: begin
				main_soclinux_rx_converter_converter_source_payload_data[39:30] <= main_soclinux_rx_converter_converter_sink_payload_data;
			end
		endcase
	end
	if (main_soclinux_rx_converter_converter_load_part) begin
		main_soclinux_rx_converter_converter_source_payload_valid_token_count <= (main_soclinux_rx_converter_converter_demux + 1'd1);
	end
	main_soclinux_rx_cdc_cdc_graycounter0_q_binary <= main_soclinux_rx_cdc_cdc_graycounter0_q_next_binary;
	main_soclinux_rx_cdc_cdc_graycounter0_q <= main_soclinux_rx_cdc_cdc_graycounter0_q_next;
	if (eth_rx_rst) begin
		main_ethphy_source_valid <= 1'd0;
		main_ethphy_source_payload_data <= 8'd0;
		main_ethphy_link_status <= 1'd0;
		main_ethphy_clock_speed <= 1'd0;
		main_ethphy_duplex_status <= 1'd0;
		main_ethphy_rx_ctl_reg <= 2'd0;
		main_ethphy_rx_data_reg <= 8'd0;
		main_ethphy_rx_ctl_reg_d <= 2'd0;
		main_soclinux_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
		main_soclinux_liteethmaccrc32checker_syncfifo_level <= 3'd0;
		main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
		main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
		main_soclinux_crc32_checker_source_valid <= 1'd0;
		main_soclinux_crc32_checker_source_payload_data <= 8'd0;
		main_soclinux_crc32_checker_source_payload_last_be <= 1'd0;
		main_soclinux_crc32_checker_source_payload_error <= 1'd0;
		main_soclinux_rx_converter_converter_source_payload_data <= 40'd0;
		main_soclinux_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
		main_soclinux_rx_converter_converter_demux <= 2'd0;
		main_soclinux_rx_converter_converter_strobe_all <= 1'd0;
		main_soclinux_rx_cdc_cdc_graycounter0_q <= 6'd0;
		main_soclinux_rx_cdc_cdc_graycounter0_q_binary <= 6'd0;
		builder_liteethmacpreamblechecker_state <= 1'd0;
		builder_liteethmaccrc32checker_state <= 2'd0;
	end
	builder_multiregimpl8_regs0 <= main_soclinux_rx_cdc_cdc_graycounter1_q;
	builder_multiregimpl8_regs1 <= builder_multiregimpl8_regs0;
end

always @(posedge eth_tx_clk) begin
	builder_liteethmacgap_state <= builder_liteethmacgap_next_state;
	if (main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value_ce) begin
		main_soclinux_tx_gap_inserter_counter <= main_soclinux_tx_gap_inserter_counter_clockdomainsrenamer_liteethmacgap_next_value;
	end
	builder_liteethmacpreambleinserter_state <= builder_liteethmacpreambleinserter_next_state;
	if (main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value_ce) begin
		main_soclinux_preamble_inserter_count <= main_soclinux_preamble_inserter_count_clockdomainsrenamer_liteethmacpreambleinserter_next_value;
	end
	if (main_soclinux_liteethmaccrc32inserter_is_ongoing0) begin
		main_soclinux_liteethmaccrc32inserter_cnt <= 2'd3;
	end else begin
		if ((main_soclinux_liteethmaccrc32inserter_is_ongoing1 & (~main_soclinux_liteethmaccrc32inserter_cnt_done))) begin
			main_soclinux_liteethmaccrc32inserter_cnt <= (main_soclinux_liteethmaccrc32inserter_cnt - main_soclinux_liteethmaccrc32inserter_source_ready);
		end
	end
	if (main_soclinux_liteethmaccrc32inserter_ce) begin
		main_soclinux_liteethmaccrc32inserter_reg <= main_soclinux_liteethmaccrc32inserter_next;
	end
	if (main_soclinux_liteethmaccrc32inserter_reset) begin
		main_soclinux_liteethmaccrc32inserter_reg <= 32'd4294967295;
	end
	builder_liteethmaccrc32inserter_state <= builder_liteethmaccrc32inserter_next_state;
	if (((~main_soclinux_crc32_inserter_source_valid) | main_soclinux_crc32_inserter_source_ready)) begin
		main_soclinux_crc32_inserter_source_valid <= main_soclinux_crc32_inserter_sink_valid;
		main_soclinux_crc32_inserter_source_first <= main_soclinux_crc32_inserter_sink_first;
		main_soclinux_crc32_inserter_source_last <= main_soclinux_crc32_inserter_sink_last;
		main_soclinux_crc32_inserter_source_payload_data <= main_soclinux_crc32_inserter_sink_payload_data;
		main_soclinux_crc32_inserter_source_payload_last_be <= main_soclinux_crc32_inserter_sink_payload_last_be;
		main_soclinux_crc32_inserter_source_payload_error <= main_soclinux_crc32_inserter_sink_payload_error;
	end
	builder_liteethmacpaddinginserter_state <= builder_liteethmacpaddinginserter_next_state;
	if (main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value_ce) begin
		main_soclinux_padding_inserter_counter <= main_soclinux_padding_inserter_counter_clockdomainsrenamer_liteethmacpaddinginserter_next_value;
	end
	builder_liteethmactxlastbe_state <= builder_liteethmactxlastbe_next_state;
	if ((main_soclinux_tx_converter_converter_source_valid & main_soclinux_tx_converter_converter_source_ready)) begin
		if (main_soclinux_tx_converter_converter_last) begin
			main_soclinux_tx_converter_converter_mux <= 1'd0;
		end else begin
			main_soclinux_tx_converter_converter_mux <= (main_soclinux_tx_converter_converter_mux + 1'd1);
		end
	end
	main_soclinux_tx_cdc_cdc_graycounter1_q_binary <= main_soclinux_tx_cdc_cdc_graycounter1_q_next_binary;
	main_soclinux_tx_cdc_cdc_graycounter1_q <= main_soclinux_tx_cdc_cdc_graycounter1_q_next;
	if (eth_tx_rst) begin
		main_soclinux_liteethmaccrc32inserter_reg <= 32'd4294967295;
		main_soclinux_liteethmaccrc32inserter_cnt <= 2'd3;
		main_soclinux_crc32_inserter_source_valid <= 1'd0;
		main_soclinux_crc32_inserter_source_payload_data <= 8'd0;
		main_soclinux_crc32_inserter_source_payload_last_be <= 1'd0;
		main_soclinux_crc32_inserter_source_payload_error <= 1'd0;
		main_soclinux_padding_inserter_counter <= 16'd0;
		main_soclinux_tx_converter_converter_mux <= 2'd0;
		main_soclinux_tx_cdc_cdc_graycounter1_q <= 6'd0;
		main_soclinux_tx_cdc_cdc_graycounter1_q_binary <= 6'd0;
		builder_liteethmacgap_state <= 1'd0;
		builder_liteethmacpreambleinserter_state <= 2'd0;
		builder_liteethmaccrc32inserter_state <= 2'd0;
		builder_liteethmacpaddinginserter_state <= 1'd0;
		builder_liteethmactxlastbe_state <= 1'd0;
	end
	builder_multiregimpl5_regs0 <= main_soclinux_tx_cdc_cdc_graycounter0_q;
	builder_multiregimpl5_regs1 <= builder_multiregimpl5_regs0;
end

always @(posedge init_clk) begin
	main_ddrphy_lock_d <= main_ddrphy_lock1;
	if ((main_ddrphy_counter == 4'd8)) begin
		main_ddrphy_freeze <= 1'd1;
	end
	if ((main_ddrphy_counter == 5'd16)) begin
		main_ddrphy_stop1 <= 1'd1;
	end
	if ((main_ddrphy_counter == 5'd24)) begin
		main_ddrphy_reset1 <= 1'd1;
	end
	if ((main_ddrphy_counter == 6'd32)) begin
		main_ddrphy_reset1 <= 1'd0;
	end
	if ((main_ddrphy_counter == 6'd40)) begin
		main_ddrphy_stop1 <= 1'd0;
	end
	if ((main_ddrphy_counter == 6'd48)) begin
		main_ddrphy_freeze <= 1'd0;
	end
	if ((main_ddrphy_counter == 6'd56)) begin
		main_ddrphy_pause1 <= 1'd1;
	end
	if ((main_ddrphy_counter == 7'd64)) begin
		main_ddrphy_update <= 1'd1;
	end
	if ((main_ddrphy_counter == 7'd72)) begin
		main_ddrphy_update <= 1'd0;
	end
	if ((main_ddrphy_counter == 7'd80)) begin
		main_ddrphy_pause1 <= 1'd0;
	end
	if ((main_ddrphy_counter == 7'd80)) begin
		main_ddrphy_counter <= 1'd0;
	end else begin
		if ((main_ddrphy_counter != 1'd0)) begin
			main_ddrphy_counter <= (main_ddrphy_counter + 1'd1);
		end else begin
			if (main_ddrphy_new_lock) begin
				main_ddrphy_counter <= 1'd1;
			end
		end
	end
	if (init_rst) begin
		main_ddrphy_update <= 1'd0;
		main_ddrphy_stop1 <= 1'd0;
		main_ddrphy_freeze <= 1'd0;
		main_ddrphy_pause1 <= 1'd0;
		main_ddrphy_reset1 <= 1'd0;
		main_ddrphy_lock_d <= 1'd0;
		main_ddrphy_counter <= 7'd0;
	end
	builder_multiregimpl1_regs0 <= main_ddrphy_lock0;
	builder_multiregimpl1_regs1 <= builder_multiregimpl1_regs0;
end

always @(posedge por_clk) begin
	if ((~main_crg_por_done)) begin
		main_crg_por_count <= (main_crg_por_count - 1'd1);
	end
end

always @(posedge sdrio_clk) begin
	builder_inferedsdrtristate0_oe <= sdpads_cmd_oe;
	builder_inferedsdrtristate1_oe <= sdpads_data_oe;
	builder_inferedsdrtristate2_oe <= sdpads_data_oe;
	builder_inferedsdrtristate3_oe <= sdpads_data_oe;
	builder_inferedsdrtristate4_oe <= sdpads_data_oe;
end

always @(posedge sys_clk) begin
	if ((main_soclinux_bus_errors != 32'd4294967295)) begin
		if (main_soclinux_bus_error) begin
			main_soclinux_bus_errors <= (main_soclinux_bus_errors + 1'd1);
		end
	end
	main_soclinux_soclinux_ram_bus_ack <= 1'd0;
	if (((main_soclinux_soclinux_ram_bus_cyc & main_soclinux_soclinux_ram_bus_stb) & (~main_soclinux_soclinux_ram_bus_ack))) begin
		main_soclinux_soclinux_ram_bus_ack <= 1'd1;
	end
	main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
	if (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & (~main_soclinux_ram_bus_ram_bus_ack))) begin
		main_soclinux_ram_bus_ram_bus_ack <= 1'd1;
	end
	{main_soclinux_tx_tick, main_soclinux_tx_phase} <= 27'd85899345;
	if (main_soclinux_tx_enable) begin
		{main_soclinux_tx_tick, main_soclinux_tx_phase} <= (main_soclinux_tx_phase + 27'd85899345);
	end
	builder_rs232phytx_state <= builder_rs232phytx_next_state;
	if (main_soclinux_tx_count_rs232phytx_next_value_ce0) begin
		main_soclinux_tx_count <= main_soclinux_tx_count_rs232phytx_next_value0;
	end
	if (main_soclinux_serial_tx_rs232phytx_next_value_ce1) begin
		serial_tx <= main_soclinux_serial_tx_rs232phytx_next_value1;
	end
	if (main_soclinux_tx_data_rs232phytx_next_value_ce2) begin
		main_soclinux_tx_data <= main_soclinux_tx_data_rs232phytx_next_value2;
	end
	main_soclinux_rx_rx_d <= main_soclinux_rx_rx;
	{main_soclinux_rx_tick, main_soclinux_rx_phase} <= 32'd2147483648;
	if (main_soclinux_rx_enable) begin
		{main_soclinux_rx_tick, main_soclinux_rx_phase} <= (main_soclinux_rx_phase + 27'd85899345);
	end
	builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
	if (main_soclinux_rx_count_rs232phyrx_next_value_ce0) begin
		main_soclinux_rx_count <= main_soclinux_rx_count_rs232phyrx_next_value0;
	end
	if (main_soclinux_rx_data_rs232phyrx_next_value_ce1) begin
		main_soclinux_rx_data <= main_soclinux_rx_data_rs232phyrx_next_value1;
	end
	if (main_soclinux_uart_tx_clear) begin
		main_soclinux_uart_tx_pending <= 1'd0;
	end
	main_soclinux_uart_tx_trigger_d <= main_soclinux_uart_tx_trigger;
	if ((main_soclinux_uart_tx_trigger & (~main_soclinux_uart_tx_trigger_d))) begin
		main_soclinux_uart_tx_pending <= 1'd1;
	end
	if (main_soclinux_uart_rx_clear) begin
		main_soclinux_uart_rx_pending <= 1'd0;
	end
	main_soclinux_uart_rx_trigger_d <= main_soclinux_uart_rx_trigger;
	if ((main_soclinux_uart_rx_trigger & (~main_soclinux_uart_rx_trigger_d))) begin
		main_soclinux_uart_rx_pending <= 1'd1;
	end
	if (main_soclinux_uart_tx_fifo_syncfifo_re) begin
		main_soclinux_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (main_soclinux_uart_tx_fifo_re) begin
			main_soclinux_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
		main_soclinux_uart_tx_fifo_produce <= (main_soclinux_uart_tx_fifo_produce + 1'd1);
	end
	if (main_soclinux_uart_tx_fifo_do_read) begin
		main_soclinux_uart_tx_fifo_consume <= (main_soclinux_uart_tx_fifo_consume + 1'd1);
	end
	if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
		if ((~main_soclinux_uart_tx_fifo_do_read)) begin
			main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_soclinux_uart_tx_fifo_do_read) begin
			main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (main_soclinux_uart_rx_fifo_syncfifo_re) begin
		main_soclinux_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (main_soclinux_uart_rx_fifo_re) begin
			main_soclinux_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
		main_soclinux_uart_rx_fifo_produce <= (main_soclinux_uart_rx_fifo_produce + 1'd1);
	end
	if (main_soclinux_uart_rx_fifo_do_read) begin
		main_soclinux_uart_rx_fifo_consume <= (main_soclinux_uart_rx_fifo_consume + 1'd1);
	end
	if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
		if ((~main_soclinux_uart_rx_fifo_do_read)) begin
			main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_soclinux_uart_rx_fifo_do_read) begin
			main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (main_soclinux_timer_en_storage) begin
		if ((main_soclinux_timer_value == 1'd0)) begin
			main_soclinux_timer_value <= main_soclinux_timer_reload_storage;
		end else begin
			main_soclinux_timer_value <= (main_soclinux_timer_value - 1'd1);
		end
	end else begin
		main_soclinux_timer_value <= main_soclinux_timer_load_storage;
	end
	if (main_soclinux_timer_update_value_re) begin
		main_soclinux_timer_value_status <= main_soclinux_timer_value;
	end
	if (main_soclinux_timer_zero_clear) begin
		main_soclinux_timer_zero_pending <= 1'd0;
	end
	main_soclinux_timer_zero_trigger_d <= main_soclinux_timer_zero_trigger;
	if ((main_soclinux_timer_zero_trigger & (~main_soclinux_timer_zero_trigger_d))) begin
		main_soclinux_timer_zero_pending <= 1'd1;
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_rst_re)) begin
		main_ddrphy_rdly0 <= 1'd0;
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_inc_re)) begin
		main_ddrphy_rdly0 <= (main_ddrphy_rdly0 + 1'd1);
	end
	main_ddrphy_burstdet_d0 <= main_ddrphy_burstdet0;
	if (main_ddrphy_burstdet_clr_re) begin
		main_ddrphy_burstdet_seen_status[0] <= 1'd0;
	end
	if ((main_ddrphy_burstdet0 & (~main_ddrphy_burstdet_d0))) begin
		main_ddrphy_burstdet_seen_status[0] <= 1'd1;
	end
	main_ddrphy_dm_o_data_d0 <= main_ddrphy_dm_o_data0;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dm_o_data_muxed0 <= main_ddrphy_dm_o_data0[3:0];
		end
		1'd1: begin
			main_ddrphy_dm_o_data_muxed0 <= main_ddrphy_dm_o_data_d0[7:4];
		end
	endcase
	main_ddrphy_dq_o_data_d0 <= main_ddrphy_dq_o_data0;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed0 <= main_ddrphy_dq_o_data0[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed0 <= main_ddrphy_dq_o_data_d0[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d0 <= main_ddrphy_bitslip0_o;
	main_ddrphy_dq_o_data_d1 <= main_ddrphy_dq_o_data1;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed1 <= main_ddrphy_dq_o_data1[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed1 <= main_ddrphy_dq_o_data_d1[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d1 <= main_ddrphy_bitslip1_o;
	main_ddrphy_dq_o_data_d2 <= main_ddrphy_dq_o_data2;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed2 <= main_ddrphy_dq_o_data2[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed2 <= main_ddrphy_dq_o_data_d2[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d2 <= main_ddrphy_bitslip2_o;
	main_ddrphy_dq_o_data_d3 <= main_ddrphy_dq_o_data3;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed3 <= main_ddrphy_dq_o_data3[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed3 <= main_ddrphy_dq_o_data_d3[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d3 <= main_ddrphy_bitslip3_o;
	main_ddrphy_dq_o_data_d4 <= main_ddrphy_dq_o_data4;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed4 <= main_ddrphy_dq_o_data4[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed4 <= main_ddrphy_dq_o_data_d4[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d4 <= main_ddrphy_bitslip4_o;
	main_ddrphy_dq_o_data_d5 <= main_ddrphy_dq_o_data5;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed5 <= main_ddrphy_dq_o_data5[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed5 <= main_ddrphy_dq_o_data_d5[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d5 <= main_ddrphy_bitslip5_o;
	main_ddrphy_dq_o_data_d6 <= main_ddrphy_dq_o_data6;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed6 <= main_ddrphy_dq_o_data6[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed6 <= main_ddrphy_dq_o_data_d6[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d6 <= main_ddrphy_bitslip6_o;
	main_ddrphy_dq_o_data_d7 <= main_ddrphy_dq_o_data7;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed7 <= main_ddrphy_dq_o_data7[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed7 <= main_ddrphy_dq_o_data_d7[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d7 <= main_ddrphy_bitslip7_o;
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_rst_re)) begin
		main_ddrphy_rdly1 <= 1'd0;
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_inc_re)) begin
		main_ddrphy_rdly1 <= (main_ddrphy_rdly1 + 1'd1);
	end
	main_ddrphy_burstdet_d1 <= main_ddrphy_burstdet1;
	if (main_ddrphy_burstdet_clr_re) begin
		main_ddrphy_burstdet_seen_status[1] <= 1'd0;
	end
	if ((main_ddrphy_burstdet1 & (~main_ddrphy_burstdet_d1))) begin
		main_ddrphy_burstdet_seen_status[1] <= 1'd1;
	end
	main_ddrphy_dm_o_data_d1 <= main_ddrphy_dm_o_data1;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dm_o_data_muxed1 <= main_ddrphy_dm_o_data1[3:0];
		end
		1'd1: begin
			main_ddrphy_dm_o_data_muxed1 <= main_ddrphy_dm_o_data_d1[7:4];
		end
	endcase
	main_ddrphy_dq_o_data_d8 <= main_ddrphy_dq_o_data8;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed8 <= main_ddrphy_dq_o_data8[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed8 <= main_ddrphy_dq_o_data_d8[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d8 <= main_ddrphy_bitslip8_o;
	main_ddrphy_dq_o_data_d9 <= main_ddrphy_dq_o_data9;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed9 <= main_ddrphy_dq_o_data9[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed9 <= main_ddrphy_dq_o_data_d9[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d9 <= main_ddrphy_bitslip9_o;
	main_ddrphy_dq_o_data_d10 <= main_ddrphy_dq_o_data10;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed10 <= main_ddrphy_dq_o_data10[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed10 <= main_ddrphy_dq_o_data_d10[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d10 <= main_ddrphy_bitslip10_o;
	main_ddrphy_dq_o_data_d11 <= main_ddrphy_dq_o_data11;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed11 <= main_ddrphy_dq_o_data11[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed11 <= main_ddrphy_dq_o_data_d11[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d11 <= main_ddrphy_bitslip11_o;
	main_ddrphy_dq_o_data_d12 <= main_ddrphy_dq_o_data12;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed12 <= main_ddrphy_dq_o_data12[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed12 <= main_ddrphy_dq_o_data_d12[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d12 <= main_ddrphy_bitslip12_o;
	main_ddrphy_dq_o_data_d13 <= main_ddrphy_dq_o_data13;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed13 <= main_ddrphy_dq_o_data13[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed13 <= main_ddrphy_dq_o_data_d13[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d13 <= main_ddrphy_bitslip13_o;
	main_ddrphy_dq_o_data_d14 <= main_ddrphy_dq_o_data14;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed14 <= main_ddrphy_dq_o_data14[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed14 <= main_ddrphy_dq_o_data_d14[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d14 <= main_ddrphy_bitslip14_o;
	main_ddrphy_dq_o_data_d15 <= main_ddrphy_dq_o_data15;
	case (main_ddrphy_bl8_chunk)
		1'd0: begin
			main_ddrphy_dq_o_data_muxed15 <= main_ddrphy_dq_o_data15[3:0];
		end
		1'd1: begin
			main_ddrphy_dq_o_data_muxed15 <= main_ddrphy_dq_o_data_d15[7:4];
		end
	endcase
	main_ddrphy_dq_i_bitslip_o_d15 <= main_ddrphy_bitslip15_o;
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip0_value <= (main_ddrphy_bitslip0_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip0_value <= 1'd0;
	end
	main_ddrphy_bitslip0_r <= {main_ddrphy_bitslip0_i, main_ddrphy_bitslip0_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip1_value <= (main_ddrphy_bitslip1_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip1_value <= 1'd0;
	end
	main_ddrphy_bitslip1_r <= {main_ddrphy_bitslip1_i, main_ddrphy_bitslip1_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip2_value <= (main_ddrphy_bitslip2_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip2_value <= 1'd0;
	end
	main_ddrphy_bitslip2_r <= {main_ddrphy_bitslip2_i, main_ddrphy_bitslip2_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip3_value <= (main_ddrphy_bitslip3_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip3_value <= 1'd0;
	end
	main_ddrphy_bitslip3_r <= {main_ddrphy_bitslip3_i, main_ddrphy_bitslip3_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip4_value <= (main_ddrphy_bitslip4_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip4_value <= 1'd0;
	end
	main_ddrphy_bitslip4_r <= {main_ddrphy_bitslip4_i, main_ddrphy_bitslip4_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip5_value <= (main_ddrphy_bitslip5_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip5_value <= 1'd0;
	end
	main_ddrphy_bitslip5_r <= {main_ddrphy_bitslip5_i, main_ddrphy_bitslip5_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip6_value <= (main_ddrphy_bitslip6_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip6_value <= 1'd0;
	end
	main_ddrphy_bitslip6_r <= {main_ddrphy_bitslip6_i, main_ddrphy_bitslip6_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip7_value <= (main_ddrphy_bitslip7_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[0] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip7_value <= 1'd0;
	end
	main_ddrphy_bitslip7_r <= {main_ddrphy_bitslip7_i, main_ddrphy_bitslip7_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip8_value <= (main_ddrphy_bitslip8_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip8_value <= 1'd0;
	end
	main_ddrphy_bitslip8_r <= {main_ddrphy_bitslip8_i, main_ddrphy_bitslip8_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip9_value <= (main_ddrphy_bitslip9_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip9_value <= 1'd0;
	end
	main_ddrphy_bitslip9_r <= {main_ddrphy_bitslip9_i, main_ddrphy_bitslip9_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip10_value <= (main_ddrphy_bitslip10_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip10_value <= 1'd0;
	end
	main_ddrphy_bitslip10_r <= {main_ddrphy_bitslip10_i, main_ddrphy_bitslip10_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip11_value <= (main_ddrphy_bitslip11_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip11_value <= 1'd0;
	end
	main_ddrphy_bitslip11_r <= {main_ddrphy_bitslip11_i, main_ddrphy_bitslip11_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip12_value <= (main_ddrphy_bitslip12_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip12_value <= 1'd0;
	end
	main_ddrphy_bitslip12_r <= {main_ddrphy_bitslip12_i, main_ddrphy_bitslip12_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip13_value <= (main_ddrphy_bitslip13_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip13_value <= 1'd0;
	end
	main_ddrphy_bitslip13_r <= {main_ddrphy_bitslip13_i, main_ddrphy_bitslip13_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip14_value <= (main_ddrphy_bitslip14_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip14_value <= 1'd0;
	end
	main_ddrphy_bitslip14_r <= {main_ddrphy_bitslip14_i, main_ddrphy_bitslip14_r[7:4]};
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_re)) begin
		main_ddrphy_bitslip15_value <= (main_ddrphy_bitslip15_value + 1'd1);
	end
	if ((main_ddrphy_dly_sel_storage[1] & main_ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_ddrphy_bitslip15_value <= 1'd0;
	end
	main_ddrphy_bitslip15_r <= {main_ddrphy_bitslip15_i, main_ddrphy_bitslip15_r[7:4]};
	main_ddrphy_rddata_en_tappeddelayline0 <= (main_ddrphy_dfi_p0_rddata_en | main_ddrphy_dfi_p1_rddata_en);
	main_ddrphy_rddata_en_tappeddelayline1 <= main_ddrphy_rddata_en_tappeddelayline0;
	main_ddrphy_rddata_en_tappeddelayline2 <= main_ddrphy_rddata_en_tappeddelayline1;
	main_ddrphy_rddata_en_tappeddelayline3 <= main_ddrphy_rddata_en_tappeddelayline2;
	main_ddrphy_rddata_en_tappeddelayline4 <= main_ddrphy_rddata_en_tappeddelayline3;
	main_ddrphy_rddata_en_tappeddelayline5 <= main_ddrphy_rddata_en_tappeddelayline4;
	main_ddrphy_rddata_en_tappeddelayline6 <= main_ddrphy_rddata_en_tappeddelayline5;
	main_ddrphy_rddata_en_tappeddelayline7 <= main_ddrphy_rddata_en_tappeddelayline6;
	main_ddrphy_rddata_en_tappeddelayline8 <= main_ddrphy_rddata_en_tappeddelayline7;
	main_ddrphy_rddata_en_tappeddelayline9 <= main_ddrphy_rddata_en_tappeddelayline8;
	main_ddrphy_rddata_en_tappeddelayline10 <= main_ddrphy_rddata_en_tappeddelayline9;
	main_ddrphy_rddata_en_tappeddelayline11 <= main_ddrphy_rddata_en_tappeddelayline10;
	main_ddrphy_rddata_en_tappeddelayline12 <= main_ddrphy_rddata_en_tappeddelayline11;
	main_ddrphy_wrdata_en_tappeddelayline0 <= (main_ddrphy_dfi_p0_wrdata_en | main_ddrphy_dfi_p1_wrdata_en);
	main_ddrphy_wrdata_en_tappeddelayline1 <= main_ddrphy_wrdata_en_tappeddelayline0;
	main_ddrphy_wrdata_en_tappeddelayline2 <= main_ddrphy_wrdata_en_tappeddelayline1;
	main_ddrphy_wrdata_en_tappeddelayline3 <= main_ddrphy_wrdata_en_tappeddelayline2;
	main_ddrphy_wrdata_en_tappeddelayline4 <= main_ddrphy_wrdata_en_tappeddelayline3;
	main_ddrphy_wrdata_en_tappeddelayline5 <= main_ddrphy_wrdata_en_tappeddelayline4;
	main_ddrphy_wrdata_en_tappeddelayline6 <= main_ddrphy_wrdata_en_tappeddelayline5;
	if (main_soclinux_sdram_inti_p0_rddata_valid) begin
		main_soclinux_sdram_phaseinjector0_rddata_status <= main_soclinux_sdram_inti_p0_rddata;
	end
	if (main_soclinux_sdram_inti_p1_rddata_valid) begin
		main_soclinux_sdram_phaseinjector1_rddata_status <= main_soclinux_sdram_inti_p1_rddata;
	end
	if ((main_soclinux_sdram_timer_wait & (~main_soclinux_sdram_timer_done0))) begin
		main_soclinux_sdram_timer_count1 <= (main_soclinux_sdram_timer_count1 - 1'd1);
	end else begin
		main_soclinux_sdram_timer_count1 <= 9'd390;
	end
	main_soclinux_sdram_postponer_req_o <= 1'd0;
	if (main_soclinux_sdram_postponer_req_i) begin
		main_soclinux_sdram_postponer_count <= (main_soclinux_sdram_postponer_count - 1'd1);
		if ((main_soclinux_sdram_postponer_count == 1'd0)) begin
			main_soclinux_sdram_postponer_count <= 1'd0;
			main_soclinux_sdram_postponer_req_o <= 1'd1;
		end
	end
	if (main_soclinux_sdram_sequencer_start0) begin
		main_soclinux_sdram_sequencer_count <= 1'd0;
	end else begin
		if (main_soclinux_sdram_sequencer_done1) begin
			if ((main_soclinux_sdram_sequencer_count != 1'd0)) begin
				main_soclinux_sdram_sequencer_count <= (main_soclinux_sdram_sequencer_count - 1'd1);
			end
		end
	end
	main_soclinux_sdram_cmd_payload_a <= 1'd0;
	main_soclinux_sdram_cmd_payload_ba <= 1'd0;
	main_soclinux_sdram_cmd_payload_cas <= 1'd0;
	main_soclinux_sdram_cmd_payload_ras <= 1'd0;
	main_soclinux_sdram_cmd_payload_we <= 1'd0;
	main_soclinux_sdram_sequencer_done1 <= 1'd0;
	if ((main_soclinux_sdram_sequencer_start1 & (main_soclinux_sdram_sequencer_counter == 1'd0))) begin
		main_soclinux_sdram_cmd_payload_a <= 11'd1024;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd1;
		main_soclinux_sdram_cmd_payload_we <= 1'd1;
	end
	if ((main_soclinux_sdram_sequencer_counter == 2'd2)) begin
		main_soclinux_sdram_cmd_payload_a <= 11'd1024;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd1;
		main_soclinux_sdram_cmd_payload_ras <= 1'd1;
		main_soclinux_sdram_cmd_payload_we <= 1'd0;
	end
	if ((main_soclinux_sdram_sequencer_counter == 7'd106)) begin
		main_soclinux_sdram_cmd_payload_a <= 1'd0;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd0;
		main_soclinux_sdram_cmd_payload_we <= 1'd0;
		main_soclinux_sdram_sequencer_done1 <= 1'd1;
	end
	if ((main_soclinux_sdram_sequencer_counter == 7'd106)) begin
		main_soclinux_sdram_sequencer_counter <= 1'd0;
	end else begin
		if ((main_soclinux_sdram_sequencer_counter != 1'd0)) begin
			main_soclinux_sdram_sequencer_counter <= (main_soclinux_sdram_sequencer_counter + 1'd1);
		end else begin
			if (main_soclinux_sdram_sequencer_start1) begin
				main_soclinux_sdram_sequencer_counter <= 1'd1;
			end
		end
	end
	if ((main_soclinux_sdram_zqcs_timer_wait & (~main_soclinux_sdram_zqcs_timer_done0))) begin
		main_soclinux_sdram_zqcs_timer_count1 <= (main_soclinux_sdram_zqcs_timer_count1 - 1'd1);
	end else begin
		main_soclinux_sdram_zqcs_timer_count1 <= 26'd49999999;
	end
	main_soclinux_sdram_zqcs_executer_done <= 1'd0;
	if ((main_soclinux_sdram_zqcs_executer_start & (main_soclinux_sdram_zqcs_executer_counter == 1'd0))) begin
		main_soclinux_sdram_cmd_payload_a <= 11'd1024;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd1;
		main_soclinux_sdram_cmd_payload_we <= 1'd1;
	end
	if ((main_soclinux_sdram_zqcs_executer_counter == 2'd2)) begin
		main_soclinux_sdram_cmd_payload_a <= 1'd0;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd0;
		main_soclinux_sdram_cmd_payload_we <= 1'd1;
	end
	if ((main_soclinux_sdram_zqcs_executer_counter == 6'd34)) begin
		main_soclinux_sdram_cmd_payload_a <= 1'd0;
		main_soclinux_sdram_cmd_payload_ba <= 1'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd0;
		main_soclinux_sdram_cmd_payload_we <= 1'd0;
		main_soclinux_sdram_zqcs_executer_done <= 1'd1;
	end
	if ((main_soclinux_sdram_zqcs_executer_counter == 6'd34)) begin
		main_soclinux_sdram_zqcs_executer_counter <= 1'd0;
	end else begin
		if ((main_soclinux_sdram_zqcs_executer_counter != 1'd0)) begin
			main_soclinux_sdram_zqcs_executer_counter <= (main_soclinux_sdram_zqcs_executer_counter + 1'd1);
		end else begin
			if (main_soclinux_sdram_zqcs_executer_start) begin
				main_soclinux_sdram_zqcs_executer_counter <= 1'd1;
			end
		end
	end
	builder_litedramcore_refresher_state <= builder_litedramcore_refresher_next_state;
	if (main_soclinux_sdram_bankmachine0_row_close) begin
		main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine0_row_open) begin
			main_soclinux_sdram_bankmachine0_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine0_row <= main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine0_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine0_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine0_twtpcon_count <= (main_soclinux_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine0_trccon_valid) begin
		main_soclinux_sdram_bankmachine0_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine0_trccon_ready)) begin
			main_soclinux_sdram_bankmachine0_trccon_count <= (main_soclinux_sdram_bankmachine0_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine0_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine0_trascon_valid) begin
		main_soclinux_sdram_bankmachine0_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine0_trascon_ready)) begin
			main_soclinux_sdram_bankmachine0_trascon_count <= (main_soclinux_sdram_bankmachine0_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine0_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine0_state <= builder_litedramcore_bankmachine0_next_state;
	if (main_soclinux_sdram_bankmachine1_row_close) begin
		main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine1_row_open) begin
			main_soclinux_sdram_bankmachine1_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine1_row <= main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine1_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine1_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine1_twtpcon_count <= (main_soclinux_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine1_trccon_valid) begin
		main_soclinux_sdram_bankmachine1_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine1_trccon_ready)) begin
			main_soclinux_sdram_bankmachine1_trccon_count <= (main_soclinux_sdram_bankmachine1_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine1_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine1_trascon_valid) begin
		main_soclinux_sdram_bankmachine1_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine1_trascon_ready)) begin
			main_soclinux_sdram_bankmachine1_trascon_count <= (main_soclinux_sdram_bankmachine1_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine1_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine1_state <= builder_litedramcore_bankmachine1_next_state;
	if (main_soclinux_sdram_bankmachine2_row_close) begin
		main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine2_row_open) begin
			main_soclinux_sdram_bankmachine2_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine2_row <= main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine2_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine2_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine2_twtpcon_count <= (main_soclinux_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine2_trccon_valid) begin
		main_soclinux_sdram_bankmachine2_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine2_trccon_ready)) begin
			main_soclinux_sdram_bankmachine2_trccon_count <= (main_soclinux_sdram_bankmachine2_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine2_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine2_trascon_valid) begin
		main_soclinux_sdram_bankmachine2_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine2_trascon_ready)) begin
			main_soclinux_sdram_bankmachine2_trascon_count <= (main_soclinux_sdram_bankmachine2_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine2_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine2_state <= builder_litedramcore_bankmachine2_next_state;
	if (main_soclinux_sdram_bankmachine3_row_close) begin
		main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine3_row_open) begin
			main_soclinux_sdram_bankmachine3_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine3_row <= main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine3_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine3_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine3_twtpcon_count <= (main_soclinux_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine3_trccon_valid) begin
		main_soclinux_sdram_bankmachine3_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine3_trccon_ready)) begin
			main_soclinux_sdram_bankmachine3_trccon_count <= (main_soclinux_sdram_bankmachine3_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine3_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine3_trascon_valid) begin
		main_soclinux_sdram_bankmachine3_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine3_trascon_ready)) begin
			main_soclinux_sdram_bankmachine3_trascon_count <= (main_soclinux_sdram_bankmachine3_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine3_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine3_state <= builder_litedramcore_bankmachine3_next_state;
	if (main_soclinux_sdram_bankmachine4_row_close) begin
		main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine4_row_open) begin
			main_soclinux_sdram_bankmachine4_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine4_row <= main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine4_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine4_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine4_twtpcon_count <= (main_soclinux_sdram_bankmachine4_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine4_trccon_valid) begin
		main_soclinux_sdram_bankmachine4_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine4_trccon_ready)) begin
			main_soclinux_sdram_bankmachine4_trccon_count <= (main_soclinux_sdram_bankmachine4_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine4_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine4_trascon_valid) begin
		main_soclinux_sdram_bankmachine4_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine4_trascon_ready)) begin
			main_soclinux_sdram_bankmachine4_trascon_count <= (main_soclinux_sdram_bankmachine4_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine4_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine4_state <= builder_litedramcore_bankmachine4_next_state;
	if (main_soclinux_sdram_bankmachine5_row_close) begin
		main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine5_row_open) begin
			main_soclinux_sdram_bankmachine5_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine5_row <= main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine5_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine5_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine5_twtpcon_count <= (main_soclinux_sdram_bankmachine5_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine5_trccon_valid) begin
		main_soclinux_sdram_bankmachine5_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine5_trccon_ready)) begin
			main_soclinux_sdram_bankmachine5_trccon_count <= (main_soclinux_sdram_bankmachine5_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine5_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine5_trascon_valid) begin
		main_soclinux_sdram_bankmachine5_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine5_trascon_ready)) begin
			main_soclinux_sdram_bankmachine5_trascon_count <= (main_soclinux_sdram_bankmachine5_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine5_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine5_state <= builder_litedramcore_bankmachine5_next_state;
	if (main_soclinux_sdram_bankmachine6_row_close) begin
		main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine6_row_open) begin
			main_soclinux_sdram_bankmachine6_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine6_row <= main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine6_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine6_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine6_twtpcon_count <= (main_soclinux_sdram_bankmachine6_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine6_trccon_valid) begin
		main_soclinux_sdram_bankmachine6_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine6_trccon_ready)) begin
			main_soclinux_sdram_bankmachine6_trccon_count <= (main_soclinux_sdram_bankmachine6_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine6_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine6_trascon_valid) begin
		main_soclinux_sdram_bankmachine6_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine6_trascon_ready)) begin
			main_soclinux_sdram_bankmachine6_trascon_count <= (main_soclinux_sdram_bankmachine6_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine6_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine6_state <= builder_litedramcore_bankmachine6_next_state;
	if (main_soclinux_sdram_bankmachine7_row_close) begin
		main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
	end else begin
		if (main_soclinux_sdram_bankmachine7_row_open) begin
			main_soclinux_sdram_bankmachine7_row_opened <= 1'd1;
			main_soclinux_sdram_bankmachine7_row <= main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		if ((~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin
			main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
			main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready)) begin
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
	end
	if (main_soclinux_sdram_bankmachine7_twtpcon_valid) begin
		main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine7_twtpcon_ready)) begin
			main_soclinux_sdram_bankmachine7_twtpcon_count <= (main_soclinux_sdram_bankmachine7_twtpcon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine7_trccon_valid) begin
		main_soclinux_sdram_bankmachine7_trccon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine7_trccon_ready)) begin
			main_soclinux_sdram_bankmachine7_trccon_count <= (main_soclinux_sdram_bankmachine7_trccon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine7_trccon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_bankmachine7_trascon_valid) begin
		main_soclinux_sdram_bankmachine7_trascon_count <= 2'd2;
		if (1'd0) begin
			main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_bankmachine7_trascon_ready)) begin
			main_soclinux_sdram_bankmachine7_trascon_count <= (main_soclinux_sdram_bankmachine7_trascon_count - 1'd1);
			if ((main_soclinux_sdram_bankmachine7_trascon_count == 1'd1)) begin
				main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_bankmachine7_state <= builder_litedramcore_bankmachine7_next_state;
	if ((~main_soclinux_sdram_en0)) begin
		main_soclinux_sdram_time0 <= 5'd31;
	end else begin
		if ((~main_soclinux_sdram_max_time0)) begin
			main_soclinux_sdram_time0 <= (main_soclinux_sdram_time0 - 1'd1);
		end
	end
	if ((~main_soclinux_sdram_en1)) begin
		main_soclinux_sdram_time1 <= 4'd15;
	end else begin
		if ((~main_soclinux_sdram_max_time1)) begin
			main_soclinux_sdram_time1 <= (main_soclinux_sdram_time1 - 1'd1);
		end
	end
	if (main_soclinux_sdram_choose_cmd_ce) begin
		case (main_soclinux_sdram_choose_cmd_grant)
			1'd0: begin
				if (main_soclinux_sdram_choose_cmd_request[1]) begin
					main_soclinux_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[2]) begin
						main_soclinux_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[3]) begin
							main_soclinux_sdram_choose_cmd_grant <= 2'd3;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[4]) begin
								main_soclinux_sdram_choose_cmd_grant <= 3'd4;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[5]) begin
									main_soclinux_sdram_choose_cmd_grant <= 3'd5;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[6]) begin
										main_soclinux_sdram_choose_cmd_grant <= 3'd6;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[7]) begin
											main_soclinux_sdram_choose_cmd_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (main_soclinux_sdram_choose_cmd_request[2]) begin
					main_soclinux_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[3]) begin
						main_soclinux_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[4]) begin
							main_soclinux_sdram_choose_cmd_grant <= 3'd4;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[5]) begin
								main_soclinux_sdram_choose_cmd_grant <= 3'd5;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[6]) begin
									main_soclinux_sdram_choose_cmd_grant <= 3'd6;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[7]) begin
										main_soclinux_sdram_choose_cmd_grant <= 3'd7;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[0]) begin
											main_soclinux_sdram_choose_cmd_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (main_soclinux_sdram_choose_cmd_request[3]) begin
					main_soclinux_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[4]) begin
						main_soclinux_sdram_choose_cmd_grant <= 3'd4;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[5]) begin
							main_soclinux_sdram_choose_cmd_grant <= 3'd5;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[6]) begin
								main_soclinux_sdram_choose_cmd_grant <= 3'd6;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[7]) begin
									main_soclinux_sdram_choose_cmd_grant <= 3'd7;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[0]) begin
										main_soclinux_sdram_choose_cmd_grant <= 1'd0;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[1]) begin
											main_soclinux_sdram_choose_cmd_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (main_soclinux_sdram_choose_cmd_request[4]) begin
					main_soclinux_sdram_choose_cmd_grant <= 3'd4;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[5]) begin
						main_soclinux_sdram_choose_cmd_grant <= 3'd5;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[6]) begin
							main_soclinux_sdram_choose_cmd_grant <= 3'd6;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[7]) begin
								main_soclinux_sdram_choose_cmd_grant <= 3'd7;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[0]) begin
									main_soclinux_sdram_choose_cmd_grant <= 1'd0;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[1]) begin
										main_soclinux_sdram_choose_cmd_grant <= 1'd1;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[2]) begin
											main_soclinux_sdram_choose_cmd_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (main_soclinux_sdram_choose_cmd_request[5]) begin
					main_soclinux_sdram_choose_cmd_grant <= 3'd5;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[6]) begin
						main_soclinux_sdram_choose_cmd_grant <= 3'd6;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[7]) begin
							main_soclinux_sdram_choose_cmd_grant <= 3'd7;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[0]) begin
								main_soclinux_sdram_choose_cmd_grant <= 1'd0;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[1]) begin
									main_soclinux_sdram_choose_cmd_grant <= 1'd1;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[2]) begin
										main_soclinux_sdram_choose_cmd_grant <= 2'd2;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[3]) begin
											main_soclinux_sdram_choose_cmd_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (main_soclinux_sdram_choose_cmd_request[6]) begin
					main_soclinux_sdram_choose_cmd_grant <= 3'd6;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[7]) begin
						main_soclinux_sdram_choose_cmd_grant <= 3'd7;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[0]) begin
							main_soclinux_sdram_choose_cmd_grant <= 1'd0;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[1]) begin
								main_soclinux_sdram_choose_cmd_grant <= 1'd1;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[2]) begin
									main_soclinux_sdram_choose_cmd_grant <= 2'd2;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[3]) begin
										main_soclinux_sdram_choose_cmd_grant <= 2'd3;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[4]) begin
											main_soclinux_sdram_choose_cmd_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (main_soclinux_sdram_choose_cmd_request[7]) begin
					main_soclinux_sdram_choose_cmd_grant <= 3'd7;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[0]) begin
						main_soclinux_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[1]) begin
							main_soclinux_sdram_choose_cmd_grant <= 1'd1;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[2]) begin
								main_soclinux_sdram_choose_cmd_grant <= 2'd2;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[3]) begin
									main_soclinux_sdram_choose_cmd_grant <= 2'd3;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[4]) begin
										main_soclinux_sdram_choose_cmd_grant <= 3'd4;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[5]) begin
											main_soclinux_sdram_choose_cmd_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (main_soclinux_sdram_choose_cmd_request[0]) begin
					main_soclinux_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (main_soclinux_sdram_choose_cmd_request[1]) begin
						main_soclinux_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (main_soclinux_sdram_choose_cmd_request[2]) begin
							main_soclinux_sdram_choose_cmd_grant <= 2'd2;
						end else begin
							if (main_soclinux_sdram_choose_cmd_request[3]) begin
								main_soclinux_sdram_choose_cmd_grant <= 2'd3;
							end else begin
								if (main_soclinux_sdram_choose_cmd_request[4]) begin
									main_soclinux_sdram_choose_cmd_grant <= 3'd4;
								end else begin
									if (main_soclinux_sdram_choose_cmd_request[5]) begin
										main_soclinux_sdram_choose_cmd_grant <= 3'd5;
									end else begin
										if (main_soclinux_sdram_choose_cmd_request[6]) begin
											main_soclinux_sdram_choose_cmd_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	if (main_soclinux_sdram_choose_req_ce) begin
		case (main_soclinux_sdram_choose_req_grant)
			1'd0: begin
				if (main_soclinux_sdram_choose_req_request[1]) begin
					main_soclinux_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (main_soclinux_sdram_choose_req_request[2]) begin
						main_soclinux_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (main_soclinux_sdram_choose_req_request[3]) begin
							main_soclinux_sdram_choose_req_grant <= 2'd3;
						end else begin
							if (main_soclinux_sdram_choose_req_request[4]) begin
								main_soclinux_sdram_choose_req_grant <= 3'd4;
							end else begin
								if (main_soclinux_sdram_choose_req_request[5]) begin
									main_soclinux_sdram_choose_req_grant <= 3'd5;
								end else begin
									if (main_soclinux_sdram_choose_req_request[6]) begin
										main_soclinux_sdram_choose_req_grant <= 3'd6;
									end else begin
										if (main_soclinux_sdram_choose_req_request[7]) begin
											main_soclinux_sdram_choose_req_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (main_soclinux_sdram_choose_req_request[2]) begin
					main_soclinux_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (main_soclinux_sdram_choose_req_request[3]) begin
						main_soclinux_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (main_soclinux_sdram_choose_req_request[4]) begin
							main_soclinux_sdram_choose_req_grant <= 3'd4;
						end else begin
							if (main_soclinux_sdram_choose_req_request[5]) begin
								main_soclinux_sdram_choose_req_grant <= 3'd5;
							end else begin
								if (main_soclinux_sdram_choose_req_request[6]) begin
									main_soclinux_sdram_choose_req_grant <= 3'd6;
								end else begin
									if (main_soclinux_sdram_choose_req_request[7]) begin
										main_soclinux_sdram_choose_req_grant <= 3'd7;
									end else begin
										if (main_soclinux_sdram_choose_req_request[0]) begin
											main_soclinux_sdram_choose_req_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (main_soclinux_sdram_choose_req_request[3]) begin
					main_soclinux_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (main_soclinux_sdram_choose_req_request[4]) begin
						main_soclinux_sdram_choose_req_grant <= 3'd4;
					end else begin
						if (main_soclinux_sdram_choose_req_request[5]) begin
							main_soclinux_sdram_choose_req_grant <= 3'd5;
						end else begin
							if (main_soclinux_sdram_choose_req_request[6]) begin
								main_soclinux_sdram_choose_req_grant <= 3'd6;
							end else begin
								if (main_soclinux_sdram_choose_req_request[7]) begin
									main_soclinux_sdram_choose_req_grant <= 3'd7;
								end else begin
									if (main_soclinux_sdram_choose_req_request[0]) begin
										main_soclinux_sdram_choose_req_grant <= 1'd0;
									end else begin
										if (main_soclinux_sdram_choose_req_request[1]) begin
											main_soclinux_sdram_choose_req_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (main_soclinux_sdram_choose_req_request[4]) begin
					main_soclinux_sdram_choose_req_grant <= 3'd4;
				end else begin
					if (main_soclinux_sdram_choose_req_request[5]) begin
						main_soclinux_sdram_choose_req_grant <= 3'd5;
					end else begin
						if (main_soclinux_sdram_choose_req_request[6]) begin
							main_soclinux_sdram_choose_req_grant <= 3'd6;
						end else begin
							if (main_soclinux_sdram_choose_req_request[7]) begin
								main_soclinux_sdram_choose_req_grant <= 3'd7;
							end else begin
								if (main_soclinux_sdram_choose_req_request[0]) begin
									main_soclinux_sdram_choose_req_grant <= 1'd0;
								end else begin
									if (main_soclinux_sdram_choose_req_request[1]) begin
										main_soclinux_sdram_choose_req_grant <= 1'd1;
									end else begin
										if (main_soclinux_sdram_choose_req_request[2]) begin
											main_soclinux_sdram_choose_req_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (main_soclinux_sdram_choose_req_request[5]) begin
					main_soclinux_sdram_choose_req_grant <= 3'd5;
				end else begin
					if (main_soclinux_sdram_choose_req_request[6]) begin
						main_soclinux_sdram_choose_req_grant <= 3'd6;
					end else begin
						if (main_soclinux_sdram_choose_req_request[7]) begin
							main_soclinux_sdram_choose_req_grant <= 3'd7;
						end else begin
							if (main_soclinux_sdram_choose_req_request[0]) begin
								main_soclinux_sdram_choose_req_grant <= 1'd0;
							end else begin
								if (main_soclinux_sdram_choose_req_request[1]) begin
									main_soclinux_sdram_choose_req_grant <= 1'd1;
								end else begin
									if (main_soclinux_sdram_choose_req_request[2]) begin
										main_soclinux_sdram_choose_req_grant <= 2'd2;
									end else begin
										if (main_soclinux_sdram_choose_req_request[3]) begin
											main_soclinux_sdram_choose_req_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (main_soclinux_sdram_choose_req_request[6]) begin
					main_soclinux_sdram_choose_req_grant <= 3'd6;
				end else begin
					if (main_soclinux_sdram_choose_req_request[7]) begin
						main_soclinux_sdram_choose_req_grant <= 3'd7;
					end else begin
						if (main_soclinux_sdram_choose_req_request[0]) begin
							main_soclinux_sdram_choose_req_grant <= 1'd0;
						end else begin
							if (main_soclinux_sdram_choose_req_request[1]) begin
								main_soclinux_sdram_choose_req_grant <= 1'd1;
							end else begin
								if (main_soclinux_sdram_choose_req_request[2]) begin
									main_soclinux_sdram_choose_req_grant <= 2'd2;
								end else begin
									if (main_soclinux_sdram_choose_req_request[3]) begin
										main_soclinux_sdram_choose_req_grant <= 2'd3;
									end else begin
										if (main_soclinux_sdram_choose_req_request[4]) begin
											main_soclinux_sdram_choose_req_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (main_soclinux_sdram_choose_req_request[7]) begin
					main_soclinux_sdram_choose_req_grant <= 3'd7;
				end else begin
					if (main_soclinux_sdram_choose_req_request[0]) begin
						main_soclinux_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (main_soclinux_sdram_choose_req_request[1]) begin
							main_soclinux_sdram_choose_req_grant <= 1'd1;
						end else begin
							if (main_soclinux_sdram_choose_req_request[2]) begin
								main_soclinux_sdram_choose_req_grant <= 2'd2;
							end else begin
								if (main_soclinux_sdram_choose_req_request[3]) begin
									main_soclinux_sdram_choose_req_grant <= 2'd3;
								end else begin
									if (main_soclinux_sdram_choose_req_request[4]) begin
										main_soclinux_sdram_choose_req_grant <= 3'd4;
									end else begin
										if (main_soclinux_sdram_choose_req_request[5]) begin
											main_soclinux_sdram_choose_req_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (main_soclinux_sdram_choose_req_request[0]) begin
					main_soclinux_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (main_soclinux_sdram_choose_req_request[1]) begin
						main_soclinux_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (main_soclinux_sdram_choose_req_request[2]) begin
							main_soclinux_sdram_choose_req_grant <= 2'd2;
						end else begin
							if (main_soclinux_sdram_choose_req_request[3]) begin
								main_soclinux_sdram_choose_req_grant <= 2'd3;
							end else begin
								if (main_soclinux_sdram_choose_req_request[4]) begin
									main_soclinux_sdram_choose_req_grant <= 3'd4;
								end else begin
									if (main_soclinux_sdram_choose_req_request[5]) begin
										main_soclinux_sdram_choose_req_grant <= 3'd5;
									end else begin
										if (main_soclinux_sdram_choose_req_request[6]) begin
											main_soclinux_sdram_choose_req_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	main_soclinux_sdram_dfi_p0_cs_n <= 1'd0;
	main_soclinux_sdram_dfi_p0_bank <= builder_array_muxed0;
	main_soclinux_sdram_dfi_p0_address <= builder_array_muxed1;
	main_soclinux_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
	main_soclinux_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
	main_soclinux_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
	main_soclinux_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
	main_soclinux_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
	main_soclinux_sdram_dfi_p1_cs_n <= 1'd0;
	main_soclinux_sdram_dfi_p1_bank <= builder_array_muxed7;
	main_soclinux_sdram_dfi_p1_address <= builder_array_muxed8;
	main_soclinux_sdram_dfi_p1_cas_n <= (~builder_array_muxed9);
	main_soclinux_sdram_dfi_p1_ras_n <= (~builder_array_muxed10);
	main_soclinux_sdram_dfi_p1_we_n <= (~builder_array_muxed11);
	main_soclinux_sdram_dfi_p1_rddata_en <= builder_array_muxed12;
	main_soclinux_sdram_dfi_p1_wrdata_en <= builder_array_muxed13;
	if (main_soclinux_sdram_trrdcon_valid) begin
		main_soclinux_sdram_trrdcon_count <= 1'd1;
		if (1'd0) begin
			main_soclinux_sdram_trrdcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_trrdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_trrdcon_ready)) begin
			main_soclinux_sdram_trrdcon_count <= (main_soclinux_sdram_trrdcon_count - 1'd1);
			if ((main_soclinux_sdram_trrdcon_count == 1'd1)) begin
				main_soclinux_sdram_trrdcon_ready <= 1'd1;
			end
		end
	end
	main_soclinux_sdram_tfawcon_window <= {main_soclinux_sdram_tfawcon_window, main_soclinux_sdram_tfawcon_valid};
	if ((main_soclinux_sdram_tfawcon_count < 3'd4)) begin
		if ((main_soclinux_sdram_tfawcon_count == 2'd3)) begin
			main_soclinux_sdram_tfawcon_ready <= (~main_soclinux_sdram_tfawcon_valid);
		end else begin
			main_soclinux_sdram_tfawcon_ready <= 1'd1;
		end
	end
	if (main_soclinux_sdram_tccdcon_valid) begin
		main_soclinux_sdram_tccdcon_count <= 1'd1;
		if (1'd0) begin
			main_soclinux_sdram_tccdcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_tccdcon_ready)) begin
			main_soclinux_sdram_tccdcon_count <= (main_soclinux_sdram_tccdcon_count - 1'd1);
			if ((main_soclinux_sdram_tccdcon_count == 1'd1)) begin
				main_soclinux_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (main_soclinux_sdram_twtrcon_valid) begin
		main_soclinux_sdram_twtrcon_count <= 3'd6;
		if (1'd0) begin
			main_soclinux_sdram_twtrcon_ready <= 1'd1;
		end else begin
			main_soclinux_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_soclinux_sdram_twtrcon_ready)) begin
			main_soclinux_sdram_twtrcon_count <= (main_soclinux_sdram_twtrcon_count - 1'd1);
			if ((main_soclinux_sdram_twtrcon_count == 1'd1)) begin
				main_soclinux_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	builder_litedramcore_multiplexer_state <= builder_litedramcore_multiplexer_next_state;
	builder_litedramcore_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_litedramcore_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_wdata_ready)) | ((builder_litedramcore_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_wdata_ready)) | ((builder_litedramcore_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_wdata_ready)) | ((builder_litedramcore_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_wdata_ready)) | ((builder_litedramcore_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_wdata_ready)) | ((builder_litedramcore_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_wdata_ready)) | ((builder_litedramcore_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_wdata_ready)) | ((builder_litedramcore_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_wdata_ready));
	builder_litedramcore_new_master_wdata_ready1 <= builder_litedramcore_new_master_wdata_ready0;
	builder_litedramcore_new_master_wdata_ready2 <= builder_litedramcore_new_master_wdata_ready1;
	builder_litedramcore_new_master_wdata_ready3 <= builder_litedramcore_new_master_wdata_ready2;
	builder_litedramcore_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_litedramcore_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_rdata_valid)) | ((builder_litedramcore_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_rdata_valid)) | ((builder_litedramcore_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_rdata_valid)) | ((builder_litedramcore_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_rdata_valid)) | ((builder_litedramcore_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_rdata_valid)) | ((builder_litedramcore_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_rdata_valid)) | ((builder_litedramcore_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_rdata_valid)) | ((builder_litedramcore_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_rdata_valid));
	builder_litedramcore_new_master_rdata_valid1 <= builder_litedramcore_new_master_rdata_valid0;
	builder_litedramcore_new_master_rdata_valid2 <= builder_litedramcore_new_master_rdata_valid1;
	builder_litedramcore_new_master_rdata_valid3 <= builder_litedramcore_new_master_rdata_valid2;
	builder_litedramcore_new_master_rdata_valid4 <= builder_litedramcore_new_master_rdata_valid3;
	builder_litedramcore_new_master_rdata_valid5 <= builder_litedramcore_new_master_rdata_valid4;
	builder_litedramcore_new_master_rdata_valid6 <= builder_litedramcore_new_master_rdata_valid5;
	builder_litedramcore_new_master_rdata_valid7 <= builder_litedramcore_new_master_rdata_valid6;
	builder_litedramcore_new_master_rdata_valid8 <= builder_litedramcore_new_master_rdata_valid7;
	builder_litedramcore_new_master_rdata_valid9 <= builder_litedramcore_new_master_rdata_valid8;
	builder_litedramcore_new_master_rdata_valid10 <= builder_litedramcore_new_master_rdata_valid9;
	builder_litedramcore_new_master_rdata_valid11 <= builder_litedramcore_new_master_rdata_valid10;
	builder_litedramcore_new_master_rdata_valid12 <= builder_litedramcore_new_master_rdata_valid11;
	builder_litedramcore_new_master_rdata_valid13 <= builder_litedramcore_new_master_rdata_valid12;
	main_soclinux_adr_offset_r <= main_soclinux_wb_sdram_adr[1:0];
	builder_fullmemorywe_state <= builder_fullmemorywe_next_state;
	builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state;
	if (main_soclinux_aborted_litedramwishbone2native_next_value_ce) begin
		main_soclinux_aborted <= main_soclinux_aborted_litedramwishbone2native_next_value;
	end
	if (main_ethphy_counter_ce) begin
		main_ethphy_counter <= (main_ethphy_counter + 1'd1);
	end
	if (main_soclinux_ps_preamble_error_o) begin
		main_soclinux_preamble_errors_status <= (main_soclinux_preamble_errors_status + 1'd1);
	end
	if (main_soclinux_ps_crc_error_o) begin
		main_soclinux_crc_errors_status <= (main_soclinux_crc_errors_status + 1'd1);
	end
	main_soclinux_ps_preamble_error_toggle_o_r <= main_soclinux_ps_preamble_error_toggle_o;
	main_soclinux_ps_crc_error_toggle_o_r <= main_soclinux_ps_crc_error_toggle_o;
	main_soclinux_tx_cdc_cdc_graycounter0_q_binary <= main_soclinux_tx_cdc_cdc_graycounter0_q_next_binary;
	main_soclinux_tx_cdc_cdc_graycounter0_q <= main_soclinux_tx_cdc_cdc_graycounter0_q_next;
	main_soclinux_rx_cdc_cdc_graycounter1_q_binary <= main_soclinux_rx_cdc_cdc_graycounter1_q_next_binary;
	main_soclinux_rx_cdc_cdc_graycounter1_q <= main_soclinux_rx_cdc_cdc_graycounter1_q_next;
	if (main_soclinux_writer_slot_ce) begin
		main_soclinux_writer_slot <= (main_soclinux_writer_slot + 1'd1);
	end
	if (((main_soclinux_writer_stat_fifo_syncfifo_we & main_soclinux_writer_stat_fifo_syncfifo_writable) & (~main_soclinux_writer_stat_fifo_replace))) begin
		main_soclinux_writer_stat_fifo_produce <= (main_soclinux_writer_stat_fifo_produce + 1'd1);
	end
	if (main_soclinux_writer_stat_fifo_do_read) begin
		main_soclinux_writer_stat_fifo_consume <= (main_soclinux_writer_stat_fifo_consume + 1'd1);
	end
	if (((main_soclinux_writer_stat_fifo_syncfifo_we & main_soclinux_writer_stat_fifo_syncfifo_writable) & (~main_soclinux_writer_stat_fifo_replace))) begin
		if ((~main_soclinux_writer_stat_fifo_do_read)) begin
			main_soclinux_writer_stat_fifo_level <= (main_soclinux_writer_stat_fifo_level + 1'd1);
		end
	end else begin
		if (main_soclinux_writer_stat_fifo_do_read) begin
			main_soclinux_writer_stat_fifo_level <= (main_soclinux_writer_stat_fifo_level - 1'd1);
		end
	end
	builder_liteethmacsramwriter_state <= builder_liteethmacsramwriter_next_state;
	if (main_soclinux_writer_counter_clockdomainsrenamer_t_next_value_ce) begin
		main_soclinux_writer_counter <= main_soclinux_writer_counter_clockdomainsrenamer_t_next_value;
	end
	if (main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value_ce) begin
		main_soclinux_writer_errors_status <= main_soclinux_writer_errors_status_clockdomainsrenamer_f_next_value;
	end
	if (main_soclinux_reader_eventsourcepulse_clear) begin
		main_soclinux_reader_eventsourcepulse_pending <= 1'd0;
	end
	if (main_soclinux_reader_eventsourcepulse_trigger) begin
		main_soclinux_reader_eventsourcepulse_pending <= 1'd1;
	end
	if (((main_soclinux_reader_cmd_fifo_syncfifo_we & main_soclinux_reader_cmd_fifo_syncfifo_writable) & (~main_soclinux_reader_cmd_fifo_replace))) begin
		main_soclinux_reader_cmd_fifo_produce <= (main_soclinux_reader_cmd_fifo_produce + 1'd1);
	end
	if (main_soclinux_reader_cmd_fifo_do_read) begin
		main_soclinux_reader_cmd_fifo_consume <= (main_soclinux_reader_cmd_fifo_consume + 1'd1);
	end
	if (((main_soclinux_reader_cmd_fifo_syncfifo_we & main_soclinux_reader_cmd_fifo_syncfifo_writable) & (~main_soclinux_reader_cmd_fifo_replace))) begin
		if ((~main_soclinux_reader_cmd_fifo_do_read)) begin
			main_soclinux_reader_cmd_fifo_level <= (main_soclinux_reader_cmd_fifo_level + 1'd1);
		end
	end else begin
		if (main_soclinux_reader_cmd_fifo_do_read) begin
			main_soclinux_reader_cmd_fifo_level <= (main_soclinux_reader_cmd_fifo_level - 1'd1);
		end
	end
	builder_liteethmacsramreader_state <= builder_liteethmacsramreader_next_state;
	if (main_soclinux_reader_counter_clockdomainsrenamer_next_value_ce) begin
		main_soclinux_reader_counter <= main_soclinux_reader_counter_clockdomainsrenamer_next_value;
	end
	main_soclinux_sram0_bus_ack0 <= 1'd0;
	if (((main_soclinux_sram0_bus_cyc0 & main_soclinux_sram0_bus_stb0) & (~main_soclinux_sram0_bus_ack0))) begin
		main_soclinux_sram0_bus_ack0 <= 1'd1;
	end
	main_soclinux_sram1_bus_ack0 <= 1'd0;
	if (((main_soclinux_sram1_bus_cyc0 & main_soclinux_sram1_bus_stb0) & (~main_soclinux_sram1_bus_ack0))) begin
		main_soclinux_sram1_bus_ack0 <= 1'd1;
	end
	main_soclinux_sram0_bus_ack1 <= 1'd0;
	if (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & (~main_soclinux_sram0_bus_ack1))) begin
		main_soclinux_sram0_bus_ack1 <= 1'd1;
	end
	main_soclinux_sram1_bus_ack1 <= 1'd0;
	if (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & (~main_soclinux_sram1_bus_ack1))) begin
		main_soclinux_sram1_bus_ack1 <= 1'd1;
	end
	main_soclinux_slave_sel_r <= main_soclinux_slave_sel;
	if (main_leds_done) begin
		main_leds_chaser <= {main_leds_chaser, (~main_leds_chaser[3])};
	end
	if (main_leds_re) begin
		main_leds_mode <= 1'd1;
	end
	if (main_leds_wait) begin
		if ((~main_leds_done)) begin
			main_leds_count <= (main_leds_count - 1'd1);
		end
	end else begin
		main_leds_count <= 23'd6250000;
	end
	if ((i1 == 1'd0)) begin
		clk <= 1'd1;
		dqi <= i0;
	end
	if ((i1 == 1'd1)) begin
		i1 <= 1'd0;
		clk <= 1'd0;
		sr <= {sr[27:0], dqi};
	end else begin
		i1 <= (i1 + 1'd1);
	end
	if ((((bus_cyc & bus_stb) & (i1 == 1'd1)) & (counter == 1'd0))) begin
		dq_oe <= 1'd1;
		cs_n <= 1'd0;
		sr[31:0] <= 32'd4294901503;
	end
	if ((counter == 5'd16)) begin
		sr[31:8] <= {bus_adr, {2{1'd0}}};
	end
	if ((counter == 5'd28)) begin
		dq_oe <= 1'd0;
	end
	if ((counter == 6'd60)) begin
		bus_ack <= 1'd1;
		cs_n <= 1'd1;
	end
	if ((counter == 6'd61)) begin
		bus_ack <= 1'd0;
	end
	if ((counter == 6'd63)) begin
	end
	if ((counter != 1'd0)) begin
		counter <= (counter + 1'd1);
	end else begin
		if (((bus_cyc & bus_stb) & (i1 == 1'd1))) begin
			counter <= 1'd1;
		end
	end
	card_detect_d <= card_detect_status0;
	card_detect_irq <= (card_detect_status0 ^ card_detect_d);
	if ((~clocker_stop)) begin
		clocker_clks <= (clocker_clks + 1'd1);
	end
	clocker_clk_d <= clocker_clk1;
	if (clocker_clk_d) begin
		clocker_ce_delayed <= clocker_clk_en;
	end
	builder_sdphyinit_state <= builder_sdphyinit_next_state;
	if (init_count_sdphyinit_next_value_ce) begin
		init_count <= init_count_sdphyinit_next_value;
	end
	builder_sdphycmdw_state <= builder_sdphycmdw_next_state;
	if (cmdw_count_sdphycmdw_next_value_ce) begin
		cmdw_count <= cmdw_count_sdphycmdw_next_value;
	end
	if (cmdr_cmdr_pads_in_valid) begin
		cmdr_cmdr_run <= (cmdr_cmdr_start | cmdr_cmdr_run);
	end
	if (cmdr_cmdr_converter_source_ready) begin
		cmdr_cmdr_converter_strobe_all <= 1'd0;
	end
	if (cmdr_cmdr_converter_load_part) begin
		if (((cmdr_cmdr_converter_demux == 3'd7) | cmdr_cmdr_converter_sink_last)) begin
			cmdr_cmdr_converter_demux <= 1'd0;
			cmdr_cmdr_converter_strobe_all <= 1'd1;
		end else begin
			cmdr_cmdr_converter_demux <= (cmdr_cmdr_converter_demux + 1'd1);
		end
	end
	if ((cmdr_cmdr_converter_source_valid & cmdr_cmdr_converter_source_ready)) begin
		if ((cmdr_cmdr_converter_sink_valid & cmdr_cmdr_converter_sink_ready)) begin
			cmdr_cmdr_converter_source_first <= cmdr_cmdr_converter_sink_first;
			cmdr_cmdr_converter_source_last <= cmdr_cmdr_converter_sink_last;
		end else begin
			cmdr_cmdr_converter_source_first <= 1'd0;
			cmdr_cmdr_converter_source_last <= 1'd0;
		end
	end else begin
		if ((cmdr_cmdr_converter_sink_valid & cmdr_cmdr_converter_sink_ready)) begin
			cmdr_cmdr_converter_source_first <= (cmdr_cmdr_converter_sink_first | cmdr_cmdr_converter_source_first);
			cmdr_cmdr_converter_source_last <= (cmdr_cmdr_converter_sink_last | cmdr_cmdr_converter_source_last);
		end
	end
	if (cmdr_cmdr_converter_load_part) begin
		case (cmdr_cmdr_converter_demux)
			1'd0: begin
				cmdr_cmdr_converter_source_payload_data[7] <= cmdr_cmdr_converter_sink_payload_data;
			end
			1'd1: begin
				cmdr_cmdr_converter_source_payload_data[6] <= cmdr_cmdr_converter_sink_payload_data;
			end
			2'd2: begin
				cmdr_cmdr_converter_source_payload_data[5] <= cmdr_cmdr_converter_sink_payload_data;
			end
			2'd3: begin
				cmdr_cmdr_converter_source_payload_data[4] <= cmdr_cmdr_converter_sink_payload_data;
			end
			3'd4: begin
				cmdr_cmdr_converter_source_payload_data[3] <= cmdr_cmdr_converter_sink_payload_data;
			end
			3'd5: begin
				cmdr_cmdr_converter_source_payload_data[2] <= cmdr_cmdr_converter_sink_payload_data;
			end
			3'd6: begin
				cmdr_cmdr_converter_source_payload_data[1] <= cmdr_cmdr_converter_sink_payload_data;
			end
			3'd7: begin
				cmdr_cmdr_converter_source_payload_data[0] <= cmdr_cmdr_converter_sink_payload_data;
			end
		endcase
	end
	if (cmdr_cmdr_converter_load_part) begin
		cmdr_cmdr_converter_source_payload_valid_token_count <= (cmdr_cmdr_converter_demux + 1'd1);
	end
	if (((~cmdr_cmdr_buf_source_valid) | cmdr_cmdr_buf_source_ready)) begin
		cmdr_cmdr_buf_source_valid <= cmdr_cmdr_buf_sink_valid;
		cmdr_cmdr_buf_source_first <= cmdr_cmdr_buf_sink_first;
		cmdr_cmdr_buf_source_last <= cmdr_cmdr_buf_sink_last;
		cmdr_cmdr_buf_source_payload_data <= cmdr_cmdr_buf_sink_payload_data;
	end
	if (cmdr_cmdr_reset) begin
		cmdr_cmdr_run <= 1'd0;
		cmdr_cmdr_converter_source_payload_data <= 8'd0;
		cmdr_cmdr_converter_source_payload_valid_token_count <= 4'd0;
		cmdr_cmdr_converter_demux <= 3'd0;
		cmdr_cmdr_converter_strobe_all <= 1'd0;
		cmdr_cmdr_buf_source_valid <= 1'd0;
		cmdr_cmdr_buf_source_payload_data <= 8'd0;
	end
	builder_sdphycmdr_state <= builder_sdphycmdr_next_state;
	if (cmdr_timeout_sdphycmdr_next_value_ce0) begin
		cmdr_timeout <= cmdr_timeout_sdphycmdr_next_value0;
	end
	if (cmdr_count_sdphycmdr_next_value_ce1) begin
		cmdr_count <= cmdr_count_sdphycmdr_next_value1;
	end
	if (cmdr_busy_sdphycmdr_next_value_ce2) begin
		cmdr_busy <= cmdr_busy_sdphycmdr_next_value2;
	end
	if (cmdr_cmdr_reset_sdphycmdr_next_value_ce3) begin
		cmdr_cmdr_reset <= cmdr_cmdr_reset_sdphycmdr_next_value3;
	end
	if (dataw_crc_pads_in_valid) begin
		dataw_crc_run <= (dataw_crc_start | dataw_crc_run);
	end
	if (dataw_crc_converter_source_ready) begin
		dataw_crc_converter_strobe_all <= 1'd0;
	end
	if (dataw_crc_converter_load_part) begin
		if (((dataw_crc_converter_demux == 3'd7) | dataw_crc_converter_sink_last)) begin
			dataw_crc_converter_demux <= 1'd0;
			dataw_crc_converter_strobe_all <= 1'd1;
		end else begin
			dataw_crc_converter_demux <= (dataw_crc_converter_demux + 1'd1);
		end
	end
	if ((dataw_crc_converter_source_valid & dataw_crc_converter_source_ready)) begin
		if ((dataw_crc_converter_sink_valid & dataw_crc_converter_sink_ready)) begin
			dataw_crc_converter_source_first <= dataw_crc_converter_sink_first;
			dataw_crc_converter_source_last <= dataw_crc_converter_sink_last;
		end else begin
			dataw_crc_converter_source_first <= 1'd0;
			dataw_crc_converter_source_last <= 1'd0;
		end
	end else begin
		if ((dataw_crc_converter_sink_valid & dataw_crc_converter_sink_ready)) begin
			dataw_crc_converter_source_first <= (dataw_crc_converter_sink_first | dataw_crc_converter_source_first);
			dataw_crc_converter_source_last <= (dataw_crc_converter_sink_last | dataw_crc_converter_source_last);
		end
	end
	if (dataw_crc_converter_load_part) begin
		case (dataw_crc_converter_demux)
			1'd0: begin
				dataw_crc_converter_source_payload_data[7] <= dataw_crc_converter_sink_payload_data;
			end
			1'd1: begin
				dataw_crc_converter_source_payload_data[6] <= dataw_crc_converter_sink_payload_data;
			end
			2'd2: begin
				dataw_crc_converter_source_payload_data[5] <= dataw_crc_converter_sink_payload_data;
			end
			2'd3: begin
				dataw_crc_converter_source_payload_data[4] <= dataw_crc_converter_sink_payload_data;
			end
			3'd4: begin
				dataw_crc_converter_source_payload_data[3] <= dataw_crc_converter_sink_payload_data;
			end
			3'd5: begin
				dataw_crc_converter_source_payload_data[2] <= dataw_crc_converter_sink_payload_data;
			end
			3'd6: begin
				dataw_crc_converter_source_payload_data[1] <= dataw_crc_converter_sink_payload_data;
			end
			3'd7: begin
				dataw_crc_converter_source_payload_data[0] <= dataw_crc_converter_sink_payload_data;
			end
		endcase
	end
	if (dataw_crc_converter_load_part) begin
		dataw_crc_converter_source_payload_valid_token_count <= (dataw_crc_converter_demux + 1'd1);
	end
	if (((~dataw_crc_buf_source_valid) | dataw_crc_buf_source_ready)) begin
		dataw_crc_buf_source_valid <= dataw_crc_buf_sink_valid;
		dataw_crc_buf_source_first <= dataw_crc_buf_sink_first;
		dataw_crc_buf_source_last <= dataw_crc_buf_sink_last;
		dataw_crc_buf_source_payload_data <= dataw_crc_buf_sink_payload_data;
	end
	if (dataw_crc_reset) begin
		dataw_crc_run <= 1'd0;
		dataw_crc_converter_source_payload_data <= 8'd0;
		dataw_crc_converter_source_payload_valid_token_count <= 4'd0;
		dataw_crc_converter_demux <= 3'd0;
		dataw_crc_converter_strobe_all <= 1'd0;
		dataw_crc_buf_source_valid <= 1'd0;
		dataw_crc_buf_source_payload_data <= 8'd0;
	end
	builder_sdphydataw_state <= builder_sdphydataw_next_state;
	if (dataw_accepted1_sdphydataw_next_value_ce0) begin
		dataw_accepted1 <= dataw_accepted1_sdphydataw_next_value0;
	end
	if (dataw_crc_error1_sdphydataw_next_value_ce1) begin
		dataw_crc_error1 <= dataw_crc_error1_sdphydataw_next_value1;
	end
	if (dataw_write_error1_sdphydataw_next_value_ce2) begin
		dataw_write_error1 <= dataw_write_error1_sdphydataw_next_value2;
	end
	if (dataw_count_sdphydataw_next_value_ce3) begin
		dataw_count <= dataw_count_sdphydataw_next_value3;
	end
	if (datar_datar_pads_in_valid) begin
		datar_datar_run <= (datar_datar_start | datar_datar_run);
	end
	if (datar_datar_converter_source_ready) begin
		datar_datar_converter_strobe_all <= 1'd0;
	end
	if (datar_datar_converter_load_part) begin
		if (((datar_datar_converter_demux == 1'd1) | datar_datar_converter_sink_last)) begin
			datar_datar_converter_demux <= 1'd0;
			datar_datar_converter_strobe_all <= 1'd1;
		end else begin
			datar_datar_converter_demux <= (datar_datar_converter_demux + 1'd1);
		end
	end
	if ((datar_datar_converter_source_valid & datar_datar_converter_source_ready)) begin
		if ((datar_datar_converter_sink_valid & datar_datar_converter_sink_ready)) begin
			datar_datar_converter_source_first <= datar_datar_converter_sink_first;
			datar_datar_converter_source_last <= datar_datar_converter_sink_last;
		end else begin
			datar_datar_converter_source_first <= 1'd0;
			datar_datar_converter_source_last <= 1'd0;
		end
	end else begin
		if ((datar_datar_converter_sink_valid & datar_datar_converter_sink_ready)) begin
			datar_datar_converter_source_first <= (datar_datar_converter_sink_first | datar_datar_converter_source_first);
			datar_datar_converter_source_last <= (datar_datar_converter_sink_last | datar_datar_converter_source_last);
		end
	end
	if (datar_datar_converter_load_part) begin
		case (datar_datar_converter_demux)
			1'd0: begin
				datar_datar_converter_source_payload_data[7:4] <= datar_datar_converter_sink_payload_data;
			end
			1'd1: begin
				datar_datar_converter_source_payload_data[3:0] <= datar_datar_converter_sink_payload_data;
			end
		endcase
	end
	if (datar_datar_converter_load_part) begin
		datar_datar_converter_source_payload_valid_token_count <= (datar_datar_converter_demux + 1'd1);
	end
	if (((~datar_datar_buf_source_valid) | datar_datar_buf_source_ready)) begin
		datar_datar_buf_source_valid <= datar_datar_buf_sink_valid;
		datar_datar_buf_source_first <= datar_datar_buf_sink_first;
		datar_datar_buf_source_last <= datar_datar_buf_sink_last;
		datar_datar_buf_source_payload_data <= datar_datar_buf_sink_payload_data;
	end
	if (datar_datar_reset) begin
		datar_datar_run <= 1'd0;
		datar_datar_converter_source_payload_data <= 8'd0;
		datar_datar_converter_source_payload_valid_token_count <= 2'd0;
		datar_datar_converter_demux <= 1'd0;
		datar_datar_converter_strobe_all <= 1'd0;
		datar_datar_buf_source_valid <= 1'd0;
		datar_datar_buf_source_payload_data <= 8'd0;
	end
	builder_sdphydatar_state <= builder_sdphydatar_next_state;
	if (datar_count_sdphydatar_next_value_ce0) begin
		datar_count <= datar_count_sdphydatar_next_value0;
	end
	if (datar_timeout_sdphydatar_next_value_ce1) begin
		datar_timeout <= datar_timeout_sdphydatar_next_value1;
	end
	if (datar_datar_reset_sdphydatar_next_value_ce2) begin
		datar_datar_reset <= datar_datar_reset_sdphydatar_next_value2;
	end
	clocker_clk_delay <= {clocker_clk_delay, clocker_clk0};
	sdpads_data_i_ce <= (clocker_clk_delay[1] & (~clocker_clk_delay[0]));
	if (sdcore_crc7_inserter_reset) begin
		sdcore_crc7_inserter_reg0 <= 1'd0;
	end else begin
		if (sdcore_crc7_inserter_enable) begin
			sdcore_crc7_inserter_reg0 <= sdcore_crc7_inserter_reg40;
		end
	end
	if (sdcore_crc16_inserter_crc0_reset) begin
		sdcore_crc16_inserter_crc0_reg0 <= 1'd0;
	end else begin
		if (sdcore_crc16_inserter_crc0_enable) begin
			sdcore_crc16_inserter_crc0_reg0 <= sdcore_crc16_inserter_crc0_reg2;
		end
	end
	if (sdcore_crc16_inserter_crc1_reset) begin
		sdcore_crc16_inserter_crc1_reg0 <= 1'd0;
	end else begin
		if (sdcore_crc16_inserter_crc1_enable) begin
			sdcore_crc16_inserter_crc1_reg0 <= sdcore_crc16_inserter_crc1_reg2;
		end
	end
	if (sdcore_crc16_inserter_crc2_reset) begin
		sdcore_crc16_inserter_crc2_reg0 <= 1'd0;
	end else begin
		if (sdcore_crc16_inserter_crc2_enable) begin
			sdcore_crc16_inserter_crc2_reg0 <= sdcore_crc16_inserter_crc2_reg2;
		end
	end
	if (sdcore_crc16_inserter_crc3_reset) begin
		sdcore_crc16_inserter_crc3_reg0 <= 1'd0;
	end else begin
		if (sdcore_crc16_inserter_crc3_enable) begin
			sdcore_crc16_inserter_crc3_reg0 <= sdcore_crc16_inserter_crc3_reg2;
		end
	end
	builder_sdcore_crc16inserter_state <= builder_sdcore_crc16inserter_next_state;
	if (sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value_ce) begin
		sdcore_crc16_inserter_count <= sdcore_crc16_inserter_count_sdcore_crc16inserter_next_value;
	end
	if (((sdcore_fifo_syncfifo_we & sdcore_fifo_syncfifo_writable) & (~sdcore_fifo_replace))) begin
		sdcore_fifo_produce <= (sdcore_fifo_produce + 1'd1);
	end
	if (sdcore_fifo_do_read) begin
		sdcore_fifo_consume <= (sdcore_fifo_consume + 1'd1);
	end
	if (((sdcore_fifo_syncfifo_we & sdcore_fifo_syncfifo_writable) & (~sdcore_fifo_replace))) begin
		if ((~sdcore_fifo_do_read)) begin
			sdcore_fifo_level <= (sdcore_fifo_level + 1'd1);
		end
	end else begin
		if (sdcore_fifo_do_read) begin
			sdcore_fifo_level <= (sdcore_fifo_level - 1'd1);
		end
	end
	if (sdcore_fifo_reset) begin
		sdcore_fifo_level <= 4'd0;
		sdcore_fifo_produce <= 3'd0;
		sdcore_fifo_consume <= 3'd0;
	end
	builder_sdcore_fsm_state <= builder_sdcore_fsm_next_state;
	if (sdcore_cmd_done_sdcore_fsm_next_value_ce0) begin
		sdcore_cmd_done <= sdcore_cmd_done_sdcore_fsm_next_value0;
	end
	if (sdcore_data_done_sdcore_fsm_next_value_ce1) begin
		sdcore_data_done <= sdcore_data_done_sdcore_fsm_next_value1;
	end
	if (sdcore_cmd_count_sdcore_fsm_next_value_ce2) begin
		sdcore_cmd_count <= sdcore_cmd_count_sdcore_fsm_next_value2;
	end
	if (sdcore_data_count_sdcore_fsm_next_value_ce3) begin
		sdcore_data_count <= sdcore_data_count_sdcore_fsm_next_value3;
	end
	if (sdcore_cmd_error_sdcore_fsm_next_value_ce4) begin
		sdcore_cmd_error <= sdcore_cmd_error_sdcore_fsm_next_value4;
	end
	if (sdcore_cmd_timeout_sdcore_fsm_next_value_ce5) begin
		sdcore_cmd_timeout <= sdcore_cmd_timeout_sdcore_fsm_next_value5;
	end
	if (sdcore_data_error_sdcore_fsm_next_value_ce6) begin
		sdcore_data_error <= sdcore_data_error_sdcore_fsm_next_value6;
	end
	if (sdcore_data_timeout_sdcore_fsm_next_value_ce7) begin
		sdcore_data_timeout <= sdcore_data_timeout_sdcore_fsm_next_value7;
	end
	if (sdcore_cmd_response_status_sdcore_fsm_next_value_ce8) begin
		sdcore_cmd_response_status <= sdcore_cmd_response_status_sdcore_fsm_next_value8;
	end
	if ((~sdblock2mem_wishbonedmawriter_enable_storage)) begin
		sdblock2mem_connect <= 1'd0;
	end else begin
		if (sdblock2mem_start) begin
			sdblock2mem_connect <= 1'd1;
		end
	end
	sdblock2mem_done_d <= sdblock2mem_wishbonedmawriter_done_status;
	sdblock2mem_irq <= (sdblock2mem_wishbonedmawriter_done_status & (~sdblock2mem_done_d));
	if (sdblock2mem_fifo_syncfifo_re) begin
		sdblock2mem_fifo_readable <= 1'd1;
	end else begin
		if (sdblock2mem_fifo_re) begin
			sdblock2mem_fifo_readable <= 1'd0;
		end
	end
	if (((sdblock2mem_fifo_syncfifo_we & sdblock2mem_fifo_syncfifo_writable) & (~sdblock2mem_fifo_replace))) begin
		sdblock2mem_fifo_produce <= (sdblock2mem_fifo_produce + 1'd1);
	end
	if (sdblock2mem_fifo_do_read) begin
		sdblock2mem_fifo_consume <= (sdblock2mem_fifo_consume + 1'd1);
	end
	if (((sdblock2mem_fifo_syncfifo_we & sdblock2mem_fifo_syncfifo_writable) & (~sdblock2mem_fifo_replace))) begin
		if ((~sdblock2mem_fifo_do_read)) begin
			sdblock2mem_fifo_level0 <= (sdblock2mem_fifo_level0 + 1'd1);
		end
	end else begin
		if (sdblock2mem_fifo_do_read) begin
			sdblock2mem_fifo_level0 <= (sdblock2mem_fifo_level0 - 1'd1);
		end
	end
	if (sdblock2mem_converter_source_ready) begin
		sdblock2mem_converter_strobe_all <= 1'd0;
	end
	if (sdblock2mem_converter_load_part) begin
		if (((sdblock2mem_converter_demux == 2'd3) | sdblock2mem_converter_sink_last)) begin
			sdblock2mem_converter_demux <= 1'd0;
			sdblock2mem_converter_strobe_all <= 1'd1;
		end else begin
			sdblock2mem_converter_demux <= (sdblock2mem_converter_demux + 1'd1);
		end
	end
	if ((sdblock2mem_converter_source_valid & sdblock2mem_converter_source_ready)) begin
		if ((sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready)) begin
			sdblock2mem_converter_source_first <= sdblock2mem_converter_sink_first;
			sdblock2mem_converter_source_last <= sdblock2mem_converter_sink_last;
		end else begin
			sdblock2mem_converter_source_first <= 1'd0;
			sdblock2mem_converter_source_last <= 1'd0;
		end
	end else begin
		if ((sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready)) begin
			sdblock2mem_converter_source_first <= (sdblock2mem_converter_sink_first | sdblock2mem_converter_source_first);
			sdblock2mem_converter_source_last <= (sdblock2mem_converter_sink_last | sdblock2mem_converter_source_last);
		end
	end
	if (sdblock2mem_converter_load_part) begin
		case (sdblock2mem_converter_demux)
			1'd0: begin
				sdblock2mem_converter_source_payload_data[31:24] <= sdblock2mem_converter_sink_payload_data;
			end
			1'd1: begin
				sdblock2mem_converter_source_payload_data[23:16] <= sdblock2mem_converter_sink_payload_data;
			end
			2'd2: begin
				sdblock2mem_converter_source_payload_data[15:8] <= sdblock2mem_converter_sink_payload_data;
			end
			2'd3: begin
				sdblock2mem_converter_source_payload_data[7:0] <= sdblock2mem_converter_sink_payload_data;
			end
		endcase
	end
	if (sdblock2mem_converter_load_part) begin
		sdblock2mem_converter_source_payload_valid_token_count <= (sdblock2mem_converter_demux + 1'd1);
	end
	builder_sdblock2memdma_state <= builder_sdblock2memdma_next_state;
	if (sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce) begin
		sdblock2mem_wishbonedmawriter_offset <= sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value;
	end
	if (sdblock2mem_wishbonedmawriter_reset) begin
		sdblock2mem_wishbonedmawriter_offset <= 32'd0;
		builder_sdblock2memdma_state <= 2'd0;
	end
	if ((sdmem2block_source_source_valid0 & sdmem2block_source_source_ready0)) begin
		sdmem2block_count <= (sdmem2block_count + 1'd1);
		if (sdmem2block_source_source_last0) begin
			sdmem2block_count <= 1'd0;
		end
	end
	sdmem2block_done_d <= sdmem2block_dma_done_status;
	sdmem2block_irq <= (sdmem2block_dma_done_status & (~sdmem2block_done_d));
	builder_sdmem2blockdma_fsm_state <= builder_sdmem2blockdma_fsm_next_state;
	if (sdmem2block_dma_data_sdmem2blockdma_fsm_next_value_ce) begin
		sdmem2block_dma_data <= sdmem2block_dma_data_sdmem2blockdma_fsm_next_value;
	end
	builder_sdmem2blockdma_resetinserter_state <= builder_sdmem2blockdma_resetinserter_next_state;
	if (sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce) begin
		sdmem2block_dma_offset <= sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value;
	end
	if (sdmem2block_dma_reset) begin
		sdmem2block_dma_offset <= 32'd0;
		builder_sdmem2blockdma_resetinserter_state <= 2'd0;
	end
	if ((sdmem2block_converter_source_valid & sdmem2block_converter_source_ready)) begin
		if (sdmem2block_converter_last) begin
			sdmem2block_converter_mux <= 1'd0;
		end else begin
			sdmem2block_converter_mux <= (sdmem2block_converter_mux + 1'd1);
		end
	end
	if (sdmem2block_fifo_syncfifo_re) begin
		sdmem2block_fifo_readable <= 1'd1;
	end else begin
		if (sdmem2block_fifo_re) begin
			sdmem2block_fifo_readable <= 1'd0;
		end
	end
	if (((sdmem2block_fifo_syncfifo_we & sdmem2block_fifo_syncfifo_writable) & (~sdmem2block_fifo_replace))) begin
		sdmem2block_fifo_produce <= (sdmem2block_fifo_produce + 1'd1);
	end
	if (sdmem2block_fifo_do_read) begin
		sdmem2block_fifo_consume <= (sdmem2block_fifo_consume + 1'd1);
	end
	if (((sdmem2block_fifo_syncfifo_we & sdmem2block_fifo_syncfifo_writable) & (~sdmem2block_fifo_replace))) begin
		if ((~sdmem2block_fifo_do_read)) begin
			sdmem2block_fifo_level0 <= (sdmem2block_fifo_level0 + 1'd1);
		end
	end else begin
		if (sdmem2block_fifo_do_read) begin
			sdmem2block_fifo_level0 <= (sdmem2block_fifo_level0 - 1'd1);
		end
	end
	if (card_detect_clear) begin
		card_detect_pending <= 1'd0;
	end
	if (card_detect_trigger) begin
		card_detect_pending <= 1'd1;
	end
	if (block2mem_dma_clear) begin
		block2mem_dma_pending <= 1'd0;
	end
	if (block2mem_dma_trigger) begin
		block2mem_dma_pending <= 1'd1;
	end
	if (mem2block_dma_clear) begin
		mem2block_dma_pending <= 1'd0;
	end
	if (mem2block_dma_trigger) begin
		mem2block_dma_pending <= 1'd1;
	end
	builder_state <= builder_next_state;
	if (builder_soclinux_dat_w_next_value_ce0) begin
		builder_soclinux_dat_w <= builder_soclinux_dat_w_next_value0;
	end
	if (builder_soclinux_adr_next_value_ce1) begin
		builder_soclinux_adr <= builder_soclinux_adr_next_value1;
	end
	if (builder_soclinux_we_next_value_ce2) begin
		builder_soclinux_we <= builder_soclinux_we_next_value2;
	end
	case (builder_grant)
		1'd0: begin
			if ((~builder_request[0])) begin
				if (builder_request[1]) begin
					builder_grant <= 1'd1;
				end else begin
					if (builder_request[2]) begin
						builder_grant <= 2'd2;
					end
				end
			end
		end
		1'd1: begin
			if ((~builder_request[1])) begin
				if (builder_request[2]) begin
					builder_grant <= 2'd2;
				end else begin
					if (builder_request[0]) begin
						builder_grant <= 1'd0;
					end
				end
			end
		end
		2'd2: begin
			if ((~builder_request[2])) begin
				if (builder_request[0]) begin
					builder_grant <= 1'd0;
				end else begin
					if (builder_request[1]) begin
						builder_grant <= 1'd1;
					end
				end
			end
		end
	endcase
	builder_slave_sel_r <= builder_slave_sel;
	if (builder_wait) begin
		if ((~builder_done)) begin
			builder_count <= (builder_count - 1'd1);
		end
	end else begin
		builder_count <= 20'd1000000;
	end
	builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank0_sel) begin
		case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank0_reset0_re) begin
		main_soclinux_reset_storage[1:0] <= builder_csr_bankarray_csrbank0_reset0_r;
	end
	main_soclinux_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
	if (builder_csr_bankarray_csrbank0_scratch0_re) begin
		main_soclinux_scratch_storage[31:0] <= builder_csr_bankarray_csrbank0_scratch0_r;
	end
	main_soclinux_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
	main_soclinux_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
	builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank1_sel) begin
		case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_dly_sel0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= main_ddrphy_rdly_dq_rst_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= main_ddrphy_rdly_dq_inc_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= main_ddrphy_rdly_dq_bitslip_rst_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= main_ddrphy_rdly_dq_bitslip_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= main_ddrphy_burstdet_clr_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_burstdet_seen_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank1_dly_sel0_re) begin
		main_ddrphy_dly_sel_storage[1:0] <= builder_csr_bankarray_csrbank1_dly_sel0_r;
	end
	main_ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank1_dly_sel0_re;
	main_ddrphy_burstdet_seen_re <= builder_csr_bankarray_csrbank1_burstdet_seen_re;
	builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank2_sel) begin
		case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_slot_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_length_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_errors_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_ev_status_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_ev_pending_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= main_soclinux_reader_start_start_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_ready_w;
			end
			4'd8: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_level_w;
			end
			4'd9: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_slot0_w;
			end
			4'd10: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_length0_w;
			end
			4'd11: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_ev_status_w;
			end
			4'd12: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_ev_pending_w;
			end
			4'd13: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_w;
			end
			4'd14: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_preamble_crc_w;
			end
			4'd15: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_preamble_errors_w;
			end
			5'd16: begin
				builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_crc_errors_w;
			end
		endcase
	end
	main_soclinux_writer_slot_re <= builder_csr_bankarray_csrbank2_sram_writer_slot_re;
	main_soclinux_writer_length_re <= builder_csr_bankarray_csrbank2_sram_writer_length_re;
	main_soclinux_writer_errors_re <= builder_csr_bankarray_csrbank2_sram_writer_errors_re;
	main_soclinux_writer_status_re <= builder_csr_bankarray_csrbank2_sram_writer_ev_status_re;
	if (builder_csr_bankarray_csrbank2_sram_writer_ev_pending_re) begin
		main_soclinux_writer_pending_r <= builder_csr_bankarray_csrbank2_sram_writer_ev_pending_r;
	end
	main_soclinux_writer_pending_re <= builder_csr_bankarray_csrbank2_sram_writer_ev_pending_re;
	if (builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_re) begin
		main_soclinux_writer_enable_storage <= builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_r;
	end
	main_soclinux_writer_enable_re <= builder_csr_bankarray_csrbank2_sram_writer_ev_enable0_re;
	main_soclinux_reader_ready_re <= builder_csr_bankarray_csrbank2_sram_reader_ready_re;
	main_soclinux_reader_level_re <= builder_csr_bankarray_csrbank2_sram_reader_level_re;
	if (builder_csr_bankarray_csrbank2_sram_reader_slot0_re) begin
		main_soclinux_reader_slot_storage <= builder_csr_bankarray_csrbank2_sram_reader_slot0_r;
	end
	main_soclinux_reader_slot_re <= builder_csr_bankarray_csrbank2_sram_reader_slot0_re;
	if (builder_csr_bankarray_csrbank2_sram_reader_length0_re) begin
		main_soclinux_reader_length_storage[10:0] <= builder_csr_bankarray_csrbank2_sram_reader_length0_r;
	end
	main_soclinux_reader_length_re <= builder_csr_bankarray_csrbank2_sram_reader_length0_re;
	main_soclinux_reader_status_re <= builder_csr_bankarray_csrbank2_sram_reader_ev_status_re;
	if (builder_csr_bankarray_csrbank2_sram_reader_ev_pending_re) begin
		main_soclinux_reader_pending_r <= builder_csr_bankarray_csrbank2_sram_reader_ev_pending_r;
	end
	main_soclinux_reader_pending_re <= builder_csr_bankarray_csrbank2_sram_reader_ev_pending_re;
	if (builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_re) begin
		main_soclinux_reader_enable_storage <= builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_r;
	end
	main_soclinux_reader_enable_re <= builder_csr_bankarray_csrbank2_sram_reader_ev_enable0_re;
	main_soclinux_preamble_crc_re <= builder_csr_bankarray_csrbank2_preamble_crc_re;
	main_soclinux_preamble_errors_re <= builder_csr_bankarray_csrbank2_preamble_errors_re;
	main_soclinux_crc_errors_re <= builder_csr_bankarray_csrbank2_crc_errors_re;
	builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank3_sel) begin
		case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_crg_reset0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_rx_inband_status_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_mdio_w0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_mdio_r_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank3_crg_reset0_re) begin
		main_ethphy_reset_storage <= builder_csr_bankarray_csrbank3_crg_reset0_r;
	end
	main_ethphy_reset_re <= builder_csr_bankarray_csrbank3_crg_reset0_re;
	main_ethphy_re <= builder_csr_bankarray_csrbank3_rx_inband_status_re;
	if (builder_csr_bankarray_csrbank3_mdio_w0_re) begin
		main_ethphy__w_storage[2:0] <= builder_csr_bankarray_csrbank3_mdio_w0_r;
	end
	main_ethphy__w_re <= builder_csr_bankarray_csrbank3_mdio_w0_re;
	main_ethphy__r_re <= builder_csr_bankarray_csrbank3_mdio_r_re;
	builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
	builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank4_sel) begin
		case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_out0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank4_out0_re) begin
		main_leds_storage[3:0] <= builder_csr_bankarray_csrbank4_out0_r;
	end
	main_leds_re <= builder_csr_bankarray_csrbank4_out0_re;
	builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank5_sel) begin
		case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_base1_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_base0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_length0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_enable0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_done_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_loop0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_offset_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank5_dma_base1_re) begin
		sdblock2mem_wishbonedmawriter_base_storage[63:32] <= builder_csr_bankarray_csrbank5_dma_base1_r;
	end
	if (builder_csr_bankarray_csrbank5_dma_base0_re) begin
		sdblock2mem_wishbonedmawriter_base_storage[31:0] <= builder_csr_bankarray_csrbank5_dma_base0_r;
	end
	sdblock2mem_wishbonedmawriter_base_re <= builder_csr_bankarray_csrbank5_dma_base0_re;
	if (builder_csr_bankarray_csrbank5_dma_length0_re) begin
		sdblock2mem_wishbonedmawriter_length_storage[31:0] <= builder_csr_bankarray_csrbank5_dma_length0_r;
	end
	sdblock2mem_wishbonedmawriter_length_re <= builder_csr_bankarray_csrbank5_dma_length0_re;
	if (builder_csr_bankarray_csrbank5_dma_enable0_re) begin
		sdblock2mem_wishbonedmawriter_enable_storage <= builder_csr_bankarray_csrbank5_dma_enable0_r;
	end
	sdblock2mem_wishbonedmawriter_enable_re <= builder_csr_bankarray_csrbank5_dma_enable0_re;
	sdblock2mem_wishbonedmawriter_done_re <= builder_csr_bankarray_csrbank5_dma_done_re;
	if (builder_csr_bankarray_csrbank5_dma_loop0_re) begin
		sdblock2mem_wishbonedmawriter_loop_storage <= builder_csr_bankarray_csrbank5_dma_loop0_r;
	end
	sdblock2mem_wishbonedmawriter_loop_re <= builder_csr_bankarray_csrbank5_dma_loop0_re;
	sdblock2mem_wishbonedmawriter_offset_re <= builder_csr_bankarray_csrbank5_dma_offset_re;
	builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank6_sel) begin
		case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_argument0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_command0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_send0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response3_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response2_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response1_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response0_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_event_w;
			end
			4'd8: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_data_event_w;
			end
			4'd9: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_block_length0_w;
			end
			4'd10: begin
				builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_block_count0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank6_cmd_argument0_re) begin
		sdcore_cmd_argument_storage[31:0] <= builder_csr_bankarray_csrbank6_cmd_argument0_r;
	end
	sdcore_cmd_argument_re <= builder_csr_bankarray_csrbank6_cmd_argument0_re;
	if (builder_csr_bankarray_csrbank6_cmd_command0_re) begin
		sdcore_cmd_command_storage[13:0] <= builder_csr_bankarray_csrbank6_cmd_command0_r;
	end
	sdcore_cmd_command_re <= builder_csr_bankarray_csrbank6_cmd_command0_re;
	if (builder_csr_bankarray_csrbank6_cmd_send0_re) begin
		sdcore_cmd_send_storage <= builder_csr_bankarray_csrbank6_cmd_send0_r;
	end
	sdcore_cmd_send_re <= builder_csr_bankarray_csrbank6_cmd_send0_re;
	sdcore_cmd_response_re <= builder_csr_bankarray_csrbank6_cmd_response0_re;
	sdcore_cmd_event_re <= builder_csr_bankarray_csrbank6_cmd_event_re;
	sdcore_data_event_re <= builder_csr_bankarray_csrbank6_data_event_re;
	if (builder_csr_bankarray_csrbank6_block_length0_re) begin
		sdcore_block_length_storage[9:0] <= builder_csr_bankarray_csrbank6_block_length0_r;
	end
	sdcore_block_length_re <= builder_csr_bankarray_csrbank6_block_length0_re;
	if (builder_csr_bankarray_csrbank6_block_count0_re) begin
		sdcore_block_count_storage[31:0] <= builder_csr_bankarray_csrbank6_block_count0_r;
	end
	sdcore_block_count_re <= builder_csr_bankarray_csrbank6_block_count0_re;
	builder_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank7_sel) begin
		case (builder_csr_bankarray_interface7_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_status_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_pending_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_enable0_w;
			end
		endcase
	end
	eventmanager_status_re <= builder_csr_bankarray_csrbank7_status_re;
	if (builder_csr_bankarray_csrbank7_pending_re) begin
		eventmanager_pending_r[3:0] <= builder_csr_bankarray_csrbank7_pending_r;
	end
	eventmanager_pending_re <= builder_csr_bankarray_csrbank7_pending_re;
	if (builder_csr_bankarray_csrbank7_enable0_re) begin
		eventmanager_enable_storage[3:0] <= builder_csr_bankarray_csrbank7_enable0_r;
	end
	eventmanager_enable_re <= builder_csr_bankarray_csrbank7_enable0_re;
	builder_csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank8_sel) begin
		case (builder_csr_bankarray_interface8_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_base1_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_base0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_length0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_enable0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_done_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_loop0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_offset_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank8_dma_base1_re) begin
		sdmem2block_dma_base_storage[63:32] <= builder_csr_bankarray_csrbank8_dma_base1_r;
	end
	if (builder_csr_bankarray_csrbank8_dma_base0_re) begin
		sdmem2block_dma_base_storage[31:0] <= builder_csr_bankarray_csrbank8_dma_base0_r;
	end
	sdmem2block_dma_base_re <= builder_csr_bankarray_csrbank8_dma_base0_re;
	if (builder_csr_bankarray_csrbank8_dma_length0_re) begin
		sdmem2block_dma_length_storage[31:0] <= builder_csr_bankarray_csrbank8_dma_length0_r;
	end
	sdmem2block_dma_length_re <= builder_csr_bankarray_csrbank8_dma_length0_re;
	if (builder_csr_bankarray_csrbank8_dma_enable0_re) begin
		sdmem2block_dma_enable_storage <= builder_csr_bankarray_csrbank8_dma_enable0_r;
	end
	sdmem2block_dma_enable_re <= builder_csr_bankarray_csrbank8_dma_enable0_re;
	sdmem2block_dma_done_re <= builder_csr_bankarray_csrbank8_dma_done_re;
	if (builder_csr_bankarray_csrbank8_dma_loop0_re) begin
		sdmem2block_dma_loop_storage <= builder_csr_bankarray_csrbank8_dma_loop0_r;
	end
	sdmem2block_dma_loop_re <= builder_csr_bankarray_csrbank8_dma_loop0_re;
	sdmem2block_dma_offset_re <= builder_csr_bankarray_csrbank8_dma_offset_re;
	builder_csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank9_sel) begin
		case (builder_csr_bankarray_interface9_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_card_detect_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_clocker_divider0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface9_bank_bus_dat_r <= init_initialize_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_dataw_status_w;
			end
		endcase
	end
	card_detect_re <= builder_csr_bankarray_csrbank9_card_detect_re;
	if (builder_csr_bankarray_csrbank9_clocker_divider0_re) begin
		clocker_storage[8:0] <= builder_csr_bankarray_csrbank9_clocker_divider0_r;
	end
	clocker_re <= builder_csr_bankarray_csrbank9_clocker_divider0_re;
	dataw_re <= builder_csr_bankarray_csrbank9_dataw_status_re;
	builder_csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank10_sel) begin
		case (builder_csr_bankarray_interface10_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_control0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_rddata1_w;
			end
			4'd8: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_w;
			end
			4'd9: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_w;
			end
			4'd10: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector1_command_issue_w;
			end
			4'd11: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_w;
			end
			4'd12: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
			end
			4'd13: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_w;
			end
			4'd14: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
			end
			4'd15: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_rddata1_w;
			end
			5'd16: begin
				builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank10_dfii_control0_re) begin
		main_soclinux_sdram_storage[3:0] <= builder_csr_bankarray_csrbank10_dfii_control0_r;
	end
	main_soclinux_sdram_re <= builder_csr_bankarray_csrbank10_dfii_control0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi0_command0_re) begin
		main_soclinux_sdram_phaseinjector0_command_storage[5:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_r;
	end
	main_soclinux_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi0_address0_re) begin
		main_soclinux_sdram_phaseinjector0_address_storage[14:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_r;
	end
	main_soclinux_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re) begin
		main_soclinux_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
	end
	main_soclinux_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_re) begin
		main_soclinux_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata1_r;
	end
	if (builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re) begin
		main_soclinux_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
	end
	main_soclinux_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re;
	main_soclinux_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi0_rddata0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi1_command0_re) begin
		main_soclinux_sdram_phaseinjector1_command_storage[5:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_r;
	end
	main_soclinux_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi1_address0_re) begin
		main_soclinux_sdram_phaseinjector1_address_storage[14:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_r;
	end
	main_soclinux_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re) begin
		main_soclinux_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
	end
	main_soclinux_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re;
	if (builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_re) begin
		main_soclinux_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata1_r;
	end
	if (builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re) begin
		main_soclinux_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
	end
	main_soclinux_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re;
	main_soclinux_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi1_rddata0_re;
	builder_csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank11_sel) begin
		case (builder_csr_bankarray_interface11_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_bitbang0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_miso_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_bitbang_en0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank11_bitbang0_re) begin
		bitbang_storage[3:0] <= builder_csr_bankarray_csrbank11_bitbang0_r;
	end
	bitbang_re <= builder_csr_bankarray_csrbank11_bitbang0_re;
	miso_re <= builder_csr_bankarray_csrbank11_miso_re;
	if (builder_csr_bankarray_csrbank11_bitbang_en0_re) begin
		bitbang_en_storage <= builder_csr_bankarray_csrbank11_bitbang_en0_r;
	end
	bitbang_en_re <= builder_csr_bankarray_csrbank11_bitbang_en0_re;
	builder_csr_bankarray_interface12_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank12_sel) begin
		case (builder_csr_bankarray_interface12_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_load0_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_reload0_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_en0_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_update_value0_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_value_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_status_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_pending_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_enable0_w;
			end
		endcase
	end
	if (builder_csr_bankarray_csrbank12_load0_re) begin
		main_soclinux_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank12_load0_r;
	end
	main_soclinux_timer_load_re <= builder_csr_bankarray_csrbank12_load0_re;
	if (builder_csr_bankarray_csrbank12_reload0_re) begin
		main_soclinux_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank12_reload0_r;
	end
	main_soclinux_timer_reload_re <= builder_csr_bankarray_csrbank12_reload0_re;
	if (builder_csr_bankarray_csrbank12_en0_re) begin
		main_soclinux_timer_en_storage <= builder_csr_bankarray_csrbank12_en0_r;
	end
	main_soclinux_timer_en_re <= builder_csr_bankarray_csrbank12_en0_re;
	if (builder_csr_bankarray_csrbank12_update_value0_re) begin
		main_soclinux_timer_update_value_storage <= builder_csr_bankarray_csrbank12_update_value0_r;
	end
	main_soclinux_timer_update_value_re <= builder_csr_bankarray_csrbank12_update_value0_re;
	main_soclinux_timer_value_re <= builder_csr_bankarray_csrbank12_value_re;
	main_soclinux_timer_status_re <= builder_csr_bankarray_csrbank12_ev_status_re;
	if (builder_csr_bankarray_csrbank12_ev_pending_re) begin
		main_soclinux_timer_pending_r <= builder_csr_bankarray_csrbank12_ev_pending_r;
	end
	main_soclinux_timer_pending_re <= builder_csr_bankarray_csrbank12_ev_pending_re;
	if (builder_csr_bankarray_csrbank12_ev_enable0_re) begin
		main_soclinux_timer_enable_storage <= builder_csr_bankarray_csrbank12_ev_enable0_r;
	end
	main_soclinux_timer_enable_re <= builder_csr_bankarray_csrbank12_ev_enable0_re;
	builder_csr_bankarray_interface13_bank_bus_dat_r <= 1'd0;
	if (builder_csr_bankarray_csrbank13_sel) begin
		case (builder_csr_bankarray_interface13_bank_bus_adr[8:0])
			1'd0: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= main_soclinux_uart_rxtx_w;
			end
			1'd1: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_txfull_w;
			end
			2'd2: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_rxempty_w;
			end
			2'd3: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_ev_status_w;
			end
			3'd4: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_ev_pending_w;
			end
			3'd5: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_ev_enable0_w;
			end
			3'd6: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_txempty_w;
			end
			3'd7: begin
				builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_rxfull_w;
			end
		endcase
	end
	main_soclinux_uart_txfull_re <= builder_csr_bankarray_csrbank13_txfull_re;
	main_soclinux_uart_rxempty_re <= builder_csr_bankarray_csrbank13_rxempty_re;
	main_soclinux_uart_status_re <= builder_csr_bankarray_csrbank13_ev_status_re;
	if (builder_csr_bankarray_csrbank13_ev_pending_re) begin
		main_soclinux_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank13_ev_pending_r;
	end
	main_soclinux_uart_pending_re <= builder_csr_bankarray_csrbank13_ev_pending_re;
	if (builder_csr_bankarray_csrbank13_ev_enable0_re) begin
		main_soclinux_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank13_ev_enable0_r;
	end
	main_soclinux_uart_enable_re <= builder_csr_bankarray_csrbank13_ev_enable0_re;
	main_soclinux_uart_txempty_re <= builder_csr_bankarray_csrbank13_txempty_re;
	main_soclinux_uart_rxfull_re <= builder_csr_bankarray_csrbank13_rxfull_re;
	if (sys_rst) begin
		main_soclinux_reset_storage <= 2'd0;
		main_soclinux_reset_re <= 1'd0;
		main_soclinux_scratch_storage <= 32'd305419896;
		main_soclinux_scratch_re <= 1'd0;
		main_soclinux_bus_errors_re <= 1'd0;
		main_soclinux_bus_errors <= 32'd0;
		main_soclinux_soclinux_ram_bus_ack <= 1'd0;
		main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
		serial_tx <= 1'd1;
		main_soclinux_tx_tick <= 1'd0;
		main_soclinux_rx_tick <= 1'd0;
		main_soclinux_rx_rx_d <= 1'd0;
		main_soclinux_uart_txfull_re <= 1'd0;
		main_soclinux_uart_rxempty_re <= 1'd0;
		main_soclinux_uart_tx_pending <= 1'd0;
		main_soclinux_uart_tx_trigger_d <= 1'd0;
		main_soclinux_uart_rx_pending <= 1'd0;
		main_soclinux_uart_rx_trigger_d <= 1'd0;
		main_soclinux_uart_status_re <= 1'd0;
		main_soclinux_uart_pending_re <= 1'd0;
		main_soclinux_uart_pending_r <= 2'd0;
		main_soclinux_uart_enable_storage <= 2'd0;
		main_soclinux_uart_enable_re <= 1'd0;
		main_soclinux_uart_txempty_re <= 1'd0;
		main_soclinux_uart_rxfull_re <= 1'd0;
		main_soclinux_uart_tx_fifo_readable <= 1'd0;
		main_soclinux_uart_tx_fifo_level0 <= 5'd0;
		main_soclinux_uart_tx_fifo_produce <= 4'd0;
		main_soclinux_uart_tx_fifo_consume <= 4'd0;
		main_soclinux_uart_rx_fifo_readable <= 1'd0;
		main_soclinux_uart_rx_fifo_level0 <= 5'd0;
		main_soclinux_uart_rx_fifo_produce <= 4'd0;
		main_soclinux_uart_rx_fifo_consume <= 4'd0;
		main_soclinux_timer_load_storage <= 32'd0;
		main_soclinux_timer_load_re <= 1'd0;
		main_soclinux_timer_reload_storage <= 32'd0;
		main_soclinux_timer_reload_re <= 1'd0;
		main_soclinux_timer_en_storage <= 1'd0;
		main_soclinux_timer_en_re <= 1'd0;
		main_soclinux_timer_update_value_storage <= 1'd0;
		main_soclinux_timer_update_value_re <= 1'd0;
		main_soclinux_timer_value_status <= 32'd0;
		main_soclinux_timer_value_re <= 1'd0;
		main_soclinux_timer_zero_pending <= 1'd0;
		main_soclinux_timer_zero_trigger_d <= 1'd0;
		main_soclinux_timer_status_re <= 1'd0;
		main_soclinux_timer_pending_re <= 1'd0;
		main_soclinux_timer_pending_r <= 1'd0;
		main_soclinux_timer_enable_storage <= 1'd0;
		main_soclinux_timer_enable_re <= 1'd0;
		main_soclinux_timer_value <= 32'd0;
		main_ddrphy_dly_sel_storage <= 2'd0;
		main_ddrphy_dly_sel_re <= 1'd0;
		main_ddrphy_burstdet_seen_status <= 2'd0;
		main_ddrphy_burstdet_seen_re <= 1'd0;
		main_ddrphy_rdly0 <= 7'd0;
		main_ddrphy_burstdet_d0 <= 1'd0;
		main_ddrphy_dm_o_data_d0 <= 8'd0;
		main_ddrphy_dm_o_data_muxed0 <= 4'd0;
		main_ddrphy_dq_o_data_d0 <= 8'd0;
		main_ddrphy_dq_o_data_muxed0 <= 4'd0;
		main_ddrphy_bitslip0_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d0 <= 4'd0;
		main_ddrphy_dq_o_data_d1 <= 8'd0;
		main_ddrphy_dq_o_data_muxed1 <= 4'd0;
		main_ddrphy_bitslip1_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d1 <= 4'd0;
		main_ddrphy_dq_o_data_d2 <= 8'd0;
		main_ddrphy_dq_o_data_muxed2 <= 4'd0;
		main_ddrphy_bitslip2_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d2 <= 4'd0;
		main_ddrphy_dq_o_data_d3 <= 8'd0;
		main_ddrphy_dq_o_data_muxed3 <= 4'd0;
		main_ddrphy_bitslip3_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d3 <= 4'd0;
		main_ddrphy_dq_o_data_d4 <= 8'd0;
		main_ddrphy_dq_o_data_muxed4 <= 4'd0;
		main_ddrphy_bitslip4_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d4 <= 4'd0;
		main_ddrphy_dq_o_data_d5 <= 8'd0;
		main_ddrphy_dq_o_data_muxed5 <= 4'd0;
		main_ddrphy_bitslip5_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d5 <= 4'd0;
		main_ddrphy_dq_o_data_d6 <= 8'd0;
		main_ddrphy_dq_o_data_muxed6 <= 4'd0;
		main_ddrphy_bitslip6_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d6 <= 4'd0;
		main_ddrphy_dq_o_data_d7 <= 8'd0;
		main_ddrphy_dq_o_data_muxed7 <= 4'd0;
		main_ddrphy_bitslip7_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d7 <= 4'd0;
		main_ddrphy_rdly1 <= 7'd0;
		main_ddrphy_burstdet_d1 <= 1'd0;
		main_ddrphy_dm_o_data_d1 <= 8'd0;
		main_ddrphy_dm_o_data_muxed1 <= 4'd0;
		main_ddrphy_dq_o_data_d8 <= 8'd0;
		main_ddrphy_dq_o_data_muxed8 <= 4'd0;
		main_ddrphy_bitslip8_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d8 <= 4'd0;
		main_ddrphy_dq_o_data_d9 <= 8'd0;
		main_ddrphy_dq_o_data_muxed9 <= 4'd0;
		main_ddrphy_bitslip9_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d9 <= 4'd0;
		main_ddrphy_dq_o_data_d10 <= 8'd0;
		main_ddrphy_dq_o_data_muxed10 <= 4'd0;
		main_ddrphy_bitslip10_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d10 <= 4'd0;
		main_ddrphy_dq_o_data_d11 <= 8'd0;
		main_ddrphy_dq_o_data_muxed11 <= 4'd0;
		main_ddrphy_bitslip11_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d11 <= 4'd0;
		main_ddrphy_dq_o_data_d12 <= 8'd0;
		main_ddrphy_dq_o_data_muxed12 <= 4'd0;
		main_ddrphy_bitslip12_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d12 <= 4'd0;
		main_ddrphy_dq_o_data_d13 <= 8'd0;
		main_ddrphy_dq_o_data_muxed13 <= 4'd0;
		main_ddrphy_bitslip13_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d13 <= 4'd0;
		main_ddrphy_dq_o_data_d14 <= 8'd0;
		main_ddrphy_dq_o_data_muxed14 <= 4'd0;
		main_ddrphy_bitslip14_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d14 <= 4'd0;
		main_ddrphy_dq_o_data_d15 <= 8'd0;
		main_ddrphy_dq_o_data_muxed15 <= 4'd0;
		main_ddrphy_bitslip15_value <= 2'd0;
		main_ddrphy_dq_i_bitslip_o_d15 <= 4'd0;
		main_ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline8 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline9 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline10 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline11 <= 1'd0;
		main_ddrphy_rddata_en_tappeddelayline12 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline4 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline5 <= 1'd0;
		main_ddrphy_wrdata_en_tappeddelayline6 <= 1'd0;
		main_soclinux_sdram_storage <= 4'd1;
		main_soclinux_sdram_re <= 1'd0;
		main_soclinux_sdram_phaseinjector0_command_storage <= 6'd0;
		main_soclinux_sdram_phaseinjector0_command_re <= 1'd0;
		main_soclinux_sdram_phaseinjector0_address_re <= 1'd0;
		main_soclinux_sdram_phaseinjector0_baddress_re <= 1'd0;
		main_soclinux_sdram_phaseinjector0_wrdata_re <= 1'd0;
		main_soclinux_sdram_phaseinjector0_rddata_status <= 64'd0;
		main_soclinux_sdram_phaseinjector0_rddata_re <= 1'd0;
		main_soclinux_sdram_phaseinjector1_command_storage <= 6'd0;
		main_soclinux_sdram_phaseinjector1_command_re <= 1'd0;
		main_soclinux_sdram_phaseinjector1_address_re <= 1'd0;
		main_soclinux_sdram_phaseinjector1_baddress_re <= 1'd0;
		main_soclinux_sdram_phaseinjector1_wrdata_re <= 1'd0;
		main_soclinux_sdram_phaseinjector1_rddata_status <= 64'd0;
		main_soclinux_sdram_phaseinjector1_rddata_re <= 1'd0;
		main_soclinux_sdram_dfi_p0_address <= 15'd0;
		main_soclinux_sdram_dfi_p0_bank <= 3'd0;
		main_soclinux_sdram_dfi_p0_cas_n <= 1'd1;
		main_soclinux_sdram_dfi_p0_cs_n <= 1'd1;
		main_soclinux_sdram_dfi_p0_ras_n <= 1'd1;
		main_soclinux_sdram_dfi_p0_we_n <= 1'd1;
		main_soclinux_sdram_dfi_p0_wrdata_en <= 1'd0;
		main_soclinux_sdram_dfi_p0_rddata_en <= 1'd0;
		main_soclinux_sdram_dfi_p1_address <= 15'd0;
		main_soclinux_sdram_dfi_p1_bank <= 3'd0;
		main_soclinux_sdram_dfi_p1_cas_n <= 1'd1;
		main_soclinux_sdram_dfi_p1_cs_n <= 1'd1;
		main_soclinux_sdram_dfi_p1_ras_n <= 1'd1;
		main_soclinux_sdram_dfi_p1_we_n <= 1'd1;
		main_soclinux_sdram_dfi_p1_wrdata_en <= 1'd0;
		main_soclinux_sdram_dfi_p1_rddata_en <= 1'd0;
		main_soclinux_sdram_cmd_payload_a <= 15'd0;
		main_soclinux_sdram_cmd_payload_ba <= 3'd0;
		main_soclinux_sdram_cmd_payload_cas <= 1'd0;
		main_soclinux_sdram_cmd_payload_ras <= 1'd0;
		main_soclinux_sdram_cmd_payload_we <= 1'd0;
		main_soclinux_sdram_timer_count1 <= 9'd390;
		main_soclinux_sdram_postponer_req_o <= 1'd0;
		main_soclinux_sdram_postponer_count <= 1'd0;
		main_soclinux_sdram_sequencer_done1 <= 1'd0;
		main_soclinux_sdram_sequencer_counter <= 7'd0;
		main_soclinux_sdram_sequencer_count <= 1'd0;
		main_soclinux_sdram_zqcs_timer_count1 <= 26'd49999999;
		main_soclinux_sdram_zqcs_executer_done <= 1'd0;
		main_soclinux_sdram_zqcs_executer_counter <= 6'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine0_row <= 15'd0;
		main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine0_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine0_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine1_row <= 15'd0;
		main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine1_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine1_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine2_row <= 15'd0;
		main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine2_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine2_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine3_row <= 15'd0;
		main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine3_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine3_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine4_row <= 15'd0;
		main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine4_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine4_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine5_row <= 15'd0;
		main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine5_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine5_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine6_row <= 15'd0;
		main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine6_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine6_trascon_count <= 2'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid <= 1'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;
		main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 22'd0;
		main_soclinux_sdram_bankmachine7_row <= 15'd0;
		main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
		main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd0;
		main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine7_trccon_count <= 2'd0;
		main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
		main_soclinux_sdram_bankmachine7_trascon_count <= 2'd0;
		main_soclinux_sdram_choose_cmd_grant <= 3'd0;
		main_soclinux_sdram_choose_req_grant <= 3'd0;
		main_soclinux_sdram_trrdcon_ready <= 1'd0;
		main_soclinux_sdram_trrdcon_count <= 1'd0;
		main_soclinux_sdram_tfawcon_ready <= 1'd1;
		main_soclinux_sdram_tfawcon_window <= 3'd0;
		main_soclinux_sdram_tccdcon_ready <= 1'd0;
		main_soclinux_sdram_tccdcon_count <= 1'd0;
		main_soclinux_sdram_twtrcon_ready <= 1'd0;
		main_soclinux_sdram_twtrcon_count <= 3'd0;
		main_soclinux_sdram_time0 <= 5'd0;
		main_soclinux_sdram_time1 <= 4'd0;
		main_soclinux_aborted <= 1'd0;
		main_ethphy_reset_storage <= 1'd0;
		main_ethphy_reset_re <= 1'd0;
		main_ethphy_counter <= 9'd0;
		main_ethphy_re <= 1'd0;
		main_ethphy__w_storage <= 3'd0;
		main_ethphy__w_re <= 1'd0;
		main_ethphy__r_re <= 1'd0;
		main_soclinux_preamble_crc_re <= 1'd0;
		main_soclinux_preamble_errors_status <= 32'd0;
		main_soclinux_preamble_errors_re <= 1'd0;
		main_soclinux_crc_errors_status <= 32'd0;
		main_soclinux_crc_errors_re <= 1'd0;
		main_soclinux_tx_cdc_cdc_graycounter0_q <= 6'd0;
		main_soclinux_tx_cdc_cdc_graycounter0_q_binary <= 6'd0;
		main_soclinux_rx_cdc_cdc_graycounter1_q <= 6'd0;
		main_soclinux_rx_cdc_cdc_graycounter1_q_binary <= 6'd0;
		main_soclinux_writer_slot_re <= 1'd0;
		main_soclinux_writer_length_re <= 1'd0;
		main_soclinux_writer_errors_status <= 32'd0;
		main_soclinux_writer_errors_re <= 1'd0;
		main_soclinux_writer_status_re <= 1'd0;
		main_soclinux_writer_pending_re <= 1'd0;
		main_soclinux_writer_pending_r <= 1'd0;
		main_soclinux_writer_enable_storage <= 1'd0;
		main_soclinux_writer_enable_re <= 1'd0;
		main_soclinux_writer_counter <= 32'd0;
		main_soclinux_writer_slot <= 1'd0;
		main_soclinux_writer_stat_fifo_level <= 2'd0;
		main_soclinux_writer_stat_fifo_produce <= 1'd0;
		main_soclinux_writer_stat_fifo_consume <= 1'd0;
		main_soclinux_reader_ready_re <= 1'd0;
		main_soclinux_reader_level_re <= 1'd0;
		main_soclinux_reader_slot_re <= 1'd0;
		main_soclinux_reader_length_re <= 1'd0;
		main_soclinux_reader_eventsourcepulse_pending <= 1'd0;
		main_soclinux_reader_status_re <= 1'd0;
		main_soclinux_reader_pending_re <= 1'd0;
		main_soclinux_reader_pending_r <= 1'd0;
		main_soclinux_reader_enable_storage <= 1'd0;
		main_soclinux_reader_enable_re <= 1'd0;
		main_soclinux_reader_cmd_fifo_level <= 2'd0;
		main_soclinux_reader_cmd_fifo_produce <= 1'd0;
		main_soclinux_reader_cmd_fifo_consume <= 1'd0;
		main_soclinux_reader_counter <= 11'd0;
		main_soclinux_sram0_bus_ack0 <= 1'd0;
		main_soclinux_sram1_bus_ack0 <= 1'd0;
		main_soclinux_sram0_bus_ack1 <= 1'd0;
		main_soclinux_sram1_bus_ack1 <= 1'd0;
		main_soclinux_slave_sel_r <= 4'd0;
		main_leds_storage <= 4'd0;
		main_leds_re <= 1'd0;
		main_leds_chaser <= 4'd0;
		main_leds_mode <= 1'd0;
		main_leds_count <= 23'd6250000;
		bus_ack <= 1'd0;
		bitbang_re <= 1'd0;
		miso_re <= 1'd0;
		bitbang_en_storage <= 1'd0;
		bitbang_en_re <= 1'd0;
		cs_n <= 1'd1;
		clk <= 1'd0;
		dq_oe <= 1'd0;
		sr <= 32'd0;
		i1 <= 1'd0;
		dqi <= 4'd0;
		counter <= 6'd0;
		card_detect_re <= 1'd0;
		clocker_storage <= 9'd256;
		clocker_re <= 1'd0;
		clocker_clks <= 9'd0;
		clocker_clk_d <= 1'd0;
		clocker_ce_delayed <= 1'd0;
		init_count <= 8'd0;
		cmdw_count <= 8'd0;
		cmdr_timeout <= 32'd50000000;
		cmdr_count <= 8'd0;
		cmdr_busy <= 1'd0;
		cmdr_cmdr_run <= 1'd0;
		cmdr_cmdr_converter_source_payload_data <= 8'd0;
		cmdr_cmdr_converter_source_payload_valid_token_count <= 4'd0;
		cmdr_cmdr_converter_demux <= 3'd0;
		cmdr_cmdr_converter_strobe_all <= 1'd0;
		cmdr_cmdr_buf_source_valid <= 1'd0;
		cmdr_cmdr_buf_source_payload_data <= 8'd0;
		cmdr_cmdr_reset <= 1'd0;
		dataw_re <= 1'd0;
		dataw_count <= 8'd0;
		dataw_accepted1 <= 1'd0;
		dataw_crc_error1 <= 1'd0;
		dataw_write_error1 <= 1'd0;
		dataw_crc_run <= 1'd0;
		dataw_crc_converter_source_payload_data <= 8'd0;
		dataw_crc_converter_source_payload_valid_token_count <= 4'd0;
		dataw_crc_converter_demux <= 3'd0;
		dataw_crc_converter_strobe_all <= 1'd0;
		dataw_crc_buf_source_valid <= 1'd0;
		dataw_crc_buf_source_payload_data <= 8'd0;
		datar_timeout <= 32'd50000000;
		datar_count <= 10'd0;
		datar_datar_run <= 1'd0;
		datar_datar_converter_source_payload_data <= 8'd0;
		datar_datar_converter_source_payload_valid_token_count <= 2'd0;
		datar_datar_converter_demux <= 1'd0;
		datar_datar_converter_strobe_all <= 1'd0;
		datar_datar_buf_source_valid <= 1'd0;
		datar_datar_buf_source_payload_data <= 8'd0;
		datar_datar_reset <= 1'd0;
		sdpads_data_i_ce <= 1'd0;
		clocker_clk_delay <= 2'd0;
		card_detect_irq <= 1'd0;
		card_detect_d <= 1'd0;
		sdcore_cmd_argument_storage <= 32'd0;
		sdcore_cmd_argument_re <= 1'd0;
		sdcore_cmd_command_storage <= 14'd0;
		sdcore_cmd_command_re <= 1'd0;
		sdcore_cmd_send_storage <= 1'd0;
		sdcore_cmd_send_re <= 1'd0;
		sdcore_cmd_response_status <= 128'd0;
		sdcore_cmd_response_re <= 1'd0;
		sdcore_cmd_event_re <= 1'd0;
		sdcore_data_event_re <= 1'd0;
		sdcore_block_length_storage <= 10'd0;
		sdcore_block_length_re <= 1'd0;
		sdcore_block_count_storage <= 32'd0;
		sdcore_block_count_re <= 1'd0;
		sdcore_crc7_inserter_reg0 <= 7'd0;
		sdcore_crc16_inserter_count <= 3'd0;
		sdcore_crc16_inserter_crc0_reg0 <= 16'd0;
		sdcore_crc16_inserter_crc1_reg0 <= 16'd0;
		sdcore_crc16_inserter_crc2_reg0 <= 16'd0;
		sdcore_crc16_inserter_crc3_reg0 <= 16'd0;
		sdcore_fifo_level <= 4'd0;
		sdcore_fifo_produce <= 3'd0;
		sdcore_fifo_consume <= 3'd0;
		sdcore_cmd_count <= 3'd0;
		sdcore_cmd_done <= 1'd0;
		sdcore_cmd_error <= 1'd0;
		sdcore_cmd_timeout <= 1'd0;
		sdcore_data_count <= 32'd0;
		sdcore_data_done <= 1'd0;
		sdcore_data_error <= 1'd0;
		sdcore_data_timeout <= 1'd0;
		sdblock2mem_irq <= 1'd0;
		sdblock2mem_fifo_readable <= 1'd0;
		sdblock2mem_fifo_level0 <= 10'd0;
		sdblock2mem_fifo_produce <= 9'd0;
		sdblock2mem_fifo_consume <= 9'd0;
		sdblock2mem_converter_source_payload_data <= 32'd0;
		sdblock2mem_converter_source_payload_valid_token_count <= 3'd0;
		sdblock2mem_converter_demux <= 2'd0;
		sdblock2mem_converter_strobe_all <= 1'd0;
		sdblock2mem_wishbonedmawriter_base_storage <= 64'd0;
		sdblock2mem_wishbonedmawriter_base_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_length_storage <= 32'd0;
		sdblock2mem_wishbonedmawriter_length_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_enable_storage <= 1'd0;
		sdblock2mem_wishbonedmawriter_enable_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_done_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_loop_storage <= 1'd0;
		sdblock2mem_wishbonedmawriter_loop_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_offset_re <= 1'd0;
		sdblock2mem_wishbonedmawriter_offset <= 32'd0;
		sdblock2mem_connect <= 1'd0;
		sdblock2mem_done_d <= 1'd0;
		sdmem2block_irq <= 1'd0;
		sdmem2block_dma_data <= 32'd0;
		sdmem2block_dma_base_storage <= 64'd0;
		sdmem2block_dma_base_re <= 1'd0;
		sdmem2block_dma_length_storage <= 32'd0;
		sdmem2block_dma_length_re <= 1'd0;
		sdmem2block_dma_enable_storage <= 1'd0;
		sdmem2block_dma_enable_re <= 1'd0;
		sdmem2block_dma_done_re <= 1'd0;
		sdmem2block_dma_loop_storage <= 1'd0;
		sdmem2block_dma_loop_re <= 1'd0;
		sdmem2block_dma_offset_re <= 1'd0;
		sdmem2block_dma_offset <= 32'd0;
		sdmem2block_converter_mux <= 2'd0;
		sdmem2block_fifo_readable <= 1'd0;
		sdmem2block_fifo_level0 <= 10'd0;
		sdmem2block_fifo_produce <= 9'd0;
		sdmem2block_fifo_consume <= 9'd0;
		sdmem2block_count <= 9'd0;
		sdmem2block_done_d <= 1'd0;
		card_detect_pending <= 1'd0;
		block2mem_dma_pending <= 1'd0;
		mem2block_dma_pending <= 1'd0;
		eventmanager_status_re <= 1'd0;
		eventmanager_pending_re <= 1'd0;
		eventmanager_pending_r <= 4'd0;
		eventmanager_enable_storage <= 4'd0;
		eventmanager_enable_re <= 1'd0;
		builder_rs232phytx_state <= 1'd0;
		builder_rs232phyrx_state <= 1'd0;
		builder_litedramcore_refresher_state <= 2'd0;
		builder_litedramcore_bankmachine0_state <= 3'd0;
		builder_litedramcore_bankmachine1_state <= 3'd0;
		builder_litedramcore_bankmachine2_state <= 3'd0;
		builder_litedramcore_bankmachine3_state <= 3'd0;
		builder_litedramcore_bankmachine4_state <= 3'd0;
		builder_litedramcore_bankmachine5_state <= 3'd0;
		builder_litedramcore_bankmachine6_state <= 3'd0;
		builder_litedramcore_bankmachine7_state <= 3'd0;
		builder_litedramcore_multiplexer_state <= 4'd0;
		builder_litedramcore_new_master_wdata_ready0 <= 1'd0;
		builder_litedramcore_new_master_wdata_ready1 <= 1'd0;
		builder_litedramcore_new_master_wdata_ready2 <= 1'd0;
		builder_litedramcore_new_master_wdata_ready3 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid0 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid1 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid2 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid3 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid4 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid5 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid6 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid7 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid8 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid9 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid10 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid11 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid12 <= 1'd0;
		builder_litedramcore_new_master_rdata_valid13 <= 1'd0;
		builder_fullmemorywe_state <= 2'd0;
		builder_litedramwishbone2native_state <= 2'd0;
		builder_liteethmacsramwriter_state <= 3'd0;
		builder_liteethmacsramreader_state <= 2'd0;
		builder_sdphyinit_state <= 1'd0;
		builder_sdphycmdw_state <= 2'd0;
		builder_sdphycmdr_state <= 3'd0;
		builder_sdphydataw_state <= 3'd0;
		builder_sdphydatar_state <= 3'd0;
		builder_sdcore_crc16inserter_state <= 1'd0;
		builder_sdcore_fsm_state <= 3'd0;
		builder_sdblock2memdma_state <= 2'd0;
		builder_sdmem2blockdma_fsm_state <= 1'd0;
		builder_sdmem2blockdma_resetinserter_state <= 2'd0;
		builder_soclinux_we <= 1'd0;
		builder_grant <= 2'd0;
		builder_slave_sel_r <= 8'd0;
		builder_count <= 20'd1000000;
		builder_csr_bankarray_sel_r <= 1'd0;
		builder_state <= 2'd0;
	end
	builder_multiregimpl0_regs0 <= serial_rx;
	builder_multiregimpl0_regs1 <= builder_multiregimpl0_regs0;
	builder_multiregimpl2_regs0 <= main_ethphy_data_r;
	builder_multiregimpl2_regs1 <= builder_multiregimpl2_regs0;
	builder_multiregimpl3_regs0 <= main_soclinux_ps_preamble_error_toggle_i;
	builder_multiregimpl3_regs1 <= builder_multiregimpl3_regs0;
	builder_multiregimpl4_regs0 <= main_soclinux_ps_crc_error_toggle_i;
	builder_multiregimpl4_regs1 <= builder_multiregimpl4_regs0;
	builder_multiregimpl6_regs0 <= main_soclinux_tx_cdc_cdc_graycounter1_q;
	builder_multiregimpl6_regs1 <= builder_multiregimpl6_regs0;
	builder_multiregimpl7_regs0 <= main_soclinux_rx_cdc_cdc_graycounter0_q;
	builder_multiregimpl7_regs1 <= builder_multiregimpl7_regs0;
end

reg [31:0] mem[0:11660];
reg [31:0] memdat;
always @(posedge sys_clk) begin
	memdat <= mem[main_soclinux_soclinux_adr];
end

assign main_soclinux_soclinux_dat_r = memdat;

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk) begin
	if (main_soclinux_ram_we[0])
		mem_1[main_soclinux_ram_adr][7:0] <= main_soclinux_ram_dat_w[7:0];
	if (main_soclinux_ram_we[1])
		mem_1[main_soclinux_ram_adr][15:8] <= main_soclinux_ram_dat_w[15:8];
	if (main_soclinux_ram_we[2])
		mem_1[main_soclinux_ram_adr][23:16] <= main_soclinux_ram_dat_w[23:16];
	if (main_soclinux_ram_we[3])
		mem_1[main_soclinux_ram_adr][31:24] <= main_soclinux_ram_dat_w[31:24];
	memadr <= main_soclinux_ram_adr;
end

assign main_soclinux_ram_dat_r = mem_1[memadr];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [7:0] mem_2[0:40];
reg [5:0] memadr_1;
always @(posedge sys_clk) begin
	memadr_1 <= builder_csr_bankarray_adr;
end

assign builder_csr_bankarray_dat_r = mem_2[memadr_1];

initial begin
	$readmemh("mem_2.init", mem_2);
end

reg [9:0] storage[0:15];
reg [9:0] memdat_1;
reg [9:0] memdat_2;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_wrport_we)
		storage[main_soclinux_uart_tx_fifo_wrport_adr] <= main_soclinux_uart_tx_fifo_wrport_dat_w;
	memdat_1 <= storage[main_soclinux_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_rdport_re)
		memdat_2 <= storage[main_soclinux_uart_tx_fifo_rdport_adr];
end

assign main_soclinux_uart_tx_fifo_wrport_dat_r = memdat_1;
assign main_soclinux_uart_tx_fifo_rdport_dat_r = memdat_2;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_3;
reg [9:0] memdat_4;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_wrport_we)
		storage_1[main_soclinux_uart_rx_fifo_wrport_adr] <= main_soclinux_uart_rx_fifo_wrport_dat_w;
	memdat_3 <= storage_1[main_soclinux_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_rdport_re)
		memdat_4 <= storage_1[main_soclinux_uart_rx_fifo_rdport_adr];
end

assign main_soclinux_uart_rx_fifo_wrport_dat_r = memdat_3;
assign main_soclinux_uart_rx_fifo_rdport_dat_r = memdat_4;

ECLKSYNCB ECLKSYNCB(
	.ECLKI(sys2x_i_clk),
	.STOP(main_crg_stop),
	.ECLKO(sys2x_clk)
);

CLKDIVF #(
	.DIV("2.0")
) CLKDIVF (
	.ALIGNWD(1'd0),
	.CLKI(sys2x_clk),
	.RST(main_crg_reset0),
	.CDIVX(sys_clk)
);

DDRDLLA DDRDLLA(
	.CLK(sys2x_clk),
	.FREEZE(main_ddrphy_freeze),
	.RST(init_rst),
	.UDDCNTLN((~main_ddrphy_update)),
	.DDRDEL(main_ddrphy_delay1),
	.LOCK(main_ddrphy_lock0)
);

ODDRX2F ODDRX2F(
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f0)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG (
	.A(main_ddrphy_pad_oddrx2f0),
	.Z(ddram_clk_p)
);

ODDRX2F ODDRX2F_1(
	.D0(main_ddrphy_dfi_p0_address[0]),
	.D1(main_ddrphy_dfi_p0_address[0]),
	.D2(main_ddrphy_dfi_p1_address[0]),
	.D3(main_ddrphy_dfi_p1_address[0]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f1)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_1 (
	.A(main_ddrphy_pad_oddrx2f1),
	.Z(ddram_a[0])
);

ODDRX2F ODDRX2F_2(
	.D0(main_ddrphy_dfi_p0_address[1]),
	.D1(main_ddrphy_dfi_p0_address[1]),
	.D2(main_ddrphy_dfi_p1_address[1]),
	.D3(main_ddrphy_dfi_p1_address[1]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f2)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_2 (
	.A(main_ddrphy_pad_oddrx2f2),
	.Z(ddram_a[1])
);

ODDRX2F ODDRX2F_3(
	.D0(main_ddrphy_dfi_p0_address[2]),
	.D1(main_ddrphy_dfi_p0_address[2]),
	.D2(main_ddrphy_dfi_p1_address[2]),
	.D3(main_ddrphy_dfi_p1_address[2]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f3)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_3 (
	.A(main_ddrphy_pad_oddrx2f3),
	.Z(ddram_a[2])
);

ODDRX2F ODDRX2F_4(
	.D0(main_ddrphy_dfi_p0_address[3]),
	.D1(main_ddrphy_dfi_p0_address[3]),
	.D2(main_ddrphy_dfi_p1_address[3]),
	.D3(main_ddrphy_dfi_p1_address[3]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f4)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_4 (
	.A(main_ddrphy_pad_oddrx2f4),
	.Z(ddram_a[3])
);

ODDRX2F ODDRX2F_5(
	.D0(main_ddrphy_dfi_p0_address[4]),
	.D1(main_ddrphy_dfi_p0_address[4]),
	.D2(main_ddrphy_dfi_p1_address[4]),
	.D3(main_ddrphy_dfi_p1_address[4]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f5)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_5 (
	.A(main_ddrphy_pad_oddrx2f5),
	.Z(ddram_a[4])
);

ODDRX2F ODDRX2F_6(
	.D0(main_ddrphy_dfi_p0_address[5]),
	.D1(main_ddrphy_dfi_p0_address[5]),
	.D2(main_ddrphy_dfi_p1_address[5]),
	.D3(main_ddrphy_dfi_p1_address[5]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f6)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_6 (
	.A(main_ddrphy_pad_oddrx2f6),
	.Z(ddram_a[5])
);

ODDRX2F ODDRX2F_7(
	.D0(main_ddrphy_dfi_p0_address[6]),
	.D1(main_ddrphy_dfi_p0_address[6]),
	.D2(main_ddrphy_dfi_p1_address[6]),
	.D3(main_ddrphy_dfi_p1_address[6]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f7)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_7 (
	.A(main_ddrphy_pad_oddrx2f7),
	.Z(ddram_a[6])
);

ODDRX2F ODDRX2F_8(
	.D0(main_ddrphy_dfi_p0_address[7]),
	.D1(main_ddrphy_dfi_p0_address[7]),
	.D2(main_ddrphy_dfi_p1_address[7]),
	.D3(main_ddrphy_dfi_p1_address[7]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f8)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_8 (
	.A(main_ddrphy_pad_oddrx2f8),
	.Z(ddram_a[7])
);

ODDRX2F ODDRX2F_9(
	.D0(main_ddrphy_dfi_p0_address[8]),
	.D1(main_ddrphy_dfi_p0_address[8]),
	.D2(main_ddrphy_dfi_p1_address[8]),
	.D3(main_ddrphy_dfi_p1_address[8]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f9)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_9 (
	.A(main_ddrphy_pad_oddrx2f9),
	.Z(ddram_a[8])
);

ODDRX2F ODDRX2F_10(
	.D0(main_ddrphy_dfi_p0_address[9]),
	.D1(main_ddrphy_dfi_p0_address[9]),
	.D2(main_ddrphy_dfi_p1_address[9]),
	.D3(main_ddrphy_dfi_p1_address[9]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f10)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_10 (
	.A(main_ddrphy_pad_oddrx2f10),
	.Z(ddram_a[9])
);

ODDRX2F ODDRX2F_11(
	.D0(main_ddrphy_dfi_p0_address[10]),
	.D1(main_ddrphy_dfi_p0_address[10]),
	.D2(main_ddrphy_dfi_p1_address[10]),
	.D3(main_ddrphy_dfi_p1_address[10]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f11)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_11 (
	.A(main_ddrphy_pad_oddrx2f11),
	.Z(ddram_a[10])
);

ODDRX2F ODDRX2F_12(
	.D0(main_ddrphy_dfi_p0_address[11]),
	.D1(main_ddrphy_dfi_p0_address[11]),
	.D2(main_ddrphy_dfi_p1_address[11]),
	.D3(main_ddrphy_dfi_p1_address[11]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f12)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_12 (
	.A(main_ddrphy_pad_oddrx2f12),
	.Z(ddram_a[11])
);

ODDRX2F ODDRX2F_13(
	.D0(main_ddrphy_dfi_p0_address[12]),
	.D1(main_ddrphy_dfi_p0_address[12]),
	.D2(main_ddrphy_dfi_p1_address[12]),
	.D3(main_ddrphy_dfi_p1_address[12]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f13)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_13 (
	.A(main_ddrphy_pad_oddrx2f13),
	.Z(ddram_a[12])
);

ODDRX2F ODDRX2F_14(
	.D0(main_ddrphy_dfi_p0_address[13]),
	.D1(main_ddrphy_dfi_p0_address[13]),
	.D2(main_ddrphy_dfi_p1_address[13]),
	.D3(main_ddrphy_dfi_p1_address[13]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f14)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_14 (
	.A(main_ddrphy_pad_oddrx2f14),
	.Z(ddram_a[13])
);

ODDRX2F ODDRX2F_15(
	.D0(main_ddrphy_dfi_p0_address[14]),
	.D1(main_ddrphy_dfi_p0_address[14]),
	.D2(main_ddrphy_dfi_p1_address[14]),
	.D3(main_ddrphy_dfi_p1_address[14]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f15)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_15 (
	.A(main_ddrphy_pad_oddrx2f15),
	.Z(ddram_a[14])
);

ODDRX2F ODDRX2F_16(
	.D0(main_ddrphy_dfi_p0_bank[0]),
	.D1(main_ddrphy_dfi_p0_bank[0]),
	.D2(main_ddrphy_dfi_p1_bank[0]),
	.D3(main_ddrphy_dfi_p1_bank[0]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f16)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_16 (
	.A(main_ddrphy_pad_oddrx2f16),
	.Z(ddram_ba[0])
);

ODDRX2F ODDRX2F_17(
	.D0(main_ddrphy_dfi_p0_bank[1]),
	.D1(main_ddrphy_dfi_p0_bank[1]),
	.D2(main_ddrphy_dfi_p1_bank[1]),
	.D3(main_ddrphy_dfi_p1_bank[1]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f17)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_17 (
	.A(main_ddrphy_pad_oddrx2f17),
	.Z(ddram_ba[1])
);

ODDRX2F ODDRX2F_18(
	.D0(main_ddrphy_dfi_p0_bank[2]),
	.D1(main_ddrphy_dfi_p0_bank[2]),
	.D2(main_ddrphy_dfi_p1_bank[2]),
	.D3(main_ddrphy_dfi_p1_bank[2]),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f18)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_18 (
	.A(main_ddrphy_pad_oddrx2f18),
	.Z(ddram_ba[2])
);

ODDRX2F ODDRX2F_19(
	.D0(main_ddrphy_dfi_p0_ras_n),
	.D1(main_ddrphy_dfi_p0_ras_n),
	.D2(main_ddrphy_dfi_p1_ras_n),
	.D3(main_ddrphy_dfi_p1_ras_n),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f19)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_19 (
	.A(main_ddrphy_pad_oddrx2f19),
	.Z(ddram_ras_n)
);

ODDRX2F ODDRX2F_20(
	.D0(main_ddrphy_dfi_p0_cas_n),
	.D1(main_ddrphy_dfi_p0_cas_n),
	.D2(main_ddrphy_dfi_p1_cas_n),
	.D3(main_ddrphy_dfi_p1_cas_n),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f20)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_20 (
	.A(main_ddrphy_pad_oddrx2f20),
	.Z(ddram_cas_n)
);

ODDRX2F ODDRX2F_21(
	.D0(main_ddrphy_dfi_p0_we_n),
	.D1(main_ddrphy_dfi_p0_we_n),
	.D2(main_ddrphy_dfi_p1_we_n),
	.D3(main_ddrphy_dfi_p1_we_n),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f21)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_21 (
	.A(main_ddrphy_pad_oddrx2f21),
	.Z(ddram_we_n)
);

ODDRX2F ODDRX2F_22(
	.D0(main_ddrphy_dfi_p0_cke),
	.D1(main_ddrphy_dfi_p0_cke),
	.D2(main_ddrphy_dfi_p1_cke),
	.D3(main_ddrphy_dfi_p1_cke),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f22)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_22 (
	.A(main_ddrphy_pad_oddrx2f22),
	.Z(ddram_cke)
);

ODDRX2F ODDRX2F_23(
	.D0(main_ddrphy_dfi_p0_odt),
	.D1(main_ddrphy_dfi_p0_odt),
	.D2(main_ddrphy_dfi_p1_odt),
	.D3(main_ddrphy_dfi_p1_odt),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_pad_oddrx2f23)
);

DELAYG #(
	.DEL_VALUE(1'd0)
) DELAYG_23 (
	.A(main_ddrphy_pad_oddrx2f23),
	.Z(ddram_odt)
);

DQSBUFM #(
	.DQS_LI_DEL_ADJ("MINUS"),
	.DQS_LI_DEL_VAL(1'd1),
	.DQS_LO_DEL_ADJ("MINUS"),
	.DQS_LO_DEL_VAL(3'd4)
) DQSBUFM (
	.DDRDEL(main_ddrphy_delay0),
	.DQSI(main_ddrphy_dqs_i0),
	.ECLK(sys2x_clk),
	.PAUSE((main_ddrphy_pause0 | main_ddrphy_dly_sel_storage[0])),
	.RDDIRECTION(1'd1),
	.RDLOADN(1'd0),
	.RDMOVE(1'd0),
	.READ0(main_ddrphy_dqs_re),
	.READ1(main_ddrphy_dqs_re),
	.READCLKSEL0(main_ddrphy_rdly0[0]),
	.READCLKSEL1(main_ddrphy_rdly0[1]),
	.READCLKSEL2(main_ddrphy_rdly0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRDIRECTION(1'd1),
	.WRLOADN(1'd0),
	.WRMOVE(1'd0),
	.BURSTDET(main_ddrphy_burstdet0),
	.DATAVALID(main_ddrphy_datavalid[0]),
	.DQSR90(main_ddrphy_dqsr900),
	.DQSW(main_ddrphy_dqsw0),
	.DQSW270(main_ddrphy_dqsw2700),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2])
);

ODDRX2DQSB ODDRX2DQSB(
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.DQSW(main_ddrphy_dqsw0),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dqs0)
);

TSHX2DQSA TSHX2DQSA(
	.DQSW(main_ddrphy_dqsw0),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~(main_ddrphy_dqs_oe | main_ddrphy_dqs_postamble))),
	.T1((~(main_ddrphy_dqs_oe | main_ddrphy_dqs_preamble))),
	.Q(main_ddrphy_dqs_oe_n0)
);

ODDRX2DQA ODDRX2DQA(
	.D0(main_ddrphy_dm_o_data_muxed0[0]),
	.D1(main_ddrphy_dm_o_data_muxed0[1]),
	.D2(main_ddrphy_dm_o_data_muxed0[2]),
	.D3(main_ddrphy_dm_o_data_muxed0[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(ddram_dm[0])
);

ODDRX2DQA ODDRX2DQA_1(
	.D0(main_ddrphy_dq_o_data_muxed0[0]),
	.D1(main_ddrphy_dq_o_data_muxed0[1]),
	.D2(main_ddrphy_dq_o_data_muxed0[2]),
	.D3(main_ddrphy_dq_o_data_muxed0[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o0)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_24 (
	.A(main_ddrphy_dq_i0),
	.Z(main_ddrphy_dq_i_delayed0)
);

IDDRX2DQA IDDRX2DQA(
	.D(main_ddrphy_dq_i_delayed0),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip0_i[0]),
	.Q1(main_ddrphy_bitslip0_i[1]),
	.Q2(main_ddrphy_bitslip0_i[2]),
	.Q3(main_ddrphy_bitslip0_i[3])
);

TSHX2DQA TSHX2DQA(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n0)
);

ODDRX2DQA ODDRX2DQA_2(
	.D0(main_ddrphy_dq_o_data_muxed1[0]),
	.D1(main_ddrphy_dq_o_data_muxed1[1]),
	.D2(main_ddrphy_dq_o_data_muxed1[2]),
	.D3(main_ddrphy_dq_o_data_muxed1[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o1)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_25 (
	.A(main_ddrphy_dq_i1),
	.Z(main_ddrphy_dq_i_delayed1)
);

IDDRX2DQA IDDRX2DQA_1(
	.D(main_ddrphy_dq_i_delayed1),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip1_i[0]),
	.Q1(main_ddrphy_bitslip1_i[1]),
	.Q2(main_ddrphy_bitslip1_i[2]),
	.Q3(main_ddrphy_bitslip1_i[3])
);

TSHX2DQA TSHX2DQA_1(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n1)
);

ODDRX2DQA ODDRX2DQA_3(
	.D0(main_ddrphy_dq_o_data_muxed2[0]),
	.D1(main_ddrphy_dq_o_data_muxed2[1]),
	.D2(main_ddrphy_dq_o_data_muxed2[2]),
	.D3(main_ddrphy_dq_o_data_muxed2[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o2)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_26 (
	.A(main_ddrphy_dq_i2),
	.Z(main_ddrphy_dq_i_delayed2)
);

IDDRX2DQA IDDRX2DQA_2(
	.D(main_ddrphy_dq_i_delayed2),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip2_i[0]),
	.Q1(main_ddrphy_bitslip2_i[1]),
	.Q2(main_ddrphy_bitslip2_i[2]),
	.Q3(main_ddrphy_bitslip2_i[3])
);

TSHX2DQA TSHX2DQA_2(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n2)
);

ODDRX2DQA ODDRX2DQA_4(
	.D0(main_ddrphy_dq_o_data_muxed3[0]),
	.D1(main_ddrphy_dq_o_data_muxed3[1]),
	.D2(main_ddrphy_dq_o_data_muxed3[2]),
	.D3(main_ddrphy_dq_o_data_muxed3[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o3)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_27 (
	.A(main_ddrphy_dq_i3),
	.Z(main_ddrphy_dq_i_delayed3)
);

IDDRX2DQA IDDRX2DQA_3(
	.D(main_ddrphy_dq_i_delayed3),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip3_i[0]),
	.Q1(main_ddrphy_bitslip3_i[1]),
	.Q2(main_ddrphy_bitslip3_i[2]),
	.Q3(main_ddrphy_bitslip3_i[3])
);

TSHX2DQA TSHX2DQA_3(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n3)
);

ODDRX2DQA ODDRX2DQA_5(
	.D0(main_ddrphy_dq_o_data_muxed4[0]),
	.D1(main_ddrphy_dq_o_data_muxed4[1]),
	.D2(main_ddrphy_dq_o_data_muxed4[2]),
	.D3(main_ddrphy_dq_o_data_muxed4[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o4)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_28 (
	.A(main_ddrphy_dq_i4),
	.Z(main_ddrphy_dq_i_delayed4)
);

IDDRX2DQA IDDRX2DQA_4(
	.D(main_ddrphy_dq_i_delayed4),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip4_i[0]),
	.Q1(main_ddrphy_bitslip4_i[1]),
	.Q2(main_ddrphy_bitslip4_i[2]),
	.Q3(main_ddrphy_bitslip4_i[3])
);

TSHX2DQA TSHX2DQA_4(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n4)
);

ODDRX2DQA ODDRX2DQA_6(
	.D0(main_ddrphy_dq_o_data_muxed5[0]),
	.D1(main_ddrphy_dq_o_data_muxed5[1]),
	.D2(main_ddrphy_dq_o_data_muxed5[2]),
	.D3(main_ddrphy_dq_o_data_muxed5[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o5)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_29 (
	.A(main_ddrphy_dq_i5),
	.Z(main_ddrphy_dq_i_delayed5)
);

IDDRX2DQA IDDRX2DQA_5(
	.D(main_ddrphy_dq_i_delayed5),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip5_i[0]),
	.Q1(main_ddrphy_bitslip5_i[1]),
	.Q2(main_ddrphy_bitslip5_i[2]),
	.Q3(main_ddrphy_bitslip5_i[3])
);

TSHX2DQA TSHX2DQA_5(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n5)
);

ODDRX2DQA ODDRX2DQA_7(
	.D0(main_ddrphy_dq_o_data_muxed6[0]),
	.D1(main_ddrphy_dq_o_data_muxed6[1]),
	.D2(main_ddrphy_dq_o_data_muxed6[2]),
	.D3(main_ddrphy_dq_o_data_muxed6[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o6)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_30 (
	.A(main_ddrphy_dq_i6),
	.Z(main_ddrphy_dq_i_delayed6)
);

IDDRX2DQA IDDRX2DQA_6(
	.D(main_ddrphy_dq_i_delayed6),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip6_i[0]),
	.Q1(main_ddrphy_bitslip6_i[1]),
	.Q2(main_ddrphy_bitslip6_i[2]),
	.Q3(main_ddrphy_bitslip6_i[3])
);

TSHX2DQA TSHX2DQA_6(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n6)
);

ODDRX2DQA ODDRX2DQA_8(
	.D0(main_ddrphy_dq_o_data_muxed7[0]),
	.D1(main_ddrphy_dq_o_data_muxed7[1]),
	.D2(main_ddrphy_dq_o_data_muxed7[2]),
	.D3(main_ddrphy_dq_o_data_muxed7[3]),
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o7)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_31 (
	.A(main_ddrphy_dq_i7),
	.Z(main_ddrphy_dq_i_delayed7)
);

IDDRX2DQA IDDRX2DQA_7(
	.D(main_ddrphy_dq_i_delayed7),
	.DQSR90(main_ddrphy_dqsr900),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr0[0]),
	.RDPNTR1(main_ddrphy_rdpntr0[1]),
	.RDPNTR2(main_ddrphy_rdpntr0[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr0[0]),
	.WRPNTR1(main_ddrphy_wrpntr0[1]),
	.WRPNTR2(main_ddrphy_wrpntr0[2]),
	.Q0(main_ddrphy_bitslip7_i[0]),
	.Q1(main_ddrphy_bitslip7_i[1]),
	.Q2(main_ddrphy_bitslip7_i[2]),
	.Q3(main_ddrphy_bitslip7_i[3])
);

TSHX2DQA TSHX2DQA_7(
	.DQSW270(main_ddrphy_dqsw2700),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n7)
);

DQSBUFM #(
	.DQS_LI_DEL_ADJ("MINUS"),
	.DQS_LI_DEL_VAL(1'd1),
	.DQS_LO_DEL_ADJ("MINUS"),
	.DQS_LO_DEL_VAL(3'd4)
) DQSBUFM_1 (
	.DDRDEL(main_ddrphy_delay0),
	.DQSI(main_ddrphy_dqs_i1),
	.ECLK(sys2x_clk),
	.PAUSE((main_ddrphy_pause0 | main_ddrphy_dly_sel_storage[1])),
	.RDDIRECTION(1'd1),
	.RDLOADN(1'd0),
	.RDMOVE(1'd0),
	.READ0(main_ddrphy_dqs_re),
	.READ1(main_ddrphy_dqs_re),
	.READCLKSEL0(main_ddrphy_rdly1[0]),
	.READCLKSEL1(main_ddrphy_rdly1[1]),
	.READCLKSEL2(main_ddrphy_rdly1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRDIRECTION(1'd1),
	.WRLOADN(1'd0),
	.WRMOVE(1'd0),
	.BURSTDET(main_ddrphy_burstdet1),
	.DATAVALID(main_ddrphy_datavalid[1]),
	.DQSR90(main_ddrphy_dqsr901),
	.DQSW(main_ddrphy_dqsw1),
	.DQSW270(main_ddrphy_dqsw2701),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2])
);

ODDRX2DQSB ODDRX2DQSB_1(
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.DQSW(main_ddrphy_dqsw1),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dqs1)
);

TSHX2DQSA TSHX2DQSA_1(
	.DQSW(main_ddrphy_dqsw1),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~(main_ddrphy_dqs_oe | main_ddrphy_dqs_postamble))),
	.T1((~(main_ddrphy_dqs_oe | main_ddrphy_dqs_preamble))),
	.Q(main_ddrphy_dqs_oe_n1)
);

ODDRX2DQA ODDRX2DQA_9(
	.D0(main_ddrphy_dm_o_data_muxed1[0]),
	.D1(main_ddrphy_dm_o_data_muxed1[1]),
	.D2(main_ddrphy_dm_o_data_muxed1[2]),
	.D3(main_ddrphy_dm_o_data_muxed1[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(ddram_dm[1])
);

ODDRX2DQA ODDRX2DQA_10(
	.D0(main_ddrphy_dq_o_data_muxed8[0]),
	.D1(main_ddrphy_dq_o_data_muxed8[1]),
	.D2(main_ddrphy_dq_o_data_muxed8[2]),
	.D3(main_ddrphy_dq_o_data_muxed8[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o8)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_32 (
	.A(main_ddrphy_dq_i8),
	.Z(main_ddrphy_dq_i_delayed8)
);

IDDRX2DQA IDDRX2DQA_8(
	.D(main_ddrphy_dq_i_delayed8),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip8_i[0]),
	.Q1(main_ddrphy_bitslip8_i[1]),
	.Q2(main_ddrphy_bitslip8_i[2]),
	.Q3(main_ddrphy_bitslip8_i[3])
);

TSHX2DQA TSHX2DQA_8(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n8)
);

ODDRX2DQA ODDRX2DQA_11(
	.D0(main_ddrphy_dq_o_data_muxed9[0]),
	.D1(main_ddrphy_dq_o_data_muxed9[1]),
	.D2(main_ddrphy_dq_o_data_muxed9[2]),
	.D3(main_ddrphy_dq_o_data_muxed9[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o9)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_33 (
	.A(main_ddrphy_dq_i9),
	.Z(main_ddrphy_dq_i_delayed9)
);

IDDRX2DQA IDDRX2DQA_9(
	.D(main_ddrphy_dq_i_delayed9),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip9_i[0]),
	.Q1(main_ddrphy_bitslip9_i[1]),
	.Q2(main_ddrphy_bitslip9_i[2]),
	.Q3(main_ddrphy_bitslip9_i[3])
);

TSHX2DQA TSHX2DQA_9(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n9)
);

ODDRX2DQA ODDRX2DQA_12(
	.D0(main_ddrphy_dq_o_data_muxed10[0]),
	.D1(main_ddrphy_dq_o_data_muxed10[1]),
	.D2(main_ddrphy_dq_o_data_muxed10[2]),
	.D3(main_ddrphy_dq_o_data_muxed10[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o10)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_34 (
	.A(main_ddrphy_dq_i10),
	.Z(main_ddrphy_dq_i_delayed10)
);

IDDRX2DQA IDDRX2DQA_10(
	.D(main_ddrphy_dq_i_delayed10),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip10_i[0]),
	.Q1(main_ddrphy_bitslip10_i[1]),
	.Q2(main_ddrphy_bitslip10_i[2]),
	.Q3(main_ddrphy_bitslip10_i[3])
);

TSHX2DQA TSHX2DQA_10(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n10)
);

ODDRX2DQA ODDRX2DQA_13(
	.D0(main_ddrphy_dq_o_data_muxed11[0]),
	.D1(main_ddrphy_dq_o_data_muxed11[1]),
	.D2(main_ddrphy_dq_o_data_muxed11[2]),
	.D3(main_ddrphy_dq_o_data_muxed11[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o11)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_35 (
	.A(main_ddrphy_dq_i11),
	.Z(main_ddrphy_dq_i_delayed11)
);

IDDRX2DQA IDDRX2DQA_11(
	.D(main_ddrphy_dq_i_delayed11),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip11_i[0]),
	.Q1(main_ddrphy_bitslip11_i[1]),
	.Q2(main_ddrphy_bitslip11_i[2]),
	.Q3(main_ddrphy_bitslip11_i[3])
);

TSHX2DQA TSHX2DQA_11(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n11)
);

ODDRX2DQA ODDRX2DQA_14(
	.D0(main_ddrphy_dq_o_data_muxed12[0]),
	.D1(main_ddrphy_dq_o_data_muxed12[1]),
	.D2(main_ddrphy_dq_o_data_muxed12[2]),
	.D3(main_ddrphy_dq_o_data_muxed12[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o12)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_36 (
	.A(main_ddrphy_dq_i12),
	.Z(main_ddrphy_dq_i_delayed12)
);

IDDRX2DQA IDDRX2DQA_12(
	.D(main_ddrphy_dq_i_delayed12),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip12_i[0]),
	.Q1(main_ddrphy_bitslip12_i[1]),
	.Q2(main_ddrphy_bitslip12_i[2]),
	.Q3(main_ddrphy_bitslip12_i[3])
);

TSHX2DQA TSHX2DQA_12(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n12)
);

ODDRX2DQA ODDRX2DQA_15(
	.D0(main_ddrphy_dq_o_data_muxed13[0]),
	.D1(main_ddrphy_dq_o_data_muxed13[1]),
	.D2(main_ddrphy_dq_o_data_muxed13[2]),
	.D3(main_ddrphy_dq_o_data_muxed13[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o13)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_37 (
	.A(main_ddrphy_dq_i13),
	.Z(main_ddrphy_dq_i_delayed13)
);

IDDRX2DQA IDDRX2DQA_13(
	.D(main_ddrphy_dq_i_delayed13),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip13_i[0]),
	.Q1(main_ddrphy_bitslip13_i[1]),
	.Q2(main_ddrphy_bitslip13_i[2]),
	.Q3(main_ddrphy_bitslip13_i[3])
);

TSHX2DQA TSHX2DQA_13(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n13)
);

ODDRX2DQA ODDRX2DQA_16(
	.D0(main_ddrphy_dq_o_data_muxed14[0]),
	.D1(main_ddrphy_dq_o_data_muxed14[1]),
	.D2(main_ddrphy_dq_o_data_muxed14[2]),
	.D3(main_ddrphy_dq_o_data_muxed14[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o14)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_38 (
	.A(main_ddrphy_dq_i14),
	.Z(main_ddrphy_dq_i_delayed14)
);

IDDRX2DQA IDDRX2DQA_14(
	.D(main_ddrphy_dq_i_delayed14),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip14_i[0]),
	.Q1(main_ddrphy_bitslip14_i[1]),
	.Q2(main_ddrphy_bitslip14_i[2]),
	.Q3(main_ddrphy_bitslip14_i[3])
);

TSHX2DQA TSHX2DQA_14(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n14)
);

ODDRX2DQA ODDRX2DQA_17(
	.D0(main_ddrphy_dq_o_data_muxed15[0]),
	.D1(main_ddrphy_dq_o_data_muxed15[1]),
	.D2(main_ddrphy_dq_o_data_muxed15[2]),
	.D3(main_ddrphy_dq_o_data_muxed15[3]),
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.Q(main_ddrphy_dq_o15)
);

DELAYG #(
	.DEL_MODE("DQS_ALIGNED_X2")
) DELAYG_39 (
	.A(main_ddrphy_dq_i15),
	.Z(main_ddrphy_dq_i_delayed15)
);

IDDRX2DQA IDDRX2DQA_15(
	.D(main_ddrphy_dq_i_delayed15),
	.DQSR90(main_ddrphy_dqsr901),
	.ECLK(sys2x_clk),
	.RDPNTR0(main_ddrphy_rdpntr1[0]),
	.RDPNTR1(main_ddrphy_rdpntr1[1]),
	.RDPNTR2(main_ddrphy_rdpntr1[2]),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.WRPNTR0(main_ddrphy_wrpntr1[0]),
	.WRPNTR1(main_ddrphy_wrpntr1[1]),
	.WRPNTR2(main_ddrphy_wrpntr1[2]),
	.Q0(main_ddrphy_bitslip15_i[0]),
	.Q1(main_ddrphy_bitslip15_i[1]),
	.Q2(main_ddrphy_bitslip15_i[2]),
	.Q3(main_ddrphy_bitslip15_i[3])
);

TSHX2DQA TSHX2DQA_15(
	.DQSW270(main_ddrphy_dqsw2701),
	.ECLK(sys2x_clk),
	.RST(sys_rst),
	.SCLK(sys_clk),
	.T0((~main_ddrphy_dq_oe)),
	.T1((~main_ddrphy_dq_oe)),
	.Q(main_ddrphy_dq_oe_n15)
);

reg [24:0] storage_2[0:7];
reg [24:0] memdat_5;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_3[0:7];
reg [24:0] memdat_6;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_4[0:7];
reg [24:0] memdat_7;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_5[0:7];
reg [24:0] memdat_8;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_8 <= storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_8;
assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_6[0:7];
reg [24:0] memdat_9;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
		storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
	memdat_9 <= storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_9;
assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_7[0:7];
reg [24:0] memdat_10;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
		storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
	memdat_10 <= storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_10;
assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_8[0:7];
reg [24:0] memdat_11;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
		storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
	memdat_11 <= storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_11;
assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_9[0:7];
reg [24:0] memdat_12;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
		storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
	memdat_12 <= storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_12;
assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];

reg [25:0] tag_mem[0:127];
reg [6:0] memadr_2;
always @(posedge sys_clk) begin
	if (main_soclinux_tag_port_we)
		tag_mem[main_soclinux_tag_port_adr] <= main_soclinux_tag_port_dat_w;
	memadr_2 <= main_soclinux_tag_port_adr;
end

assign main_soclinux_tag_port_dat_r = tag_mem[memadr_2];

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_40 (
	.A(main_ethphy_eth_tx_clk_o),
	.Z(eth_clocks_tx)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_41 (
	.A(main_ethphy_tx_ctl_oddrx1f),
	.Z(eth_tx_ctl)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_42 (
	.A(main_ethphy_tx_data_oddrx1f[0]),
	.Z(eth_tx_data[0])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_43 (
	.A(main_ethphy_tx_data_oddrx1f[1]),
	.Z(eth_tx_data[1])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_44 (
	.A(main_ethphy_tx_data_oddrx1f[2]),
	.Z(eth_tx_data[2])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_45 (
	.A(main_ethphy_tx_data_oddrx1f[3]),
	.Z(eth_tx_data[3])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_46 (
	.A(eth_rx_ctl),
	.Z(main_ethphy_rx_ctl_delayf)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_47 (
	.A(eth_rx_data[0]),
	.Z(main_ethphy_rx_data_delayf[0])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_48 (
	.A(eth_rx_data[1]),
	.Z(main_ethphy_rx_data_delayf[1])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_49 (
	.A(eth_rx_data[2]),
	.Z(main_ethphy_rx_data_delayf[2])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_50 (
	.A(eth_rx_data[3]),
	.Z(main_ethphy_rx_data_delayf[3])
);

reg [11:0] storage_10[0:4];
reg [11:0] memdat_13;
always @(posedge eth_rx_clk) begin
	if (main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we)
		storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr] <= main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	memdat_13 <= storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr];
end

always @(posedge eth_rx_clk) begin
end

assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_r = memdat_13;
assign main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr];

reg [41:0] storage_11[0:31];
reg [4:0] memadr_3;
reg [4:0] memadr_4;
always @(posedge sys_clk) begin
	if (main_soclinux_tx_cdc_cdc_wrport_we)
		storage_11[main_soclinux_tx_cdc_cdc_wrport_adr] <= main_soclinux_tx_cdc_cdc_wrport_dat_w;
	memadr_3 <= main_soclinux_tx_cdc_cdc_wrport_adr;
end

always @(posedge eth_tx_clk) begin
	memadr_4 <= main_soclinux_tx_cdc_cdc_rdport_adr;
end

assign main_soclinux_tx_cdc_cdc_wrport_dat_r = storage_11[memadr_3];
assign main_soclinux_tx_cdc_cdc_rdport_dat_r = storage_11[memadr_4];

reg [41:0] storage_12[0:31];
reg [4:0] memadr_5;
reg [4:0] memadr_6;
always @(posedge eth_rx_clk) begin
	if (main_soclinux_rx_cdc_cdc_wrport_we)
		storage_12[main_soclinux_rx_cdc_cdc_wrport_adr] <= main_soclinux_rx_cdc_cdc_wrport_dat_w;
	memadr_5 <= main_soclinux_rx_cdc_cdc_wrport_adr;
end

always @(posedge sys_clk) begin
	memadr_6 <= main_soclinux_rx_cdc_cdc_rdport_adr;
end

assign main_soclinux_rx_cdc_cdc_wrport_dat_r = storage_12[memadr_5];
assign main_soclinux_rx_cdc_cdc_rdport_dat_r = storage_12[memadr_6];

reg [34:0] storage_13[0:1];
reg [34:0] memdat_14;
always @(posedge sys_clk) begin
	if (main_soclinux_writer_stat_fifo_wrport_we)
		storage_13[main_soclinux_writer_stat_fifo_wrport_adr] <= main_soclinux_writer_stat_fifo_wrport_dat_w;
	memdat_14 <= storage_13[main_soclinux_writer_stat_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_writer_stat_fifo_wrport_dat_r = memdat_14;
assign main_soclinux_writer_stat_fifo_rdport_dat_r = storage_13[main_soclinux_writer_stat_fifo_rdport_adr];

reg [31:0] mem_3[0:381];
reg [8:0] memadr_7;
reg [31:0] memdat_15;
always @(posedge sys_clk) begin
	if (main_soclinux_writer_memory0_we)
		mem_3[main_soclinux_writer_memory0_adr] <= main_soclinux_writer_memory0_dat_w;
	memadr_7 <= main_soclinux_writer_memory0_adr;
end

always @(posedge sys_clk) begin
	memdat_15 <= mem_3[main_soclinux_sram0_adr0];
end

assign main_soclinux_writer_memory0_dat_r = mem_3[memadr_7];
assign main_soclinux_sram0_dat_r0 = memdat_15;

reg [31:0] mem_4[0:381];
reg [8:0] memadr_8;
reg [31:0] memdat_16;
always @(posedge sys_clk) begin
	if (main_soclinux_writer_memory1_we)
		mem_4[main_soclinux_writer_memory1_adr] <= main_soclinux_writer_memory1_dat_w;
	memadr_8 <= main_soclinux_writer_memory1_adr;
end

always @(posedge sys_clk) begin
	memdat_16 <= mem_4[main_soclinux_sram1_adr0];
end

assign main_soclinux_writer_memory1_dat_r = mem_4[memadr_8];
assign main_soclinux_sram1_dat_r0 = memdat_16;

reg [13:0] storage_14[0:1];
reg [13:0] memdat_17;
always @(posedge sys_clk) begin
	if (main_soclinux_reader_cmd_fifo_wrport_we)
		storage_14[main_soclinux_reader_cmd_fifo_wrport_adr] <= main_soclinux_reader_cmd_fifo_wrport_dat_w;
	memdat_17 <= storage_14[main_soclinux_reader_cmd_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_soclinux_reader_cmd_fifo_wrport_dat_r = memdat_17;
assign main_soclinux_reader_cmd_fifo_rdport_dat_r = storage_14[main_soclinux_reader_cmd_fifo_rdport_adr];

reg [31:0] mem_5[0:381];
reg [8:0] memadr_9;
reg [8:0] memadr_10;
always @(posedge sys_clk) begin
	memadr_9 <= main_soclinux_reader_memory0_adr;
end

always @(posedge sys_clk) begin
	if (main_soclinux_sram0_we[0])
		mem_5[main_soclinux_sram0_adr1][7:0] <= main_soclinux_sram0_dat_w[7:0];
	if (main_soclinux_sram0_we[1])
		mem_5[main_soclinux_sram0_adr1][15:8] <= main_soclinux_sram0_dat_w[15:8];
	if (main_soclinux_sram0_we[2])
		mem_5[main_soclinux_sram0_adr1][23:16] <= main_soclinux_sram0_dat_w[23:16];
	if (main_soclinux_sram0_we[3])
		mem_5[main_soclinux_sram0_adr1][31:24] <= main_soclinux_sram0_dat_w[31:24];
	memadr_10 <= main_soclinux_sram0_adr1;
end

assign main_soclinux_reader_memory0_dat_r = mem_5[memadr_9];
assign main_soclinux_sram0_dat_r1 = mem_5[memadr_10];

reg [31:0] mem_6[0:381];
reg [8:0] memadr_11;
reg [8:0] memadr_12;
always @(posedge sys_clk) begin
	memadr_11 <= main_soclinux_reader_memory1_adr;
end

always @(posedge sys_clk) begin
	if (main_soclinux_sram1_we[0])
		mem_6[main_soclinux_sram1_adr1][7:0] <= main_soclinux_sram1_dat_w[7:0];
	if (main_soclinux_sram1_we[1])
		mem_6[main_soclinux_sram1_adr1][15:8] <= main_soclinux_sram1_dat_w[15:8];
	if (main_soclinux_sram1_we[2])
		mem_6[main_soclinux_sram1_adr1][23:16] <= main_soclinux_sram1_dat_w[23:16];
	if (main_soclinux_sram1_we[3])
		mem_6[main_soclinux_sram1_adr1][31:24] <= main_soclinux_sram1_dat_w[31:24];
	memadr_12 <= main_soclinux_sram1_adr1;
end

assign main_soclinux_reader_memory1_dat_r = mem_6[memadr_11];
assign main_soclinux_sram1_dat_r1 = mem_6[memadr_12];

USRMCLK USRMCLK(
	.USRMCLKI(spiflashdualquad_clk),
	.USRMCLKTS(1'd0)
);

reg [9:0] storage_15[0:7];
reg [9:0] memdat_18;
always @(posedge sys_clk) begin
	if (sdcore_fifo_wrport_we)
		storage_15[sdcore_fifo_wrport_adr] <= sdcore_fifo_wrport_dat_w;
	memdat_18 <= storage_15[sdcore_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdcore_fifo_wrport_dat_r = memdat_18;
assign sdcore_fifo_rdport_dat_r = storage_15[sdcore_fifo_rdport_adr];

reg [9:0] storage_16[0:511];
reg [9:0] memdat_19;
reg [9:0] memdat_20;
always @(posedge sys_clk) begin
	if (sdblock2mem_fifo_wrport_we)
		storage_16[sdblock2mem_fifo_wrport_adr] <= sdblock2mem_fifo_wrport_dat_w;
	memdat_19 <= storage_16[sdblock2mem_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (sdblock2mem_fifo_rdport_re)
		memdat_20 <= storage_16[sdblock2mem_fifo_rdport_adr];
end

assign sdblock2mem_fifo_wrport_dat_r = memdat_19;
assign sdblock2mem_fifo_rdport_dat_r = memdat_20;

reg [9:0] storage_17[0:511];
reg [9:0] memdat_21;
reg [9:0] memdat_22;
always @(posedge sys_clk) begin
	if (sdmem2block_fifo_wrport_we)
		storage_17[sdmem2block_fifo_wrport_adr] <= sdmem2block_fifo_wrport_dat_w;
	memdat_21 <= storage_17[sdmem2block_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (sdmem2block_fifo_rdport_re)
		memdat_22 <= storage_17[sdmem2block_fifo_rdport_adr];
end

assign sdmem2block_fifo_wrport_dat_r = memdat_21;
assign sdmem2block_fifo_rdport_dat_r = memdat_22;

VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm(
	.clintWishbone_ADR(main_soclinux_clintbus_adr),
	.clintWishbone_CYC(main_soclinux_clintbus_cyc),
	.clintWishbone_DAT_MOSI(main_soclinux_clintbus_dat_w),
	.clintWishbone_STB(main_soclinux_clintbus_stb),
	.clintWishbone_WE(main_soclinux_clintbus_we),
	.debugCd_external_clk(sys_clk),
	.debugCd_external_reset((sys_rst | main_soclinux_reset)),
	.debugPort_capture(main_soclinux_jtag_capture),
	.debugPort_enable(main_soclinux_jtag_enable),
	.debugPort_reset(main_soclinux_jtag_reset),
	.debugPort_shift(main_soclinux_jtag_shift),
	.debugPort_tdi(main_soclinux_jtag_tdi),
	.debugPort_update(main_soclinux_jtag_update),
	.interrupts(main_soclinux_interrupt),
	.jtag_clk(main_soclinux_jtag_clk),
	.peripheral_ACK(main_soclinux_pbus_ack),
	.peripheral_DAT_MISO(main_soclinux_pbus_dat_r),
	.peripheral_ERR(main_soclinux_pbus_err),
	.plicWishbone_ADR(main_soclinux_plicbus_adr),
	.plicWishbone_CYC(main_soclinux_plicbus_cyc),
	.plicWishbone_DAT_MOSI(main_soclinux_plicbus_dat_w),
	.plicWishbone_STB(main_soclinux_plicbus_stb),
	.plicWishbone_WE(main_soclinux_plicbus_we),
	.clintWishbone_ACK(main_soclinux_clintbus_ack),
	.clintWishbone_DAT_MISO(main_soclinux_clintbus_dat_r),
	.debugPort_tdo(main_soclinux_jtag_tdo),
	.peripheral_ADR(main_soclinux_pbus_adr),
	.peripheral_BTE(main_soclinux_pbus_bte),
	.peripheral_CTI(main_soclinux_pbus_cti),
	.peripheral_CYC(main_soclinux_pbus_cyc),
	.peripheral_DAT_MOSI(main_soclinux_pbus_dat_w),
	.peripheral_SEL(main_soclinux_pbus_sel),
	.peripheral_STB(main_soclinux_pbus_stb),
	.peripheral_WE(main_soclinux_pbus_we),
	.plicWishbone_ACK(main_soclinux_plicbus_ack),
	.plicWishbone_DAT_MISO(main_soclinux_plicbus_dat_r)
);

(* FREQUENCY_PIN_CLKI = "100.0", FREQUENCY_PIN_CLKOP = "100.0", FREQUENCY_PIN_CLKOS = "25.0", ICP_CURRENT = "6", LPF_RESISTOR = "16", MFG_ENABLE_FILTEROPAMP = "1", MFG_GMCREF_SEL = "2" *) EHXPLLL #(
	.CLKFB_DIV(3'd4),
	.CLKI_DIV(1'd1),
	.CLKOP_CPHASE(2'd3),
	.CLKOP_DIV(3'd4),
	.CLKOP_ENABLE("ENABLED"),
	.CLKOP_FPHASE(1'd0),
	.CLKOS2_CPHASE(1'd0),
	.CLKOS2_DIV(1'd1),
	.CLKOS2_ENABLE("ENABLED"),
	.CLKOS2_FPHASE(1'd0),
	.CLKOS_CPHASE(4'd15),
	.CLKOS_DIV(5'd16),
	.CLKOS_ENABLE("ENABLED"),
	.CLKOS_FPHASE(1'd0),
	.FEEDBK_PATH("INT_OS2")
) EHXPLLL (
	.CLKI(main_crg_clkin),
	.RST(main_crg_reset1),
	.STDBY(main_crg_stdby),
	.CLKOP(main_crg_clkout0),
	.CLKOS(main_crg_clkout1),
	.CLKOS2(builder_crg_ecp5pll),
	.LOCK(builder_crg_locked)
);

reg [7:0] data_mem_grain0[0:127];
reg [6:0] memadr_13;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[0])
		data_mem_grain0[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[7:0];
	memadr_13 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[7:0] = data_mem_grain0[memadr_13];

reg [7:0] data_mem_grain1[0:127];
reg [6:0] memadr_14;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[1])
		data_mem_grain1[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[15:8];
	memadr_14 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[15:8] = data_mem_grain1[memadr_14];

reg [7:0] data_mem_grain2[0:127];
reg [6:0] memadr_15;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[2])
		data_mem_grain2[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[23:16];
	memadr_15 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[23:16] = data_mem_grain2[memadr_15];

reg [7:0] data_mem_grain3[0:127];
reg [6:0] memadr_16;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[3])
		data_mem_grain3[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[31:24];
	memadr_16 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[31:24] = data_mem_grain3[memadr_16];

reg [7:0] data_mem_grain4[0:127];
reg [6:0] memadr_17;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[4])
		data_mem_grain4[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[39:32];
	memadr_17 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[39:32] = data_mem_grain4[memadr_17];

reg [7:0] data_mem_grain5[0:127];
reg [6:0] memadr_18;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[5])
		data_mem_grain5[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[47:40];
	memadr_18 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[47:40] = data_mem_grain5[memadr_18];

reg [7:0] data_mem_grain6[0:127];
reg [6:0] memadr_19;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[6])
		data_mem_grain6[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[55:48];
	memadr_19 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[55:48] = data_mem_grain6[memadr_19];

reg [7:0] data_mem_grain7[0:127];
reg [6:0] memadr_20;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[7])
		data_mem_grain7[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[63:56];
	memadr_20 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[63:56] = data_mem_grain7[memadr_20];

reg [7:0] data_mem_grain8[0:127];
reg [6:0] memadr_21;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[8])
		data_mem_grain8[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[71:64];
	memadr_21 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[71:64] = data_mem_grain8[memadr_21];

reg [7:0] data_mem_grain9[0:127];
reg [6:0] memadr_22;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[9])
		data_mem_grain9[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[79:72];
	memadr_22 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[79:72] = data_mem_grain9[memadr_22];

reg [7:0] data_mem_grain10[0:127];
reg [6:0] memadr_23;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[10])
		data_mem_grain10[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[87:80];
	memadr_23 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[87:80] = data_mem_grain10[memadr_23];

reg [7:0] data_mem_grain11[0:127];
reg [6:0] memadr_24;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[11])
		data_mem_grain11[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[95:88];
	memadr_24 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[95:88] = data_mem_grain11[memadr_24];

reg [7:0] data_mem_grain12[0:127];
reg [6:0] memadr_25;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[12])
		data_mem_grain12[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[103:96];
	memadr_25 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[103:96] = data_mem_grain12[memadr_25];

reg [7:0] data_mem_grain13[0:127];
reg [6:0] memadr_26;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[13])
		data_mem_grain13[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[111:104];
	memadr_26 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[111:104] = data_mem_grain13[memadr_26];

reg [7:0] data_mem_grain14[0:127];
reg [6:0] memadr_27;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[14])
		data_mem_grain14[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[119:112];
	memadr_27 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[119:112] = data_mem_grain14[memadr_27];

reg [7:0] data_mem_grain15[0:127];
reg [6:0] memadr_28;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[15])
		data_mem_grain15[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[127:120];
	memadr_28 <= main_soclinux_data_port_adr;
end

assign main_soclinux_data_port_dat_r[127:120] = data_mem_grain15[memadr_28];

FD1S3BX FD1S3BX(
	.CK(sys2x_i_clk),
	.D(1'd0),
	.PD((~main_crg_locked)),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl0_rst1)
);

FD1S3BX FD1S3BX_1(
	.CK(sys2x_i_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl0_rst1),
	.PD((~main_crg_locked)),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl0_expr)
);

FD1S3BX FD1S3BX_2(
	.CK(init_clk),
	.D(1'd0),
	.PD((~main_crg_locked)),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl1_rst1)
);

FD1S3BX FD1S3BX_3(
	.CK(init_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl1_rst1),
	.PD((~main_crg_locked)),
	.Q(init_rst)
);

FD1S3BX FD1S3BX_4(
	.CK(sys_clk),
	.D(1'd0),
	.PD((((~main_crg_locked) | main_crg_reset0) | main_crg_rst)),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl2_rst1)
);

FD1S3BX FD1S3BX_5(
	.CK(sys_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl2_rst1),
	.PD((((~main_crg_locked) | main_crg_reset0) | main_crg_rst)),
	.Q(sys_rst)
);

FD1S3BX FD1S3BX_6(
	.CK(sys2x_clk),
	.D(1'd0),
	.PD((((~main_crg_locked) | main_crg_reset0) | main_crg_rst)),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl3_rst1)
);

FD1S3BX FD1S3BX_7(
	.CK(sys2x_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl3_rst1),
	.PD((((~main_crg_locked) | main_crg_reset0) | main_crg_rst)),
	.Q(sys2x_rst)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO (
	.B(ddram_dqs_p[0]),
	.I(main_ddrphy_dqs0),
	.T((~(~main_ddrphy_dqs_oe_n0))),
	.O(main_ddrphy_dqs_i0)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_1 (
	.B(ddram_dq[0]),
	.I(main_ddrphy_dq_o0),
	.T((~(~main_ddrphy_dq_oe_n0))),
	.O(main_ddrphy_dq_i0)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_2 (
	.B(ddram_dq[1]),
	.I(main_ddrphy_dq_o1),
	.T((~(~main_ddrphy_dq_oe_n1))),
	.O(main_ddrphy_dq_i1)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_3 (
	.B(ddram_dq[2]),
	.I(main_ddrphy_dq_o2),
	.T((~(~main_ddrphy_dq_oe_n2))),
	.O(main_ddrphy_dq_i2)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_4 (
	.B(ddram_dq[3]),
	.I(main_ddrphy_dq_o3),
	.T((~(~main_ddrphy_dq_oe_n3))),
	.O(main_ddrphy_dq_i3)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_5 (
	.B(ddram_dq[4]),
	.I(main_ddrphy_dq_o4),
	.T((~(~main_ddrphy_dq_oe_n4))),
	.O(main_ddrphy_dq_i4)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_6 (
	.B(ddram_dq[5]),
	.I(main_ddrphy_dq_o5),
	.T((~(~main_ddrphy_dq_oe_n5))),
	.O(main_ddrphy_dq_i5)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_7 (
	.B(ddram_dq[6]),
	.I(main_ddrphy_dq_o6),
	.T((~(~main_ddrphy_dq_oe_n6))),
	.O(main_ddrphy_dq_i6)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_8 (
	.B(ddram_dq[7]),
	.I(main_ddrphy_dq_o7),
	.T((~(~main_ddrphy_dq_oe_n7))),
	.O(main_ddrphy_dq_i7)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_9 (
	.B(ddram_dqs_p[1]),
	.I(main_ddrphy_dqs1),
	.T((~(~main_ddrphy_dqs_oe_n1))),
	.O(main_ddrphy_dqs_i1)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_10 (
	.B(ddram_dq[8]),
	.I(main_ddrphy_dq_o8),
	.T((~(~main_ddrphy_dq_oe_n8))),
	.O(main_ddrphy_dq_i8)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_11 (
	.B(ddram_dq[9]),
	.I(main_ddrphy_dq_o9),
	.T((~(~main_ddrphy_dq_oe_n9))),
	.O(main_ddrphy_dq_i9)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_12 (
	.B(ddram_dq[10]),
	.I(main_ddrphy_dq_o10),
	.T((~(~main_ddrphy_dq_oe_n10))),
	.O(main_ddrphy_dq_i10)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_13 (
	.B(ddram_dq[11]),
	.I(main_ddrphy_dq_o11),
	.T((~(~main_ddrphy_dq_oe_n11))),
	.O(main_ddrphy_dq_i11)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_14 (
	.B(ddram_dq[12]),
	.I(main_ddrphy_dq_o12),
	.T((~(~main_ddrphy_dq_oe_n12))),
	.O(main_ddrphy_dq_i12)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_15 (
	.B(ddram_dq[13]),
	.I(main_ddrphy_dq_o13),
	.T((~(~main_ddrphy_dq_oe_n13))),
	.O(main_ddrphy_dq_i13)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_16 (
	.B(ddram_dq[14]),
	.I(main_ddrphy_dq_o14),
	.T((~(~main_ddrphy_dq_oe_n14))),
	.O(main_ddrphy_dq_i14)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_17 (
	.B(ddram_dq[15]),
	.I(main_ddrphy_dq_o15),
	.T((~(~main_ddrphy_dq_oe_n15))),
	.O(main_ddrphy_dq_i15)
);

ODDRX1F ODDRX1F(
	.D0(1'd1),
	.D1(1'd0),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_eth_tx_clk_o)
);

FD1S3BX FD1S3BX_8(
	.CK(eth_tx_clk),
	.D(1'd0),
	.PD(main_ethphy_reset0),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl4_rst1)
);

FD1S3BX FD1S3BX_9(
	.CK(eth_tx_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl4_rst1),
	.PD(main_ethphy_reset0),
	.Q(eth_tx_rst)
);

FD1S3BX FD1S3BX_10(
	.CK(eth_rx_clk),
	.D(1'd0),
	.PD(main_ethphy_reset0),
	.Q(builder_latticeecp5asyncresetsynchronizerimpl5_rst1)
);

FD1S3BX FD1S3BX_11(
	.CK(eth_rx_clk),
	.D(builder_latticeecp5asyncresetsynchronizerimpl5_rst1),
	.PD(main_ethphy_reset0),
	.Q(eth_rx_rst)
);

ODDRX1F ODDRX1F_1(
	.D0(main_ethphy_sink_valid),
	.D1(main_ethphy_sink_valid),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_tx_ctl_oddrx1f)
);

ODDRX1F ODDRX1F_2(
	.D0(main_ethphy_sink_payload_data[0]),
	.D1(main_ethphy_sink_payload_data[4]),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_tx_data_oddrx1f[0])
);

ODDRX1F ODDRX1F_3(
	.D0(main_ethphy_sink_payload_data[1]),
	.D1(main_ethphy_sink_payload_data[5]),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_tx_data_oddrx1f[1])
);

ODDRX1F ODDRX1F_4(
	.D0(main_ethphy_sink_payload_data[2]),
	.D1(main_ethphy_sink_payload_data[6]),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_tx_data_oddrx1f[2])
);

ODDRX1F ODDRX1F_5(
	.D0(main_ethphy_sink_payload_data[3]),
	.D1(main_ethphy_sink_payload_data[7]),
	.SCLK(eth_tx_clk),
	.Q(main_ethphy_tx_data_oddrx1f[3])
);

IDDRX1F IDDRX1F(
	.D(main_ethphy_rx_ctl_delayf),
	.SCLK(eth_rx_clk),
	.Q0(main_ethphy_rx_ctl[0]),
	.Q1(main_ethphy_rx_ctl[1])
);

IDDRX1F IDDRX1F_1(
	.D(main_ethphy_rx_data_delayf[0]),
	.SCLK(eth_rx_clk),
	.Q0(main_ethphy_rx_data[0]),
	.Q1(main_ethphy_rx_data[4])
);

IDDRX1F IDDRX1F_2(
	.D(main_ethphy_rx_data_delayf[1]),
	.SCLK(eth_rx_clk),
	.Q0(main_ethphy_rx_data[1]),
	.Q1(main_ethphy_rx_data[5])
);

IDDRX1F IDDRX1F_3(
	.D(main_ethphy_rx_data_delayf[2]),
	.SCLK(eth_rx_clk),
	.Q0(main_ethphy_rx_data[2]),
	.Q1(main_ethphy_rx_data[6])
);

IDDRX1F IDDRX1F_4(
	.D(main_ethphy_rx_data_delayf[3]),
	.SCLK(eth_rx_clk),
	.Q0(main_ethphy_rx_data[3]),
	.Q1(main_ethphy_rx_data[7])
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_18 (
	.B(eth_mdio),
	.I(main_ethphy_data_w),
	.T((~main_ethphy_data_oe)),
	.O(main_ethphy_data_r)
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_19 (
	.B(spiflash4x_dq[0]),
	.I(o[0]),
	.T((~oe)),
	.O(i0[0])
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_20 (
	.B(spiflash4x_dq[1]),
	.I(o[1]),
	.T((~oe)),
	.O(i0[1])
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_21 (
	.B(spiflash4x_dq[2]),
	.I(o[2]),
	.T((~(oe | bitbang_en_storage))),
	.O(i0[2])
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO_22 (
	.B(spiflash4x_dq[3]),
	.I(o[3]),
	.T((~(oe | bitbang_en_storage))),
	.O(i0[3])
);

/* OFS1P3BX OFS1P3BX( */
/* 	.D(clocker_clk0), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdcard_clk) */
/* ); */

/* OFS1P3BX OFS1P3BX_1( */
/* 	.D(sdpads_cmd_oe), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdcard_cmd_dir) */
/* ); */

/* OFS1P3BX OFS1P3BX_2( */
/* 	.D(sdpads_data_oe), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdcard_dat0_dir) */
/* ); */

/* OFS1P3BX OFS1P3BX_3( */
/* 	.D(sdpads_data_oe), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdcard_dat13_dir) */
/* ); */

/* OFS1P3BX OFS1P3BX_4( */
/* 	.D(sdpads_cmd_o), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(builder_inferedsdrtristate0__o) */
/* ); */

/* IFS1P3BX IFS1P3BX( */
/* 	.D(builder_inferedsdrtristate0__i), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdpads_cmd_i) */
/* ); */

/* TRELLIS_IO #( */
/* 	.DIR("BIDIR") */
/* ) TRELLIS_IO_23 ( */
/* 	.B(sdcard_cmd), */
/* 	.I(builder_inferedsdrtristate0__o), */
/* 	.T((~builder_inferedsdrtristate0_oe)), */
/* 	.O(builder_inferedsdrtristate0__i) */
/* ); */

/* OFS1P3BX OFS1P3BX_5( */
/* 	.D(sdpads_data_o[0]), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(builder_inferedsdrtristate1__o) */
/* ); */

/* IFS1P3BX IFS1P3BX_1( */
/* 	.D(builder_inferedsdrtristate1__i), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdpads_data_i[0]) */
/* ); */

/* TRELLIS_IO #( */
/* 	.DIR("BIDIR") */
/* ) TRELLIS_IO_24 ( */
/* 	.B(sdcard_data[0]), */
/* 	.I(builder_inferedsdrtristate1__o), */
/* 	.T((~builder_inferedsdrtristate1_oe)), */
/* 	.O(builder_inferedsdrtristate1__i) */
/* ); */

/* OFS1P3BX OFS1P3BX_6( */
/* 	.D(sdpads_data_o[1]), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(builder_inferedsdrtristate2__o) */
/* ); */

/* IFS1P3BX IFS1P3BX_2( */
/* 	.D(builder_inferedsdrtristate2__i), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdpads_data_i[1]) */
/* ); */

/* TRELLIS_IO #( */
/* 	.DIR("BIDIR") */
/* ) TRELLIS_IO_25 ( */
/* 	.B(sdcard_data[1]), */
/* 	.I(builder_inferedsdrtristate2__o), */
/* 	.T((~builder_inferedsdrtristate2_oe)), */
/* 	.O(builder_inferedsdrtristate2__i) */
/* ); */

/* OFS1P3BX OFS1P3BX_7( */
/* 	.D(sdpads_data_o[2]), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(builder_inferedsdrtristate3__o) */
/* ); */

/* IFS1P3BX IFS1P3BX_3( */
/* 	.D(builder_inferedsdrtristate3__i), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdpads_data_i[2]) */
/* ); */

/* TRELLIS_IO #( */
/* 	.DIR("BIDIR") */
/* ) TRELLIS_IO_26 ( */
/* 	.B(sdcard_data[2]), */
/* 	.I(builder_inferedsdrtristate3__o), */
/* 	.T((~builder_inferedsdrtristate3_oe)), */
/* 	.O(builder_inferedsdrtristate3__i) */
/* ); */

/* OFS1P3BX OFS1P3BX_8( */
/* 	.D(sdpads_data_o[3]), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(builder_inferedsdrtristate4__o) */
/* ); */

/* IFS1P3BX IFS1P3BX_4( */
/* 	.D(builder_inferedsdrtristate4__i), */
/* 	.PD(1'd0), */
/* 	.SCLK(sys_clk), */
/* 	.SP(1'd1), */
/* 	.Q(sdpads_data_i[3]) */
/* ); */

/* TRELLIS_IO #( */
/* 	.DIR("BIDIR") */
/* ) TRELLIS_IO_27 ( */
/* 	.B(sdcard_data[3]), */
/* 	.I(builder_inferedsdrtristate4__o), */
/* 	.T((~builder_inferedsdrtristate4_oe)), */
/* 	.O(builder_inferedsdrtristate4__i) */
/* ); */

endmodule
