Aagaard, M., Cook, B., Day, N. A., and Jones, R. B. 2001. A framework for microprocessor correctness statements. In Proceedings of the Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), Livingston, UK. T. Margaria and T. F. Melham, eds. Lecture Notes in Computer Science, vol. 2144. Springer, 433--448.
Aagaard, M., Cook, B., Day, N. A., and Jones, R. B. 2003. A framework for superscalar microprocessor correctness statements. Int. J. Softw. Tools Technol. Transfer 4, 3, 298--312.
Magdy S. Abadir , Kenneth L. Albin , John Havlicek , Narayanan Krishnamurthy , Andrew K. Martin, Formal Verification Successes at Motorola, Formal Methods in System Design, v.22 n.2, p.117-123, March 2003[doi>10.1023/A:1022917321255]
Arons, T. and Pnueli, A. 2000. A comparison of two verification methods for speculative instruction execution. In Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems (TACAS), Berlin. Lecture Notes in Computer Science, vol. 1785. Springer, 487--502.
Bob Bentley, Validating the intel pentium 4 microprocessor, Proceedings of the 38th annual Design Automation Conference, p.244-248, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378473]
Bob Bentley, Validating a modern microprocessor, Proceedings of the 17th international conference on Computer Aided Verification, July 06-10, 2005, Edinburgh, Scotland, UK[doi>10.1007/11513988_2]
Bryant, R. E., German, S., and Velev, M. N. 1999. Exploiting positive equality in a logic of equality with uninterpreted functions. In Proceedings of the Computer-Aided Verification (CAV), Trento, Italy. N. Halbwachs and D. Peled, eds. Lecture Notes in Computer Science, vol. 1633. Springer, 470--482.
Randal E. Bryant , Shuvendu K. Lahiri , Sanjit A. Seshia, Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions, Proceedings of the 14th International Conference on Computer Aided Verification, p.78-92, July 27-31, 2002
Jerry R. Burch , David L. Dill, Automatic verification of Pipelined Microprocessor Control, Proceedings of the 6th International Conference on Computer Aided Verification, p.68-80, June 21-23, 1994
de Moura, L. 2006. Yices homepage. http://fm.csl.sri.com/yices.
Ganzinger, H., Hagen, G., Nieuwenhuis, R., Oliveras, A., and Tinelli, C. 2004. DPLL(T): Fast decision procedures. In Proceedings of the Computer-Aided Verification (CAV), Boston, MA. R. Alur and D. Peled, eds. Lecture Notes in Computer Science, vol. 3114. Springer, 175--188.
Hosabettu, R., Srivas, M., and Gopalakrishnan, G. 1999. Proof of correctness of a processor with reorder buffer using the completion functions approach. In Proceedings of the Computer-Aided Verification (CAV), Trento, Italy. N. Halbwachs and D. Peled, eds. Lecture Notes in Computer Science, vol. 1633. Springer, 686--698.
James K. Huggins , David Van Campenhout, Specification and verification of pipelining in the ARM2 RISC microprocessor, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.4, p.563-580, Oct. 1998[doi>10.1145/296333.296345]
Robert B. Jones , Jens U. Skakkebæk , David L. Dill, Reducing Manual Abstraction in Formal Verification of Out-of-Order Execution, Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design, p.2-17, November 04-06, 1998
Roma Kane , Panagiotis Manolios , Sudarshan K. Srinivasan, Monolithic verification of deep pipelines with collapsed flushing, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Matt Kaufmann , J. Strother Moore , Panagiotis Manolios, Computer-Aided Reasoning: An Approach, Kluwer Academic Publishers, Norwell, MA, 2000
Matt Kaufmann , J. Strother Moore , Panagiotis Manolios, Computer-Aided Reasoning: An Approach, Kluwer Academic Publishers, Norwell, MA, 2000
Kroening, D. 2001. Formal verification of pipelined microprocessors. Ph.D. thesis, Universität des Saarlandes.
Shuvendu K. Lahiri , Sanjit A. Seshia , Randal E. Bryant, Modeling and Verification of Out-of-Order Microprocessors in UCLID, Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design, p.142-159, November 06-08, 2002
J. M. Ludden , W. Roesner , G. M. Heiling , J. R. Reysa , J. R. Jackson , B.-L. Chu , M. L. Behm , J. R. Baumgartner , R. D. Peterson , J. Abdulhafiz , W. E. Bucy , J. H. Klaus , D. J. Klema , T. N. Le , F. D. Lewis , P. E. Milling , L. A. McConville , B. S. Nelson , V. Paruthi , T. W. Pouarz , A. D. Romonosky , J. Stuecheli , K. D. Thompson , D. W. Victor , B. Wile, Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems, IBM Journal of Research and Development, v.46 n.1, p.53-76, January 2002[doi>10.1147/rd.461.0053]
Panagiotis Manolios, Correctness of Pipelined Machines, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.161-178, November 01-03, 2000
Manolios, P. 2001. Mechanical verification of reactive systems. Ph.D. thesis, University of Texas at Austin. http://www.cc.gatech.edu/~manolios/publications.html.
Manolios, P. 2003. A compositional theory of refinement for branching time. In Proceedings of the 12th IFIP WG 10.5 Advanced Research Working Conference (CHARME), D. Geist and E. Tronci, eds. Lecture Notes in Computer Science, vol. 2860. Springer, 304--318.
Manolios, P. and Srinivasan, S. K. 2003. Automatic verification of safety and liveness for XScale-like processor models using WEB refinements. Tech. Rep. GIT-CERCS-03-17, Georgia Institute of Technology, College of Computing. September.
Panagiotis Manolios , Sudarshan K. Srinivasan, Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements, Proceedings of the conference on Design, automation and test in Europe, p.10168, February 16-20, 2004
P. Manolios , S. K. Srinivasan, A complete compositional reasoning framework for the efficient verification of pipelined machines, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.863-870, November 06-10, 2005, San Jose, CA
P. Manolios , S. K. Srinivasan, A computationally ef~cient method based on commitment re~nement maps for verifying pipelined machines., Proceedings of the 2nd ACM/IEEE International Conference on Formal Methods and Models for Co-Design, p.188-197, July 11-14, 2005[doi>10.1109/MEMCOD.2005.1487914]
Manolios, P. and Srinivasan, S. K. 2005c. A parameterized benchmark suite of hard pipelined machine verification problems. http://www.cc.gatech.edu/~manolios/benchmarks/charme.html.
Panagiotis Manolios , Sudarshan K. Srinivasan, Refinement Maps for Efficient Verification of Processor Models, Proceedings of the conference on Design, Automation and Test in Europe, p.1304-1309, March 07-11, 2005[doi>10.1109/DATE.2005.257]
Kenneth L. McMillan, Verification of an Implementation of Tomasulo's Algorithm by Compositional Model Checking, Proceedings of the 10th International Conference on Computer Aided Verification, p.110-121, June 28-July 02, 1998
Prabhat Mishra , Nikil D. Dutt, Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions, Proceedings of the IFIP 17th World Computer Congress - TC10 Stream on Distributed and Parallel Embedded Systems: Design and Analysis of Distributed Embedded Systems, p.81-90, August 25-29, 2002
Owre, S., Shankar, N., Rushby, J. M., and Stringer-Calvert, D. W. J. 2001. PVS system guide. http://pvs.csl.sri.com/doc/pvs-system-guide.pdf.
V. A. Patankar , A. Jain , R. E. Bryant, Formal Verification of an ARM Processor, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.282, January 10-13, 1999
Ryan, L. 2008. Siege homepage. http://www.cs.sfu.ca/~loryan/personal.
Jun Sawada , Warren A. Hunt, Jr. , Donald Fussell, Formal verification of an advanced pipelined machine, The University of Texas at Austin, 1999
Jun Sawada , Warren A. Hunt, Jr., Verification of FM9801: An Out-of-Order Microprocessor Model with Speculative Execution, Exceptions, and Program-Modifying Capability, Formal Methods in System Design, v.20 n.2, p.187-222, March 2002[doi>10.1023/A:1014122630277]
Mandayam Srivas , Mark Bickford, Formal Verification of a Pipelined Microprocessor, IEEE Software, v.7 n.5, p.52-64, September 1990[doi>10.1109/52.57892]
Miroslav N. Velev, Using positive equality to prove liveness for pipelined microprocessors, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Miroslav N. Velev , Randal E. Bryant, Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction, Proceedings of the 37th Annual Design Automation Conference, p.112-117, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337331]
