Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  6 15:07:40 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Player1/moveClock/CLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player2/moveClock/CLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ScoreBoard/clk/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.694        0.000                      0                  150        0.203        0.000                      0                  150        3.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
CLK100MHZ                  {0.000 5.000}        10.000          100.000         
  CLKGame_clockGenerator   {0.000 50.000}       100.000         10.000          
  CLKPixel_clockGenerator  {0.000 19.861}       39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  CLKGame_clockGenerator        95.278        0.000                      0                   84        0.203        0.000                      0                   84       49.500        0.000                       0                    47  
  CLKPixel_clockGenerator       34.694        0.000                      0                   66        0.214        0.000                      0                   66       19.361        0.000                       0                    34  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKGame_clockGenerator
  To Clock:  CLKGame_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       95.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.278ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.936%)  route 3.325ns (80.064%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.784     3.239    Player2/moveClock/CLK
    SLICE_X52Y98         FDRE                                         r  Player2/moveClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.505    98.485    Player2/moveClock/CLKGame
    SLICE_X52Y98         FDRE                                         r  Player2/moveClock/counter_reg[13]/C
                         clock pessimism              0.576    99.061    
                         clock uncertainty           -0.115    98.946    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    98.517    Player2/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.517    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                 95.278    

Slack (MET) :             95.278ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.936%)  route 3.325ns (80.064%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.784     3.239    Player2/moveClock/CLK
    SLICE_X52Y98         FDRE                                         r  Player2/moveClock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.505    98.485    Player2/moveClock/CLKGame
    SLICE_X52Y98         FDRE                                         r  Player2/moveClock/counter_reg[14]/C
                         clock pessimism              0.576    99.061    
                         clock uncertainty           -0.115    98.946    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    98.517    Player2/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.517    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                 95.278    

Slack (MET) :             95.332ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.202%)  route 3.271ns (79.798%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.635    -0.905    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  Player1/moveClock/counter_reg[10]/Q
                         net (fo=2, routed)           0.868     0.419    Player1/moveClock/counter[10]
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.695     1.238    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.362 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.650     2.012    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.136 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.058     3.194    Player1/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.514    98.494    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[13]/C
                         clock pessimism              0.576    99.070    
                         clock uncertainty           -0.115    98.955    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429    98.526    Player1/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.526    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 95.332    

Slack (MET) :             95.332ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.202%)  route 3.271ns (79.798%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.635    -0.905    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  Player1/moveClock/counter_reg[10]/Q
                         net (fo=2, routed)           0.868     0.419    Player1/moveClock/counter[10]
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.695     1.238    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.362 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.650     2.012    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.136 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.058     3.194    Player1/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.514    98.494    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
                         clock pessimism              0.576    99.070    
                         clock uncertainty           -0.115    98.955    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429    98.526    Player1/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.526    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 95.332    

Slack (MET) :             95.413ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.613%)  route 3.189ns (79.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.647     3.103    Player2/moveClock/CLK
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.504    98.484    Player2/moveClock/CLKGame
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[1]/C
                         clock pessimism              0.576    99.060    
                         clock uncertainty           -0.115    98.945    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    98.516    Player2/moveClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 95.413    

Slack (MET) :             95.413ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.613%)  route 3.189ns (79.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.647     3.103    Player2/moveClock/CLK
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.504    98.484    Player2/moveClock/CLKGame
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[2]/C
                         clock pessimism              0.576    99.060    
                         clock uncertainty           -0.115    98.945    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    98.516    Player2/moveClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 95.413    

Slack (MET) :             95.413ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.613%)  route 3.189ns (79.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.647     3.103    Player2/moveClock/CLK
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.504    98.484    Player2/moveClock/CLKGame
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[3]/C
                         clock pessimism              0.576    99.060    
                         clock uncertainty           -0.115    98.945    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    98.516    Player2/moveClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 95.413    

Slack (MET) :             95.413ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.613%)  route 3.189ns (79.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.647     3.103    Player2/moveClock/CLK
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.504    98.484    Player2/moveClock/CLKGame
    SLICE_X52Y95         FDRE                                         r  Player2/moveClock/counter_reg[4]/C
                         clock pessimism              0.576    99.060    
                         clock uncertainty           -0.115    98.945    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    98.516    Player2/moveClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 95.413    

Slack (MET) :             95.444ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.828ns (20.642%)  route 3.183ns (79.358%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.642     3.098    Player2/moveClock/CLK
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.505    98.485    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[10]/C
                         clock pessimism              0.601    99.086    
                         clock uncertainty           -0.115    98.971    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    98.542    Player2/moveClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.444    

Slack (MET) :             95.444ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.828ns (20.642%)  route 3.183ns (79.358%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.626    -0.914    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.097     0.639    Player2/moveClock/counter[12]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.124     0.763 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.797     1.561    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.685 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.647     2.332    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.642     3.098    Player2/moveClock/CLK
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          1.505    98.485    Player2/moveClock/CLKGame
    SLICE_X52Y97         FDRE                                         r  Player2/moveClock/counter_reg[11]/C
                         clock pessimism              0.601    99.086    
                         clock uncertainty           -0.115    98.971    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    98.542    Player2/moveClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.501%)  route 0.339ns (59.499%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X13Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ScoreBoard/clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.333    ScoreBoard/clk/counter[4]
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  ScoreBoard/clk/counter[11]_i_3/O
                         net (fo=12, routed)          0.219    -0.069    ScoreBoard/clk/CLK_0
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  ScoreBoard/clk/CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.024    ScoreBoard/clk/CLK_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  ScoreBoard/clk/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.846    -0.827    ScoreBoard/clk/CLKGame
    SLICE_X13Y96         FDRE                                         r  ScoreBoard/clk/CLK_reg/C
                         clock pessimism              0.509    -0.318    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.091    -0.227    ScoreBoard/clk/CLK_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X12Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  ScoreBoard/clk/counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.255    ScoreBoard/clk/counter[0]
    SLICE_X12Y100        LUT1 (Prop_lut1_I0_O)        0.043    -0.212 r  ScoreBoard/clk/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    ScoreBoard/clk/counter_1[0]
    SLICE_X12Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.841    -0.832    ScoreBoard/clk/CLKGame
    SLICE_X12Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.133    -0.461    ScoreBoard/clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.567    -0.597    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Player1/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.339    Player1/moveClock/counter[12]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  Player1/moveClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.231    Player1/moveClock/data0[12]
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.838    -0.835    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105    -0.492    Player1/moveClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.566    -0.598    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.340    Player1/moveClock/counter[8]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  Player1/moveClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.232    Player1/moveClock/data0[8]
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.837    -0.836    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.566    -0.598    Player1/moveClock/CLKGame
    SLICE_X49Y95         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.337    Player1/moveClock/counter[4]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  Player1/moveClock/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.229    Player1/moveClock/data0[4]
    SLICE_X49Y95         FDRE                                         r  Player1/moveClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.837    -0.836    Player1/moveClock/CLKGame
    SLICE_X49Y95         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    Player1/moveClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X13Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ScoreBoard/clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.333    ScoreBoard/clk/counter[4]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  ScoreBoard/clk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    ScoreBoard/clk/data0[4]
    SLICE_X13Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.841    -0.832    ScoreBoard/clk/CLKGame
    SLICE_X13Y100        FDRE                                         r  ScoreBoard/clk/counter_reg[4]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.489    ScoreBoard/clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ScoreBoard/clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.333    ScoreBoard/clk/counter[8]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  ScoreBoard/clk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    ScoreBoard/clk/data0[8]
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.841    -0.832    ScoreBoard/clk/CLKGame
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[8]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105    -0.489    ScoreBoard/clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ScoreBoard/clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.114    -0.339    ScoreBoard/clk/counter[5]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  ScoreBoard/clk/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    ScoreBoard/clk/data0[5]
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.841    -0.832    ScoreBoard/clk/CLKGame
    SLICE_X13Y101        FDRE                                         r  ScoreBoard/clk/counter_reg[5]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105    -0.489    ScoreBoard/clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.566    -0.598    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Player1/moveClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.341    Player1/moveClock/counter[5]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.226 r  Player1/moveClock/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.226    Player1/moveClock/data0[5]
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.837    -0.836    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.570    -0.594    ScoreBoard/clk/CLKGame
    SLICE_X13Y102        FDRE                                         r  ScoreBoard/clk/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ScoreBoard/clk/counter_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.337    ScoreBoard/clk/counter[9]
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.222 r  ScoreBoard/clk/counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.222    ScoreBoard/clk/data0[9]
    SLICE_X13Y102        FDRE                                         r  ScoreBoard/clk/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout2_buf/O
                         net (fo=45, routed)          0.841    -0.832    ScoreBoard/clk/CLKGame
    SLICE_X13Y102        FDRE                                         r  ScoreBoard/clk/counter_reg[9]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.105    -0.489    ScoreBoard/clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKGame_clockGenerator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y95     Player1/moveClock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y95     Player1/moveClock/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     Player1/moveClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     Player2/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       34.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.196ns (26.369%)  route 3.340ns (73.631%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 f  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 r  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           0.949     2.930    VSync/HS/VCounter_reg[4]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.124     3.054 r  VSync/HS/VCounter[6]_i_1/O
                         net (fo=3, routed)           0.572     3.627    VSync/VCounter
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    38.321    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.196ns (26.369%)  route 3.340ns (73.631%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 f  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 r  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           0.949     2.930    VSync/HS/VCounter_reg[4]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.124     3.054 r  VSync/HS/VCounter[6]_i_1/O
                         net (fo=3, routed)           0.572     3.627    VSync/VCounter
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    38.321    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.196ns (26.369%)  route 3.340ns (73.631%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 f  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 r  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           0.949     2.930    VSync/HS/VCounter_reg[4]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.124     3.054 r  VSync/HS/VCounter[6]_i_1/O
                         net (fo=3, routed)           0.572     3.627    VSync/VCounter
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    38.321    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.768ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/can_writeV_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.988ns (21.617%)  route 3.582ns (78.383%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.209 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.386     0.896    VSync/VCounter_reg__0[2]
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.299     1.195 r  VSync/yPos[9]_i_2/O
                         net (fo=1, routed)           0.282     1.477    VSync/yPos[9]_i_2_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     1.601 f  VSync/yPos[9]_i_1/O
                         net (fo=12, routed)          1.250     2.851    VSync/HS/can_writeV_reg[0]
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.146     2.997 r  VSync/HS/can_writeV_i_1/O
                         net (fo=1, routed)           0.665     3.661    VSync/HS_n_15
    SLICE_X8Y104         FDRE                                         r  VSync/can_writeV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.508    38.209    VSync/CLK
    SLICE_X8Y104         FDRE                                         r  VSync/can_writeV_reg/C
                         clock pessimism              0.578    38.787    
                         clock uncertainty           -0.098    38.689    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)       -0.260    38.429    VSync/can_writeV_reg
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                 34.768    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.196ns (26.551%)  route 3.308ns (73.449%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.210 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 r  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 f  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           1.490     3.471    VSync/VCounter[9]_i_4_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.124     3.595 r  VSync/VCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.595    VSync/VCounter[1]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.509    38.210    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.603    38.813    
                         clock uncertainty           -0.098    38.715    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.029    38.744    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.196ns (26.540%)  route 3.310ns (73.460%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.210 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 r  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 f  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           1.492     3.473    VSync/VCounter[9]_i_4_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     3.597 r  VSync/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.597    VSync/VCounter[3]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.509    38.210    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.603    38.813    
                         clock uncertainty           -0.098    38.715    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.031    38.746    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.167ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.224ns (27.005%)  route 3.308ns (72.995%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.210 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.368     0.877    VSync/VCounter_reg__0[2]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.327     1.204 r  VSync/VSync_i_4/O
                         net (fo=2, routed)           0.451     1.655    VSync/VSync_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.326     1.981 f  VSync/VCounter[9]_i_4/O
                         net (fo=8, routed)           1.490     3.471    VSync/VCounter[9]_i_4_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.152     3.623 r  VSync/VCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.623    VSync/VCounter[2]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.509    38.210    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.603    38.813    
                         clock uncertainty           -0.098    38.715    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.075    38.790    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 35.167    

Slack (MET) :             35.274ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VSync_reg/S
                            (rising edge-triggered cell FDSE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.966ns (24.417%)  route 2.990ns (75.583%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.631    -0.909    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          1.386     0.896    VSync/VCounter_reg__0[2]
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.299     1.195 r  VSync/yPos[9]_i_2/O
                         net (fo=1, routed)           0.282     1.477    VSync/yPos[9]_i_2_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     1.601 f  VSync/yPos[9]_i_1/O
                         net (fo=12, routed)          0.586     2.186    VSync/yPos[9]_i_1_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.124     2.310 r  VSync/VSync_i_1/O
                         net (fo=1, routed)           0.737     3.047    VSync/VSync_i_1_n_0
    SLICE_X5Y103         FDSE                                         r  VSync/VSync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X5Y103         FDSE                                         r  VSync/VSync_reg/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X5Y103         FDSE (Setup_fdse_C_S)       -0.429    38.321    VSync/VSync_reg
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.274    

Slack (MET) :             35.554ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.718ns (18.405%)  route 3.183ns (81.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    -0.910    VSync/HS/CLK
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=22, routed)          1.783     1.292    VSync/HS/HCounter_reg__0[2]
    SLICE_X13Y104        LUT5 (Prop_lut5_I2_O)        0.299     1.591 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=12, routed)          1.400     2.991    VSync/can_writeV0
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.205    38.545    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                 35.554    

Slack (MET) :             35.554ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.718ns (18.405%)  route 3.183ns (81.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.288 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    -0.910    VSync/HS/CLK
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=22, routed)          1.783     1.292    VSync/HS/HCounter_reg__0[2]
    SLICE_X13Y104        LUT5 (Prop_lut5_I2_O)        0.299     1.591 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=12, routed)          1.400     2.991    VSync/can_writeV0
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587    38.288    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.560    38.848    
                         clock uncertainty           -0.098    38.750    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.205    38.545    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                 35.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/yPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.570    -0.594    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VSync/VCounter_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.314    VSync/VCounter_reg__0[3]
    SLICE_X8Y103         FDRE                                         r  VSync/yPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.840    -0.833    VSync/CLK
    SLICE_X8Y103         FDRE                                         r  VSync/yPos_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.052    -0.527    VSync/yPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VSync_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.597    -0.567    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           0.133    -0.293    VSync/VCounter_reg__0[6]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  VSync/VSync_i_2/O
                         net (fo=1, routed)           0.000    -0.248    VSync/p_1_in
    SLICE_X5Y103         FDSE                                         r  VSync/VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.867    -0.805    VSync/CLK
    SLICE_X5Y103         FDSE                                         r  VSync/VSync_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X5Y103         FDSE (Hold_fdse_C_D)         0.092    -0.462    VSync/VSync_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.992%)  route 0.145ns (41.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.568    -0.596    VSync/HS/CLK
    SLICE_X12Y108        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VSync/HS/HCounter_reg[3]/Q
                         net (fo=24, routed)          0.145    -0.287    VSync/HS/HCounter_reg__0[3]
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    VSync/HS/p_0_in[5]
    SLICE_X12Y107        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.839    -0.834    VSync/HS/CLK
    SLICE_X12Y107        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y107        FDRE (Hold_fdre_C_D)         0.120    -0.460    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.570    -0.594    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          0.083    -0.383    VSync/VCounter_reg__0[2]
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.099    -0.284 r  VSync/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    VSync/VCounter[3]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.841    -0.832    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.092    -0.502    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.246%)  route 0.159ns (45.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.569    -0.595    VSync/HS/CLK
    SLICE_X15Y105        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=25, routed)          0.159    -0.295    VSync/HS/HCounter_reg__0[0]
    SLICE_X15Y106        LUT3 (Prop_lut3_I2_O)        0.048    -0.247 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VSync/HS/p_0_in[2]
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.840    -0.833    VSync/HS/CLK
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.107    -0.472    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.569    -0.595    VSync/HS/CLK
    SLICE_X15Y105        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=25, routed)          0.159    -0.295    VSync/HS/HCounter_reg__0[0]
    SLICE_X15Y106        LUT2 (Prop_lut2_I1_O)        0.045    -0.250 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    VSync/HS/p_0_in[1]
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.840    -0.833    VSync/HS/CLK
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.091    -0.488    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.597    -0.567    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  VSync/VCounter_reg[4]/Q
                         net (fo=8, routed)           0.119    -0.320    VSync/VCounter_reg__0[4]
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.099    -0.221 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    VSync/p_0_in__0[5]
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.867    -0.805    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.092    -0.475    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.570    -0.594    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VSync/VCounter_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.274    VSync/VCounter_reg__0[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I2_O)        0.042    -0.232 r  VSync/VCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    VSync/VCounter[2]_i_1_n_0
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.841    -0.832    VSync/CLK
    SLICE_X9Y101         FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.107    -0.487    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.324%)  route 0.120ns (34.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.597    -0.567    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  VSync/VCounter_reg[4]/Q
                         net (fo=8, routed)           0.120    -0.319    VSync/VCounter_reg__0[4]
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.099    -0.220 r  VSync/VCounter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    VSync/VCounter[6]_i_2_n_0
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.867    -0.805    VSync/CLK
    SLICE_X4Y103         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091    -0.476    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.730%)  route 0.181ns (49.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.569    -0.595    VSync/HS/CLK
    SLICE_X15Y106        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=27, routed)          0.181    -0.274    VSync/HS/HCounter_reg__0[1]
    SLICE_X15Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    VSync/HS/p_0_in[4]
    SLICE_X15Y105        FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.840    -0.833    VSync/HS/CLK
    SLICE_X15Y105        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.091    -0.488    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y17   clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X15Y105    VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X15Y106    VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X15Y106    VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y108    VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X15Y105    VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y107    VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y106    VSync/HS/HCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X12Y106    VSync/HS/HCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y103     VSync/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y101     VSync/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y101     VSync/VCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y101     VSync/VCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y103     VSync/VCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y103     VSync/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y103     VSync/VCounter_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.861      19.361     SLICE_X5Y103     VSync/VSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y105    VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y106    VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y105    VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y106    VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y106    VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y108    VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y105    VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y107    VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y106    VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y106    VSync/HS/HCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X15Y105    VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y101     VSync/VCounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT



