
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Feb 24 22:38:55 2025
| Design       : Briey
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                             
************************************************************************************************************
                                                                           Clock   Non-clock                
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources       
------------------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck        1000.000     {0 500}        Declared                95           0  {io_jtag_tck} 
 Briey|io_axiClk          1000.000     {0 500}        Declared              2454           0  {io_axiClk}   
============================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               Briey|io_jtag_tck                         
 Inferred_clock_group_1        asynchronous               Briey|io_axiClk                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck            1.000 MHz     194.099 MHz       1000.000          5.152        497.424
 Briey|io_axiClk              1.000 MHz      92.533 MHz       1000.000         10.807        989.193
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          497.424       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk            989.193       0.000              0          12008
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.252       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk              0.161       0.000              0          12008
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            996.919       0.000              0            427
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              0.618       0.000              0            427
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.380       0.000              0             95
 Briey|io_axiClk                                   498.100       0.000              0           2454
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          498.209       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk            992.520       0.000              0          12008
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.195       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk              0.111       0.000              0          12008
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            997.734       0.000              0            427
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              0.454       0.000              0            427
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.504       0.000              0             95
 Briey|io_axiClk                                   498.480       0.000              0           2454
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_170_196/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_170_196/Q3                   tco                   0.288       7.590 r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.768       8.358         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_170_180/Y2                   td                    0.487       8.845 r       jtagBridge_1/N93_4_3/gateop_perm/Z
                                   net (fanout=33)       0.622       9.467         jtagBridge_1/N233
 CLMS_166_193/A2                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.467         Logic Levels: 1  
                                                                                   Logic: 0.775ns(35.797%), Route: 1.390ns(64.203%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     507.289                          
 clock uncertainty                                      -0.050     507.239                          

 Setup time                                             -0.348     506.891                          

 Data required time                                                506.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.891                          
 Data arrival time                                                   9.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.424                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_170_196/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_170_196/Q3                   tco                   0.288       7.590 r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.600       8.190         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_170_184/Y0                   td                    0.478       8.668 r       jtagBridge_1/N209/gateop_perm/Z
                                   net (fanout=1)        0.486       9.154         jtagBridge_1/jtag_readArea_ctrl_enable
 CLMS_166_193/Y1                   td                    0.212       9.366 r       jtagBridge_1/N93_6_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.250       9.616         jtagBridge_1/_N25915
 CLMS_166_193/A4                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.616         Logic Levels: 2  
                                                                                   Logic: 0.978ns(42.264%), Route: 1.336ns(57.736%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     507.289                          
 clock uncertainty                                      -0.050     507.239                          

 Setup time                                             -0.082     507.157                          

 Data required time                                                507.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                507.157                          
 Data arrival time                                                   9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.541                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L3
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMS_166_141/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK

 CLMS_166_141/Q0                   tco                   0.287       7.589 f       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/Q
                                   net (fanout=1)        0.801       8.390         jtagBridge_1/jtag_idcodeArea_shifter [0]
 CLMS_166_193/A3                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.390         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.379%), Route: 0.801ns(73.621%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.432     507.297                          
 clock uncertainty                                      -0.050     507.247                          

 Setup time                                             -0.373     506.874                          

 Data required time                                                506.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.874                          
 Data arrival time                                                   8.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.484                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMA_174_184/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/CLK

 CLMA_174_184/Q3                   tco                   0.221       7.127 f       jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/Q
                                   net (fanout=1)        0.084       7.211         jtagBridge_1/jtag_idcodeArea_shifter [29]
 CLMA_174_184/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/D

 Data arrival time                                                   7.211         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_174_184/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK
 clock pessimism                                        -0.396       6.906                          
 clock uncertainty                                       0.000       6.906                          

 Hold time                                               0.053       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                   7.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMA_186_180/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/CLK

 CLMA_186_180/Q3                   tco                   0.221       7.127 f       jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/Q
                                   net (fanout=1)        0.085       7.212         jtagBridge_1/jtag_idcodeArea_shifter [17]
 CLMA_186_180/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/D

 Data arrival time                                                   7.212         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_186_180/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/CLK
 clock pessimism                                        -0.396       6.906                          
 clock uncertainty                                       0.000       6.906                          

 Hold time                                               0.053       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                   7.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMA_174_172/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK

 CLMA_174_172/Q2                   tco                   0.224       7.130 f       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/Q
                                   net (fanout=1)        0.185       7.315         jtagBridge_1/jtag_idcodeArea_shifter [25]
 CLMS_174_173/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D

 Data arrival time                                                   7.315         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMS_174_173/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/CLK
 clock pessimism                                        -0.367       6.935                          
 clock uncertainty                                       0.000       6.935                          

 Hold time                                               0.053       6.988                          

 Data required time                                                  6.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.988                          
 Data arrival time                                                   7.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L1
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.286       7.489 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.641       9.130         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.303       9.433 r       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.426       9.859         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.304      10.163 r       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.265      10.428         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.210      10.638 r       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.925      11.563         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.320      11.883 r       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.761      12.644         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.210      12.854 r       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.545      13.399         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.210      13.609 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.266      13.875         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.210      14.085 r       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.590      14.675         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.210      14.885 r       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.748      15.633         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.303      15.936 r       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.406      16.342         dbus_axi_arw_ready
 CLMA_154_144/Y3                   td                    0.210      16.552 r       N495/gateop_perm/Z
                                   net (fanout=4)        0.403      16.955         dbus_axi_decoder/io_input_arw_fire
 CLMS_150_149/Y2                   td                    0.492      17.447 f       dbus_axi_decoder/N29[2]_6/gateop_perm/Z
                                   net (fanout=1)        0.257      17.704         dbus_axi_decoder/_N24730_6
 CLMA_150_152/D1                                                           f       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                  17.704         Logic Levels: 11 
                                                                                   Logic: 3.268ns(31.121%), Route: 7.233ns(68.879%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_150_152/CLK                                                          r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Setup time                                             -0.220    1006.897                          

 Data required time                                               1006.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.897                          
 Data arrival time                                                  17.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.193                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L4
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.286       7.489 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.641       9.130         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.303       9.433 r       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.426       9.859         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.304      10.163 r       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.265      10.428         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.210      10.638 r       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.925      11.563         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.320      11.883 r       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.761      12.644         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.210      12.854 r       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.545      13.399         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.210      13.609 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.266      13.875         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.210      14.085 r       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.590      14.675         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.210      14.885 r       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.748      15.633         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.303      15.936 r       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.406      16.342         dbus_axi_arw_ready
 CLMA_154_144/Y3                   td                    0.210      16.552 r       N495/gateop_perm/Z
                                   net (fanout=4)        0.403      16.955         dbus_axi_decoder/io_input_arw_fire
 CLMS_150_149/Y1                   td                    0.212      17.167 r       dbus_axi_decoder/N29[2]_3/gateop_perm/Z
                                   net (fanout=1)        0.401      17.568         dbus_axi_decoder/_N25718
 CLMA_150_152/D4                                                           r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.568         Logic Levels: 11 
                                                                                   Logic: 2.988ns(28.828%), Route: 7.377ns(71.172%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_150_152/CLK                                                          r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Setup time                                             -0.120    1006.997                          

 Data required time                                               1006.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.997                          
 Data arrival time                                                  17.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.429                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/L4
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.286       7.489 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.641       9.130         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.303       9.433 r       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.426       9.859         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.304      10.163 r       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.265      10.428         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.210      10.638 r       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.925      11.563         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.320      11.883 r       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.761      12.644         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.210      12.854 r       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.545      13.399         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.210      13.609 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.266      13.875         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.210      14.085 r       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.590      14.675         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.210      14.885 r       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.748      15.633         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.303      15.936 r       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.407      16.343         dbus_axi_arw_ready
 CLMA_154_145/Y2                   td                    0.210      16.553 r       N491/gateop_perm/Z
                                   net (fanout=3)        0.254      16.807         when_Stream_l1063
 CLMA_154_145/Y1                   td                    0.212      17.019 r       N464_3/gateop_perm/Z
                                   net (fanout=3)        0.405      17.424         _zz_when_Utils_l735
 CLMA_158_140/C4                                                           r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.424         Logic Levels: 11 
                                                                                   Logic: 2.988ns(29.234%), Route: 7.233ns(70.766%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_158_140/CLK                                                          r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Setup time                                             -0.123    1006.994                          

 Data required time                                               1006.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.994                          
 Data arrival time                                                  17.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.570                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMA_102_156/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/CLK

 CLMA_102_156/Q3                   tco                   0.221       7.029 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.356       7.385         axi_uartCtrl/uartCtrl_1_io_read_payload [1]
 CLMS_98_149/AD                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WD

 Data arrival time                                                   7.385         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.302%), Route: 0.356ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Hold time                                               0.380       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   7.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WADM0
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMA_102_152/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK

 CLMA_102_152/Q1                   tco                   0.224       7.032 f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.361       7.393         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push [0]
 CLMS_98_149/M0                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WADM0

 Data arrival time                                                   7.393         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Hold time                                               0.380       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WADM0
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMA_102_152/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK

 CLMA_102_152/Q1                   tco                   0.224       7.032 f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.361       7.393         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push [0]
 CLMS_98_149/M0                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WADM0

 Data arrival time                                                   7.393         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Hold time                                               0.380       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.286       7.489 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.515       9.004         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.147       9.151 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.151         ntR65            
 CLMA_126_145/RSCO                 td                    0.147       9.298 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.298         ntR64            
 CLMA_126_149/RSCO                 td                    0.147       9.445 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.445         ntR63            
 CLMA_126_153/RSCO                 td                    0.147       9.592 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR62            
 CLMA_126_157/RSCO                 td                    0.147       9.739 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.739         ntR61            
 CLMA_126_161/RSCO                 td                    0.147       9.886 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.886         ntR60            
 CLMA_126_165/RSCO                 td                    0.147      10.033 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR59            
 CLMA_126_169/RSCO                 td                    0.147      10.180 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.180         ntR58            
 CLMA_126_173/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/RS

 Data arrival time                                                  10.180         Logic Levels: 8  
                                                                                   Logic: 1.462ns(49.110%), Route: 1.515ns(50.890%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_126_173/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Recovery time                                           0.000    1007.099                          

 Data required time                                               1007.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1007.099                          
 Data arrival time                                                  10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.919                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.286       7.489 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.515       9.004         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.147       9.151 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.151         ntR65            
 CLMA_126_145/RSCO                 td                    0.147       9.298 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.298         ntR64            
 CLMA_126_149/RSCO                 td                    0.147       9.445 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.445         ntR63            
 CLMA_126_153/RSCO                 td                    0.147       9.592 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR62            
 CLMA_126_157/RSCO                 td                    0.147       9.739 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.739         ntR61            
 CLMA_126_161/RSCO                 td                    0.147       9.886 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.886         ntR60            
 CLMA_126_165/RSCO                 td                    0.147      10.033 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR59            
 CLMA_126_169/RSCO                 td                    0.147      10.180 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.180         ntR58            
 CLMA_126_173/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/RS

 Data arrival time                                                  10.180         Logic Levels: 8  
                                                                                   Logic: 1.462ns(49.110%), Route: 1.515ns(50.890%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_126_173/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Recovery time                                           0.000    1007.099                          

 Data required time                                               1007.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1007.099                          
 Data arrival time                                                  10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.919                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.286       7.489 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.515       9.004         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.147       9.151 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.151         ntR65            
 CLMA_126_145/RSCO                 td                    0.147       9.298 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.298         ntR64            
 CLMA_126_149/RSCO                 td                    0.147       9.445 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.445         ntR63            
 CLMA_126_153/RSCO                 td                    0.147       9.592 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR62            
 CLMA_126_157/RSCO                 td                    0.147       9.739 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.739         ntR61            
 CLMA_126_161/RSCO                 td                    0.147       9.886 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.886         ntR60            
 CLMA_126_165/RSCO                 td                    0.147      10.033 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR59            
 CLMA_126_169/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/RS

 Data arrival time                                                  10.033         Logic Levels: 7  
                                                                                   Logic: 1.315ns(46.466%), Route: 1.515ns(53.534%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMA_126_169/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Recovery time                                           0.000    1007.099                          

 Data required time                                               1007.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1007.099                          
 Data arrival time                                                  10.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.066                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.226       7.034 r       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.323       7.357         resetCtrl_axiReset
 CLMA_162_200/RSCO                 td                    0.105       7.462 r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.462         ntR35            
 CLMA_162_204/RSCI                                                         r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.462         Logic Levels: 1  
                                                                                   Logic: 0.331ns(50.612%), Route: 0.323ns(49.388%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_162_204/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                            0.000       6.844                          

 Data required time                                                  6.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.844                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.226       7.034 r       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.323       7.357         resetCtrl_axiReset
 CLMA_162_200/RSCO                 td                    0.105       7.462 r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.462         ntR35            
 CLMA_162_204/RSCI                                                         r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.462         Logic Levels: 1  
                                                                                   Logic: 0.331ns(50.612%), Route: 0.323ns(49.388%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_162_204/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                            0.000       6.844                          

 Data required time                                                  6.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.844                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.221       7.029 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.330       7.359         resetCtrl_axiReset
 CLMA_162_200/RS                                                           f       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.359         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.109%), Route: 0.330ns(59.891%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_162_200/CLK                                                          r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
Endpoint    : gpio_led[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                         0.000       0.000 f                        
 Y13                                                     0.000       0.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.057       3.138 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.138         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.075       3.213 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.536       5.749         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.749 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.610       7.359         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK

 CLMS_166_193/Q0                   tco                   0.318       7.677 r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.405       9.082         nt_io_jtag_tdo   
 CLMA_110_164/Y1                   td                    0.290       9.372 f       N18/gateop_perm/Z
                                   net (fanout=1)        2.792      12.164         nt_gpio_led[5]   
 IOL_67_373/DO                     td                    0.139      12.303 f       gpio_led_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000      12.303         gpio_led_obuf[5]/ntO
 IOBR_TB_65_376/PAD                td                   10.009      22.312 f       gpio_led_obuf[5]/opit_0/O
                                   net (fanout=1)        0.097      22.409         gpio_led[5]      
 A5                                                                        f       gpio_led[5] (port)

 Data arrival time                                                  22.409         Logic Levels: 3  
                                                                                   Logic: 10.756ns(71.468%), Route: 4.294ns(28.532%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/CLK
Endpoint    : gpio_led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_138_177/CLK                                                          r       axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/CLK

 CLMA_138_177/Q2                   tco                   0.290       7.493 r       axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/Q
                                   net (fanout=2)        0.606       8.099         io_gpioA_writeEnable[3]
 CLMA_138_164/Y1                   td                    0.316       8.415 f       N10/gateop_perm/Z
                                   net (fanout=1)        3.191      11.606         nt_gpio_led[3]   
 IOL_35_373/DO                     td                    0.139      11.745 f       gpio_led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      11.745         gpio_led_obuf[3]/ntO
 IOBS_TB_33_376/PAD                td                   10.009      21.754 f       gpio_led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      21.841         gpio_led[3]      
 A3                                                                        f       gpio_led[3] (port)

 Data arrival time                                                  21.841         Logic Levels: 3  
                                                                                   Logic: 10.754ns(73.466%), Route: 3.884ns(26.534%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/CLK
Endpoint    : gpio_led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/CLK

 CLMA_110_156/Q3                   tco                   0.288       7.491 r       axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/Q
                                   net (fanout=2)        0.440       7.931         io_gpioA_write[1]
 CLMA_110_148/Y2                   td                    0.341       8.272 f       N4/gateop_perm/Z 
                                   net (fanout=1)        3.153      11.425         nt_gpio_led[1]   
 IOL_19_373/DO                     td                    0.139      11.564 f       gpio_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      11.564         gpio_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                   10.009      21.573 f       gpio_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      21.680         gpio_led[1]      
 A2                                                                        f       gpio_led[1] (port)

 Data arrival time                                                  21.680         Logic Levels: 3  
                                                                                   Logic: 10.777ns(74.442%), Route: 3.700ns(25.558%)
====================================================================================================

====================================================================================================

Startpoint  : io_coreInterrupt (port)
Endpoint    : io_coreInterrupt_buffercc/buffers_0/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       io_coreInterrupt (port)
                                   net (fanout=1)        0.056       0.056         io_coreInterrupt 
 IOBS_LR_328_256/DIN               td                    2.760       2.816 r       io_coreInterrupt_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.816         io_coreInterrupt_ibuf/ntD
 IOL_327_257/RX_DATA_DD            td                    0.082       2.898 r       io_coreInterrupt_ibuf/opit_1/OUT
                                   net (fanout=1)        1.672       4.570         nt_io_coreInterrupt
 CLMA_194_221/M1                                                           r       io_coreInterrupt_buffercc/buffers_0/opit_0/D

 Data arrival time                                                   4.570         Logic Levels: 2  
                                                                                   Logic: 2.842ns(62.188%), Route: 1.728ns(37.812%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_4/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.760       2.813 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.813         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.082       2.895 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=13)       1.749       4.644         nt_io_jtag_tms   
 CLMA_166_172/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_4/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.644         Logic Levels: 2  
                                                                                   Logic: 2.842ns(61.197%), Route: 1.802ns(38.803%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_6/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.760       2.813 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.813         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.082       2.895 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=13)       1.749       4.644         nt_io_jtag_tms   
 CLMA_166_172/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_6/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.644         Logic Levels: 2  
                                                                                   Logic: 2.842ns(61.197%), Route: 1.802ns(38.803%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/opit_0/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/opit_0/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last/opit_0_L5Q_perm/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_170_196/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_170_196/Q3                   tco                   0.220       5.450 f       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.481       5.931         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_170_180/Y2                   td                    0.381       6.312 f       jtagBridge_1/N93_4_3/gateop_perm/Z
                                   net (fanout=33)       0.376       6.688         jtagBridge_1/N233
 CLMS_166_193/A2                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.688         Logic Levels: 1  
                                                                                   Logic: 0.601ns(41.221%), Route: 0.857ns(58.779%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.477     505.233                          
 clock uncertainty                                      -0.050     505.183                          

 Setup time                                             -0.286     504.897                          

 Data required time                                                504.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.897                          
 Data arrival time                                                   6.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.209                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_170_196/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_170_196/Q3                   tco                   0.220       5.450 f       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.390       5.840         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_170_184/Y0                   td                    0.378       6.218 f       jtagBridge_1/N209/gateop_perm/Z
                                   net (fanout=1)        0.295       6.513         jtagBridge_1/jtag_readArea_ctrl_enable
 CLMS_166_193/Y1                   td                    0.162       6.675 r       jtagBridge_1/N93_6_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.147       6.822         jtagBridge_1/_N25915
 CLMS_166_193/A4                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.822         Logic Levels: 2  
                                                                                   Logic: 0.760ns(47.739%), Route: 0.832ns(52.261%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.477     505.233                          
 clock uncertainty                                      -0.050     505.183                          

 Setup time                                             -0.062     505.121                          

 Data required time                                                505.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.121                          
 Data arrival time                                                   6.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.299                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L3
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMS_166_141/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK

 CLMS_166_141/Q0                   tco                   0.221       5.451 f       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/Q
                                   net (fanout=1)        0.565       6.016         jtagBridge_1/jtag_idcodeArea_shifter [0]
 CLMS_166_193/A3                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.016         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.117%), Route: 0.565ns(71.883%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.488     505.244                          
 clock uncertainty                                      -0.050     505.194                          

 Setup time                                             -0.288     504.906                          

 Data required time                                                504.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.906                          
 Data arrival time                                                   6.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.890                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMA_174_184/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/CLK

 CLMA_174_184/Q3                   tco                   0.178       5.072 f       jtagBridge_1/jtag_idcodeArea_shifter[29]/opit_0/Q
                                   net (fanout=1)        0.058       5.130         jtagBridge_1/jtag_idcodeArea_shifter [29]
 CLMA_174_184/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/D

 Data arrival time                                                   5.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_174_184/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK
 clock pessimism                                        -0.335       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.040       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMA_186_180/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/CLK

 CLMA_186_180/Q3                   tco                   0.178       5.072 f       jtagBridge_1/jtag_idcodeArea_shifter[17]/opit_0/Q
                                   net (fanout=1)        0.059       5.131         jtagBridge_1/jtag_idcodeArea_shifter [17]
 CLMA_186_180/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/D

 Data arrival time                                                   5.131         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_186_180/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[16]/opit_0/CLK
 clock pessimism                                        -0.335       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.040       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMA_174_172/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK

 CLMA_174_172/Q2                   tco                   0.180       5.074 f       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/Q
                                   net (fanout=1)        0.130       5.204         jtagBridge_1/jtag_idcodeArea_shifter [25]
 CLMS_174_173/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D

 Data arrival time                                                   5.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMS_174_173/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/CLK
 clock pessimism                                        -0.321       4.909                          
 clock uncertainty                                       0.000       4.909                          

 Hold time                                               0.040       4.949                          

 Data required time                                                  4.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.949                          
 Data arrival time                                                   5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L1
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.220       5.437 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.161       6.598         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.243       6.841 f       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.269       7.110         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.244       7.354 f       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.168       7.522         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.150       7.672 f       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.628       8.300         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.264       8.564 f       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.462       9.026         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.151       9.177 f       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.349       9.526         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.162       9.688 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.160       9.848         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.151       9.999 f       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.370      10.369         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.150      10.519 f       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.480      10.999         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.243      11.242 f       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.258      11.500         dbus_axi_arw_ready
 CLMA_154_144/Y3                   td                    0.151      11.651 f       N495/gateop_perm/Z
                                   net (fanout=4)        0.255      11.906         dbus_axi_decoder/io_input_arw_fire
 CLMS_150_149/Y2                   td                    0.379      12.285 f       dbus_axi_decoder/N29[2]_6/gateop_perm/Z
                                   net (fanout=1)        0.174      12.459         dbus_axi_decoder/_N24730_6
 CLMA_150_152/D1                                                           f       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                  12.459         Logic Levels: 11 
                                                                                   Logic: 2.508ns(34.631%), Route: 4.734ns(65.369%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_150_152/CLK                                                          r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Setup time                                             -0.169    1004.979                          

 Data required time                                               1004.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.979                          
 Data arrival time                                                  12.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.520                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L4
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.220       5.437 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.161       6.598         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.243       6.841 f       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.269       7.110         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.244       7.354 f       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.168       7.522         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.150       7.672 f       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.628       8.300         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.264       8.564 f       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.462       9.026         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.151       9.177 f       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.349       9.526         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.162       9.688 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.160       9.848         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.151       9.999 f       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.370      10.369         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.150      10.519 f       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.480      10.999         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.243      11.242 f       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.258      11.500         dbus_axi_arw_ready
 CLMA_154_144/Y3                   td                    0.151      11.651 f       N495/gateop_perm/Z
                                   net (fanout=4)        0.255      11.906         dbus_axi_decoder/io_input_arw_fire
 CLMS_150_149/Y1                   td                    0.162      12.068 r       dbus_axi_decoder/N29[2]_3/gateop_perm/Z
                                   net (fanout=1)        0.236      12.304         dbus_axi_decoder/_N25718
 CLMA_150_152/D4                                                           r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.304         Logic Levels: 11 
                                                                                   Logic: 2.291ns(32.327%), Route: 4.796ns(67.673%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_150_152/CLK                                                          r       dbus_axi_decoder/pendingCmdCounter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Setup time                                             -0.092    1005.056                          

 Data required time                                               1005.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.056                          
 Data arrival time                                                  12.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.752                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK
Endpoint    : _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/L4
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_154_141/CLK                                                          r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/CLK

 CLMA_154_141/Q3                   tco                   0.220       5.437 f       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/opit_0_L5Q_perm/Q
                                   net (fanout=238)      1.161       6.598         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
 CLMS_166_193/Y3                   td                    0.243       6.841 f       dbus_axi_decoder/N179_11/gateop_perm/Z
                                   net (fanout=1)        0.269       7.110         dbus_axi_decoder/_N25594
 CLMA_170_184/Y1                   td                    0.244       7.354 f       dbus_axi_decoder/N179_13/gateop/F
                                   net (fanout=1)        0.168       7.522         dbus_axi_decoder/_N25596
 CLMS_166_185/Y2                   td                    0.150       7.672 f       dbus_axi_decoder/N179_14/gateop_perm/Z
                                   net (fanout=2)        0.628       8.300         dbus_axi_decoder/_N23646
 CLMA_162_144/Y0                   td                    0.264       8.564 f       dbus_axi_decoder/pendingSels[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=4)        0.462       9.026         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [2]
 CLMA_158_156/Y3                   td                    0.151       9.177 f       dbus_axi_decoder/pendingError/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.349       9.526         dbus_axi_decoder/decodedCmdError
 CLMS_150_157/Y0                   td                    0.162       9.688 r       dbus_axi_decoder/N87_1/gateop_perm/Z
                                   net (fanout=1)        0.160       9.848         dbus_axi_decoder/N92
 CLMS_150_153/Y3                   td                    0.151       9.999 f       dbus_axi_decoder/N93_3/gateop_perm/Z
                                   net (fanout=1)        0.370      10.369         dbus_axi_decoder/_N25603
 CLMA_154_160/Y2                   td                    0.150      10.519 f       dbus_axi_decoder/N93_4/gateop/Z
                                   net (fanout=1)        0.480      10.999         dbus_axi_decoder/N93
 CLMS_150_149/Y3                   td                    0.243      11.242 f       dbus_axi_decoder/N94/gateop_perm/Z
                                   net (fanout=4)        0.252      11.494         dbus_axi_arw_ready
 CLMA_154_145/Y2                   td                    0.162      11.656 r       N491/gateop_perm/Z
                                   net (fanout=3)        0.149      11.805         when_Stream_l1063
 CLMA_154_145/Y1                   td                    0.162      11.967 r       N464_3/gateop_perm/Z
                                   net (fanout=3)        0.239      12.206         _zz_when_Utils_l735
 CLMA_158_140/C4                                                           r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.206         Logic Levels: 11 
                                                                                   Logic: 2.302ns(32.937%), Route: 4.687ns(67.063%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_158_140/CLK                                                          r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Setup time                                             -0.094    1005.054                          

 Data required time                                               1005.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.054                          
 Data arrival time                                                  12.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.848                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMA_102_156/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/CLK

 CLMA_102_156/Q3                   tco                   0.178       5.060 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.245       5.305         axi_uartCtrl/uartCtrl_1_io_read_payload [1]
 CLMS_98_149/AD                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WD

 Data arrival time                                                   5.305         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.080%), Route: 0.245ns(57.920%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Hold time                                               0.293       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WADM2
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMA_102_152/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK

 CLMA_102_152/Q0                   tco                   0.179       5.061 f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.251       5.312         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push [2]
 CLMS_98_149/M2                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WADM2

 Data arrival time                                                   5.312         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.628%), Route: 0.251ns(58.372%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Hold time                                               0.293       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WADM2
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMA_102_152/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK

 CLMA_102_152/Q0                   tco                   0.179       5.061 f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.251       5.312         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push [2]
 CLMS_98_149/M2                                                            f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WADM2

 Data arrival time                                                   5.312         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.628%), Route: 0.251ns(58.372%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Hold time                                               0.293       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.220       5.437 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.062       6.499         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.113       6.612 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.612         ntR65            
 CLMA_126_145/RSCO                 td                    0.113       6.725 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.725         ntR64            
 CLMA_126_149/RSCO                 td                    0.113       6.838 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR63            
 CLMA_126_153/RSCO                 td                    0.113       6.951 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.951         ntR62            
 CLMA_126_157/RSCO                 td                    0.113       7.064 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.064         ntR61            
 CLMA_126_161/RSCO                 td                    0.113       7.177 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.177         ntR60            
 CLMA_126_165/RSCO                 td                    0.113       7.290 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR59            
 CLMA_126_169/RSCO                 td                    0.113       7.403 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.403         ntR58            
 CLMA_126_173/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/RS

 Data arrival time                                                   7.403         Logic Levels: 8  
                                                                                   Logic: 1.124ns(51.418%), Route: 1.062ns(48.582%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_126_173/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Recovery time                                           0.000    1005.137                          

 Data required time                                               1005.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.137                          
 Data arrival time                                                   7.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.734                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.220       5.437 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.062       6.499         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.113       6.612 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.612         ntR65            
 CLMA_126_145/RSCO                 td                    0.113       6.725 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.725         ntR64            
 CLMA_126_149/RSCO                 td                    0.113       6.838 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR63            
 CLMA_126_153/RSCO                 td                    0.113       6.951 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.951         ntR62            
 CLMA_126_157/RSCO                 td                    0.113       7.064 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.064         ntR61            
 CLMA_126_161/RSCO                 td                    0.113       7.177 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.177         ntR60            
 CLMA_126_165/RSCO                 td                    0.113       7.290 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR59            
 CLMA_126_169/RSCO                 td                    0.113       7.403 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.403         ntR58            
 CLMA_126_173/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/RS

 Data arrival time                                                   7.403         Logic Levels: 8  
                                                                                   Logic: 1.124ns(51.418%), Route: 1.062ns(48.582%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_126_173/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[19]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Recovery time                                           0.000    1005.137                          

 Data required time                                               1005.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.137                          
 Data arrival time                                                   7.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.734                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.220       5.437 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      1.062       6.499         resetCtrl_axiReset
 CLMA_126_141/RSCO                 td                    0.113       6.612 f       axi_timerCtrl/timerDBridge_clearsEnable[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.612         ntR65            
 CLMA_126_145/RSCO                 td                    0.113       6.725 f       axi_timerCtrl/timerABridge_ticksEnable[1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.725         ntR64            
 CLMA_126_149/RSCO                 td                    0.113       6.838 f       axi_timerCtrl/axi_timerCtrl_interruptCtrl_1_io_masks_driver[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR63            
 CLMA_126_153/RSCO                 td                    0.113       6.951 f       axi_uartCtrl/bridge_uartConfigReg_clockDivider[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.951         ntR62            
 CLMA_126_157/RSCO                 td                    0.113       7.064 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.064         ntR61            
 CLMA_126_161/RSCO                 td                    0.113       7.177 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.177         ntR60            
 CLMA_126_165/RSCO                 td                    0.113       7.290 f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR59            
 CLMA_126_169/RSCI                                                         f       axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/RS

 Data arrival time                                                   7.290         Logic Levels: 7  
                                                                                   Logic: 1.011ns(48.770%), Route: 1.062ns(51.230%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMA_126_169/CLK                                                          r       axi_uartCtrl/uartCtrl_1/clockDivider_counter[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Recovery time                                           0.000    1005.137                          

 Data required time                                               1005.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.137                          
 Data arrival time                                                   7.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.847                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.182       5.064 r       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.206       5.270         resetCtrl_axiReset
 CLMA_162_200/RSCO                 td                    0.085       5.355 r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.355         ntR35            
 CLMA_162_204/RSCI                                                         r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.355         Logic Levels: 1  
                                                                                   Logic: 0.267ns(56.448%), Route: 0.206ns(43.552%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_162_204/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                            0.000       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.182       5.064 r       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.206       5.270         resetCtrl_axiReset
 CLMA_162_200/RSCO                 td                    0.085       5.355 r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.355         ntR35            
 CLMA_162_204/RSCI                                                         r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.355         Logic Levels: 1  
                                                                                   Logic: 0.267ns(56.448%), Route: 0.206ns(43.552%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_162_204/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                            0.000       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_166_201/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q3                   tco                   0.182       5.064 r       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=284)      0.206       5.270         resetCtrl_axiReset
 CLMA_162_200/RS                                                           r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.270         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_162_200/CLK                                                          r       axi4ReadOnlyDecoder_1/pendingCmdCounter_value[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
Endpoint    : gpio_led[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                         0.000       0.000 f                        
 Y13                                                     0.000       0.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.644       2.725 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.725         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.057       2.782 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.448       4.230         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.230 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.950       5.180         ntclkbufg_1      
 CLMS_166_193/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK

 CLMS_166_193/Q0                   tco                   0.221       5.401 f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.959       6.360         nt_io_jtag_tdo   
 CLMA_110_164/Y1                   td                    0.224       6.584 f       N18/gateop_perm/Z
                                   net (fanout=1)        1.964       8.548         nt_gpio_led[5]   
 IOL_67_373/DO                     td                    0.106       8.654 f       gpio_led_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       8.654         gpio_led_obuf[5]/ntO
 IOBR_TB_65_376/PAD                td                    7.323      15.977 f       gpio_led_obuf[5]/opit_0/O
                                   net (fanout=1)        0.097      16.074         gpio_led[5]      
 A5                                                                        f       gpio_led[5] (port)

 Data arrival time                                                  16.074         Logic Levels: 3  
                                                                                   Logic: 7.874ns(72.278%), Route: 3.020ns(27.722%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/CLK
Endpoint    : gpio_led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_138_177/CLK                                                          r       axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/CLK

 CLMA_138_177/Q2                   tco                   0.223       5.440 f       axi_gpioACtrl/io_gpio_writeEnable_driver[3]/opit_0/Q
                                   net (fanout=2)        0.385       5.825         io_gpioA_writeEnable[3]
 CLMA_138_164/Y1                   td                    0.244       6.069 f       N10/gateop_perm/Z
                                   net (fanout=1)        2.229       8.298         nt_gpio_led[3]   
 IOL_35_373/DO                     td                    0.106       8.404 f       gpio_led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.404         gpio_led_obuf[3]/ntO
 IOBS_TB_33_376/PAD                td                    7.323      15.727 f       gpio_led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      15.814         gpio_led[3]      
 A3                                                                        f       gpio_led[3] (port)

 Data arrival time                                                  15.814         Logic Levels: 3  
                                                                                   Logic: 7.896ns(74.512%), Route: 2.701ns(25.488%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/CLK
Endpoint    : gpio_led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/CLK

 CLMA_110_156/Q3                   tco                   0.220       5.437 f       axi_gpioACtrl/io_gpio_write_driver[1]/opit_0/Q
                                   net (fanout=2)        0.268       5.705         io_gpioA_write[1]
 CLMA_110_148/Y2                   td                    0.264       5.969 f       N4/gateop_perm/Z 
                                   net (fanout=1)        2.191       8.160         nt_gpio_led[1]   
 IOL_19_373/DO                     td                    0.106       8.266 f       gpio_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       8.266         gpio_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                    7.323      15.589 f       gpio_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      15.696         gpio_led[1]      
 A2                                                                        f       gpio_led[1] (port)

 Data arrival time                                                  15.696         Logic Levels: 3  
                                                                                   Logic: 7.913ns(75.513%), Route: 2.566ns(24.487%)
====================================================================================================

====================================================================================================

Startpoint  : io_coreInterrupt (port)
Endpoint    : io_coreInterrupt_buffercc/buffers_0/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       io_coreInterrupt (port)
                                   net (fanout=1)        0.056       0.056         io_coreInterrupt 
 IOBS_LR_328_256/DIN               td                    2.452       2.508 r       io_coreInterrupt_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.508         io_coreInterrupt_ibuf/ntD
 IOL_327_257/RX_DATA_DD            td                    0.066       2.574 r       io_coreInterrupt_ibuf/opit_1/OUT
                                   net (fanout=1)        1.088       3.662         nt_io_coreInterrupt
 CLMA_194_221/M1                                                           r       io_coreInterrupt_buffercc/buffers_0/opit_0/D

 Data arrival time                                                   3.662         Logic Levels: 2  
                                                                                   Logic: 2.518ns(68.760%), Route: 1.144ns(31.240%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_4/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.452       2.505 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.505         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.066       2.571 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=13)       1.140       3.711         nt_io_jtag_tms   
 CLMA_166_172/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_4/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.711         Logic Levels: 2  
                                                                                   Logic: 2.518ns(67.852%), Route: 1.193ns(32.148%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_6/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.452       2.505 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.505         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.066       2.571 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=13)       1.140       3.711         nt_io_jtag_tms   
 CLMA_166_172/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_6/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.711         Logic Levels: 2  
                                                                                   Logic: 2.518ns(67.852%), Route: 1.193ns(32.148%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/opit_0/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/opit_0/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_166_185/CLK        jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last/opit_0_L5Q_perm/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_98_149/CLK         axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------+
| Type       | File Name                                                         
+---------------------------------------------------------------------------------+
| Input      | H:/PANGO_EDA/my_project/first_try/place_route/Briey_pnr.adf       
| Output     | H:/PANGO_EDA/my_project/first_try/report_timing/Briey_rtp.adf     
|            | H:/PANGO_EDA/my_project/first_try/report_timing/Briey.rtr         
|            | H:/PANGO_EDA/my_project/first_try/report_timing/rtr.db            
+---------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 816 MB
Total CPU  time to report_timing completion : 0h:0m:9s
Process Total CPU  time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:11s
