ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_SAR_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_SAR_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_SAR_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_SAR_theACLK_Start, %function
  24              	ADC_SAR_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_SAR_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * File Name: ADC_SAR_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #include "ADC_SAR_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_Start
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     ADC_SAR_theACLK_CLKEN |= ADC_SAR_theACLK_CLKEN_MASK;
  37              		.loc 1 48 0
  38 0004 094B     		ldr	r3, .L2
  39 0006 094A     		ldr	r2, .L2
  40 0008 1278     		ldrb	r2, [r2]
  41 000a D2B2     		uxtb	r2, r2
  42 000c 42F00102 		orr	r2, r2, #1
  43 0010 D2B2     		uxtb	r2, r2
  44 0012 1A70     		strb	r2, [r3]
  49:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 	ADC_SAR_theACLK_CLKSTBY |= ADC_SAR_theACLK_CLKSTBY_MASK;
  45              		.loc 1 49 0
  46 0014 064B     		ldr	r3, .L2+4
  47 0016 064A     		ldr	r2, .L2+4
  48 0018 1278     		ldrb	r2, [r2]
  49 001a D2B2     		uxtb	r2, r2
  50 001c 42F00102 		orr	r2, r2, #1
  51 0020 D2B2     		uxtb	r2, r2
  52 0022 1A70     		strb	r2, [r3]
  50:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
  53              		.loc 1 50 0
  54 0024 BD46     		mov	sp, r7
  55              		@ sp needed
  56 0026 5DF8047B 		ldr	r7, [sp], #4
  57 002a 7047     		bx	lr
  58              	.L3:
  59              		.align	2
  60              	.L2:
  61 002c A1430040 		.word	1073759137
  62 0030 B1430040 		.word	1073759153
  63              		.cfi_endproc
  64              	.LFE0:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 3


  65              		.size	ADC_SAR_theACLK_Start, .-ADC_SAR_theACLK_Start
  66              		.section	.text.ADC_SAR_theACLK_Stop,"ax",%progbits
  67              		.align	2
  68              		.global	ADC_SAR_theACLK_Stop
  69              		.thumb
  70              		.thumb_func
  71              		.type	ADC_SAR_theACLK_Stop, %function
  72              	ADC_SAR_theACLK_Stop:
  73              	.LFB1:
  51:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
  74              		.loc 1 72 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     ADC_SAR_theACLK_CLKEN &= (uint8)(~ADC_SAR_theACLK_CLKEN_MASK);
  84              		.loc 1 74 0
  85 0004 094B     		ldr	r3, .L5
  86 0006 094A     		ldr	r2, .L5
  87 0008 1278     		ldrb	r2, [r2]
  88 000a D2B2     		uxtb	r2, r2
  89 000c 22F00102 		bic	r2, r2, #1
  90 0010 D2B2     		uxtb	r2, r2
  91 0012 1A70     		strb	r2, [r3]
  75:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 	ADC_SAR_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_theACLK_CLKSTBY_MASK);
  92              		.loc 1 75 0
  93 0014 064B     		ldr	r3, .L5+4
  94 0016 064A     		ldr	r2, .L5+4
  95 0018 1278     		ldrb	r2, [r2]
  96 001a D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 4


  97 001c 22F00102 		bic	r2, r2, #1
  98 0020 D2B2     		uxtb	r2, r2
  99 0022 1A70     		strb	r2, [r3]
  76:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 100              		.loc 1 76 0
 101 0024 BD46     		mov	sp, r7
 102              		@ sp needed
 103 0026 5DF8047B 		ldr	r7, [sp], #4
 104 002a 7047     		bx	lr
 105              	.L6:
 106              		.align	2
 107              	.L5:
 108 002c A1430040 		.word	1073759137
 109 0030 B1430040 		.word	1073759153
 110              		.cfi_endproc
 111              	.LFE1:
 112              		.size	ADC_SAR_theACLK_Stop, .-ADC_SAR_theACLK_Stop
 113              		.section	.text.ADC_SAR_theACLK_StopBlock,"ax",%progbits
 114              		.align	2
 115              		.global	ADC_SAR_theACLK_StopBlock
 116              		.thumb
 117              		.thumb_func
 118              		.type	ADC_SAR_theACLK_StopBlock, %function
 119              	ADC_SAR_theACLK_StopBlock:
 120              	.LFB2:
  77:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_StopBlock
  84:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 121              		.loc 1 101 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 5


 128              		.cfi_offset 7, -4
 129 0002 83B0     		sub	sp, sp, #12
 130              		.cfi_def_cfa_offset 16
 131 0004 00AF     		add	r7, sp, #0
 132              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     if ((ADC_SAR_theACLK_CLKEN & ADC_SAR_theACLK_CLKEN_MASK) != 0u)
 133              		.loc 1 102 0
 134 0006 224B     		ldr	r3, .L10
 135 0008 1B78     		ldrb	r3, [r3]
 136 000a DBB2     		uxtb	r3, r3
 137 000c 03F00103 		and	r3, r3, #1
 138 0010 002B     		cmp	r3, #0
 139 0012 37D0     		beq	.L7
 140              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_LD = 0u;
 141              		.loc 1 107 0
 142 0014 1F4B     		ldr	r3, .L10+4
 143 0016 0022     		movs	r2, #0
 144 0018 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if defined(ADC_SAR_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_AMASK = ADC_SAR_theACLK_CLKEN_MASK;
 145              		.loc 1 111 0
 146 001a 1F4B     		ldr	r3, .L10+8
 147 001c 0122     		movs	r2, #1
 148 001e 1A70     		strb	r2, [r3]
 112:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 149              		.loc 1 112 0
 150 0020 1E4B     		ldr	r3, .L10+12
 151 0022 0022     		movs	r2, #0
 152 0024 1A70     		strb	r2, [r3]
 113:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_DMASK = ADC_SAR_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* ADC_SAR_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 153              		.loc 1 119 0
 154 0026 1E4B     		ldr	r3, .L10+16
 155 0028 1D4A     		ldr	r2, .L10+16
 156 002a 1278     		ldrb	r2, [r2]
 157 002c D2B2     		uxtb	r2, r2
 158 002e 02F07F02 		and	r2, r2, #127
 159 0032 D2B2     		uxtb	r2, r2
 160 0034 1A70     		strb	r2, [r3]
 120:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_SAR_theACLK_DIV_PTR);
 161              		.loc 1 121 0
 162 0036 1B4B     		ldr	r3, .L10+20
 163 0038 1B88     		ldrh	r3, [r3]	@ movhi
 164 003a FB80     		strh	r3, [r7, #6]	@ movhi
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 6


 122:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 165              		.loc 1 122 0
 166 003c 1A4B     		ldr	r3, .L10+24
 167 003e FA88     		ldrh	r2, [r7, #6]	@ movhi
 168 0040 1A80     		strh	r2, [r3]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 169              		.loc 1 123 0
 170 0042 144B     		ldr	r3, .L10+4
 171 0044 0722     		movs	r2, #7
 172 0046 1A70     		strb	r2, [r3]
 124:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 173              		.loc 1 126 0
 174 0048 00BF     		nop
 175              	.L9:
 176              		.loc 1 126 0 is_stmt 0 discriminator 1
 177 004a 124B     		ldr	r3, .L10+4
 178 004c 1B78     		ldrb	r3, [r3]
 179 004e DBB2     		uxtb	r3, r3
 180 0050 03F00103 		and	r3, r3, #1
 181 0054 002B     		cmp	r3, #0
 182 0056 F8D1     		bne	.L9
 127:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_CLKEN &= (uint8)(~ADC_SAR_theACLK_CLKEN_MASK);
 183              		.loc 1 130 0 is_stmt 1
 184 0058 0D4B     		ldr	r3, .L10
 185 005a 0D4A     		ldr	r2, .L10
 186 005c 1278     		ldrb	r2, [r2]
 187 005e D2B2     		uxtb	r2, r2
 188 0060 22F00102 		bic	r2, r2, #1
 189 0064 D2B2     		uxtb	r2, r2
 190 0066 1A70     		strb	r2, [r3]
 131:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_theACLK_CLKSTBY_MASK);
 191              		.loc 1 131 0
 192 0068 104B     		ldr	r3, .L10+28
 193 006a 104A     		ldr	r2, .L10+28
 194 006c 1278     		ldrb	r2, [r2]
 195 006e D2B2     		uxtb	r2, r2
 196 0070 22F00102 		bic	r2, r2, #1
 197 0074 D2B2     		uxtb	r2, r2
 198 0076 1A70     		strb	r2, [r3]
 132:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CLK_DIST_LD = 0x00u;
 199              		.loc 1 135 0
 200 0078 064B     		ldr	r3, .L10+4
 201 007a 0022     		movs	r2, #0
 202 007c 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         CY_SET_REG16(ADC_SAR_theACLK_DIV_PTR, oldDivider);
 203              		.loc 1 136 0
 204 007e 094B     		ldr	r3, .L10+20
 205 0080 FA88     		ldrh	r2, [r7, #6]	@ movhi
 206 0082 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 7


 207              	.L7:
 208              	.LBE2:
 137:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 209              		.loc 1 139 0
 210 0084 0C37     		adds	r7, r7, #12
 211 0086 BD46     		mov	sp, r7
 212              		@ sp needed
 213 0088 5DF8047B 		ldr	r7, [sp], #4
 214 008c 7047     		bx	lr
 215              	.L11:
 216 008e 00BF     		.align	2
 217              	.L10:
 218 0090 A1430040 		.word	1073759137
 219 0094 01400040 		.word	1073758209
 220 0098 14400040 		.word	1073758228
 221 009c 10400040 		.word	1073758224
 222 00a0 08400040 		.word	1073758216
 223 00a4 00410040 		.word	1073758464
 224 00a8 02400040 		.word	1073758210
 225 00ac B1430040 		.word	1073759153
 226              		.cfi_endproc
 227              	.LFE2:
 228              		.size	ADC_SAR_theACLK_StopBlock, .-ADC_SAR_theACLK_StopBlock
 229              		.section	.text.ADC_SAR_theACLK_StandbyPower,"ax",%progbits
 230              		.align	2
 231              		.global	ADC_SAR_theACLK_StandbyPower
 232              		.thumb
 233              		.thumb_func
 234              		.type	ADC_SAR_theACLK_StandbyPower, %function
 235              	ADC_SAR_theACLK_StandbyPower:
 236              	.LFB3:
 140:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 237              		.loc 1 158 0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 8
 240              		@ frame_needed = 1, uses_anonymous_args = 0
 241              		@ link register save eliminated.
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 8


 242 0000 80B4     		push	{r7}
 243              		.cfi_def_cfa_offset 4
 244              		.cfi_offset 7, -4
 245 0002 83B0     		sub	sp, sp, #12
 246              		.cfi_def_cfa_offset 16
 247 0004 00AF     		add	r7, sp, #0
 248              		.cfi_def_cfa_register 7
 249 0006 0346     		mov	r3, r0
 250 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     if(state == 0u)
 251              		.loc 1 159 0
 252 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 253 000c 002B     		cmp	r3, #0
 254 000e 08D1     		bne	.L13
 160:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_theACLK_CLKSTBY_MASK);
 255              		.loc 1 161 0
 256 0010 0A4B     		ldr	r3, .L15
 257 0012 0A4A     		ldr	r2, .L15
 258 0014 1278     		ldrb	r2, [r2]
 259 0016 D2B2     		uxtb	r2, r2
 260 0018 22F00102 		bic	r2, r2, #1
 261 001c D2B2     		uxtb	r2, r2
 262 001e 1A70     		strb	r2, [r3]
 263 0020 07E0     		b	.L12
 264              	.L13:
 162:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_CLKSTBY |= ADC_SAR_theACLK_CLKSTBY_MASK;
 265              		.loc 1 165 0
 266 0022 064B     		ldr	r3, .L15
 267 0024 054A     		ldr	r2, .L15
 268 0026 1278     		ldrb	r2, [r2]
 269 0028 D2B2     		uxtb	r2, r2
 270 002a 42F00102 		orr	r2, r2, #1
 271 002e D2B2     		uxtb	r2, r2
 272 0030 1A70     		strb	r2, [r3]
 273              	.L12:
 166:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 274              		.loc 1 167 0
 275 0032 0C37     		adds	r7, r7, #12
 276 0034 BD46     		mov	sp, r7
 277              		@ sp needed
 278 0036 5DF8047B 		ldr	r7, [sp], #4
 279 003a 7047     		bx	lr
 280              	.L16:
 281              		.align	2
 282              	.L15:
 283 003c B1430040 		.word	1073759153
 284              		.cfi_endproc
 285              	.LFE3:
 286              		.size	ADC_SAR_theACLK_StandbyPower, .-ADC_SAR_theACLK_StandbyPower
 287              		.section	.text.ADC_SAR_theACLK_SetDividerRegister,"ax",%progbits
 288              		.align	2
 289              		.global	ADC_SAR_theACLK_SetDividerRegister
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 9


 290              		.thumb
 291              		.thumb_func
 292              		.type	ADC_SAR_theACLK_SetDividerRegister, %function
 293              	ADC_SAR_theACLK_SetDividerRegister:
 294              	.LFB4:
 168:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 295              		.loc 1 195 0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 16
 298              		@ frame_needed = 1, uses_anonymous_args = 0
 299 0000 80B5     		push	{r7, lr}
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 7, -8
 302              		.cfi_offset 14, -4
 303 0002 84B0     		sub	sp, sp, #16
 304              		.cfi_def_cfa_offset 24
 305 0004 00AF     		add	r7, sp, #0
 306              		.cfi_def_cfa_register 7
 307 0006 0246     		mov	r2, r0
 308 0008 0B46     		mov	r3, r1
 309 000a FA80     		strh	r2, [r7, #6]	@ movhi
 310 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     uint8 currSrc = ADC_SAR_theACLK_GetSourceRegister();
 311              		.loc 1 198 0
 312 000e FFF7FEFF 		bl	ADC_SAR_theACLK_GetSourceRegister
 313 0012 0346     		mov	r3, r0
 314 0014 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     uint16 oldDivider = ADC_SAR_theACLK_GetDividerRegister();
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 10


 315              		.loc 1 199 0
 316 0016 FFF7FEFF 		bl	ADC_SAR_theACLK_GetDividerRegister
 317 001a 0346     		mov	r3, r0
 318 001c BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     if (clkDivider != oldDivider)
 319              		.loc 1 201 0
 320 001e FA88     		ldrh	r2, [r7, #6]
 321 0020 BB89     		ldrh	r3, [r7, #12]
 322 0022 9A42     		cmp	r2, r3
 323 0024 00F08780 		beq	.L17
 202:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         enabled = ADC_SAR_theACLK_CLKEN & ADC_SAR_theACLK_CLKEN_MASK;
 324              		.loc 1 203 0
 325 0028 444B     		ldr	r3, .L30
 326 002a 1B78     		ldrb	r3, [r3]
 327 002c DBB2     		uxtb	r3, r3
 328 002e 03F00103 		and	r3, r3, #1
 329 0032 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 330              		.loc 1 205 0
 331 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 332 0036 002B     		cmp	r3, #0
 333 0038 20D1     		bne	.L19
 334              		.loc 1 205 0 is_stmt 0 discriminator 1
 335 003a BB89     		ldrh	r3, [r7, #12]
 336 003c 002B     		cmp	r3, #0
 337 003e 02D0     		beq	.L20
 338 0040 FB88     		ldrh	r3, [r7, #6]
 339 0042 002B     		cmp	r3, #0
 340 0044 1AD1     		bne	.L19
 341              	.L20:
 206:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             if (oldDivider == 0u)
 342              		.loc 1 208 0 is_stmt 1
 343 0046 BB89     		ldrh	r3, [r7, #12]
 344 0048 002B     		cmp	r3, #0
 345 004a 0BD1     		bne	.L21
 209:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CY_SET_REG16(ADC_SAR_theACLK_DIV_PTR, clkDivider);
 346              		.loc 1 213 0
 347 004c 3C4B     		ldr	r3, .L30+4
 348 004e FA88     		ldrh	r2, [r7, #6]	@ movhi
 349 0050 1A80     		strh	r2, [r3]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 ADC_SAR_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 350              		.loc 1 214 0
 351 0052 3C4B     		ldr	r3, .L30+8
 352 0054 3B4A     		ldr	r2, .L30+8
 353 0056 1278     		ldrb	r2, [r2]
 354 0058 D2B2     		uxtb	r2, r2
 355 005a 22F04002 		bic	r2, r2, #64
 356 005e D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 11


 357 0060 1A70     		strb	r2, [r3]
 208:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             if (oldDivider == 0u)
 358              		.loc 1 208 0
 359 0062 68E0     		b	.L17
 360              	.L21:
 215:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 ADC_SAR_theACLK_MOD_SRC |= CYCLK_SSS;
 361              		.loc 1 220 0
 362 0064 374B     		ldr	r3, .L30+8
 363 0066 374A     		ldr	r2, .L30+8
 364 0068 1278     		ldrb	r2, [r2]
 365 006a D2B2     		uxtb	r2, r2
 366 006c 42F04002 		orr	r2, r2, #64
 367 0070 D2B2     		uxtb	r2, r2
 368 0072 1A70     		strb	r2, [r3]
 221:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CY_SET_REG16(ADC_SAR_theACLK_DIV_PTR, clkDivider);
 369              		.loc 1 221 0
 370 0074 324B     		ldr	r3, .L30+4
 371 0076 FA88     		ldrh	r2, [r7, #6]	@ movhi
 372 0078 1A80     		strh	r2, [r3]	@ movhi
 208:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             if (oldDivider == 0u)
 373              		.loc 1 208 0
 374 007a 5CE0     		b	.L17
 375              	.L19:
 222:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             if (enabled != 0u)
 376              		.loc 1 227 0
 377 007c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 378 007e 002B     		cmp	r3, #0
 379 0080 33D0     		beq	.L23
 228:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 380              		.loc 1 229 0
 381 0082 314B     		ldr	r3, .L30+12
 382 0084 0022     		movs	r2, #0
 383 0086 1A70     		strb	r2, [r3]
 230:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if defined(ADC_SAR_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_AMASK = ADC_SAR_theACLK_CLKEN_MASK;
 384              		.loc 1 233 0
 385 0088 304B     		ldr	r3, .L30+16
 386 008a 0122     		movs	r2, #1
 387 008c 1A70     		strb	r2, [r3]
 234:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 388              		.loc 1 234 0
 389 008e 304B     		ldr	r3, .L30+20
 390 0090 0022     		movs	r2, #0
 391 0092 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 12


 235:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_DMASK = ADC_SAR_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* ADC_SAR_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 392              		.loc 1 240 0
 393 0094 2F4B     		ldr	r3, .L30+24
 394 0096 2F4A     		ldr	r2, .L30+24
 395 0098 1278     		ldrb	r2, [r2]
 396 009a D2B2     		uxtb	r2, r2
 397 009c 02F07F02 		and	r2, r2, #127
 398 00a0 D2B2     		uxtb	r2, r2
 399 00a2 1A70     		strb	r2, [r3]
 241:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 if (((ADC_SAR_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 400              		.loc 1 243 0
 401 00a4 274B     		ldr	r3, .L30+8
 402 00a6 1B78     		ldrb	r3, [r3]
 403 00a8 DBB2     		uxtb	r3, r3
 404 00aa 03F00803 		and	r3, r3, #8
 405 00ae 002B     		cmp	r3, #0
 406 00b0 02D0     		beq	.L24
 407              		.loc 1 243 0 is_stmt 0 discriminator 1
 408 00b2 FB88     		ldrh	r3, [r7, #6]
 409 00b4 002B     		cmp	r3, #0
 410 00b6 18D1     		bne	.L23
 411              	.L24:
 244:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 412              		.loc 1 246 0 is_stmt 1
 413 00b8 274B     		ldr	r3, .L30+28
 414 00ba BA89     		ldrh	r2, [r7, #12]	@ movhi
 415 00bc 1A80     		strh	r2, [r3]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 416              		.loc 1 247 0
 417 00be 224B     		ldr	r3, .L30+12
 418 00c0 0722     		movs	r2, #7
 419 00c2 1A70     		strb	r2, [r3]
 248:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 420              		.loc 1 250 0
 421 00c4 00BF     		nop
 422              	.L25:
 423              		.loc 1 250 0 is_stmt 0 discriminator 1
 424 00c6 204B     		ldr	r3, .L30+12
 425 00c8 1B78     		ldrb	r3, [r3]
 426 00ca DBB2     		uxtb	r3, r3
 427 00cc 03F00103 		and	r3, r3, #1
 428 00d0 002B     		cmp	r3, #0
 429 00d2 F8D1     		bne	.L25
 251:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     ADC_SAR_theACLK_CLKEN &= (uint8)(~ADC_SAR_theACLK_CLKEN_MASK);
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 13


 430              		.loc 1 253 0 is_stmt 1
 431 00d4 194B     		ldr	r3, .L30
 432 00d6 194A     		ldr	r2, .L30
 433 00d8 1278     		ldrb	r2, [r2]
 434 00da D2B2     		uxtb	r2, r2
 435 00dc 22F00102 		bic	r2, r2, #1
 436 00e0 D2B2     		uxtb	r2, r2
 437 00e2 1A70     		strb	r2, [r3]
 254:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 438              		.loc 1 257 0
 439 00e4 184B     		ldr	r3, .L30+12
 440 00e6 0022     		movs	r2, #0
 441 00e8 1A70     		strb	r2, [r3]
 442              	.L23:
 258:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             if ((ADC_SAR_theACLK_CLKEN & ADC_SAR_theACLK_CLKEN_MASK) != 0u)
 443              		.loc 1 263 0
 444 00ea 144B     		ldr	r3, .L30
 445 00ec 1B78     		ldrb	r3, [r3]
 446 00ee DBB2     		uxtb	r3, r3
 447 00f0 03F00103 		and	r3, r3, #1
 448 00f4 002B     		cmp	r3, #0
 449 00f6 13D0     		beq	.L26
 264:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 450              		.loc 1 266 0
 451 00f8 174B     		ldr	r3, .L30+28
 452 00fa FA88     		ldrh	r2, [r7, #6]	@ movhi
 453 00fc 1A80     		strh	r2, [r3]	@ movhi
 267:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 454              		.loc 1 268 0
 455 00fe 124A     		ldr	r2, .L30+12
 456 0100 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 457 0102 002B     		cmp	r3, #0
 458 0104 01D0     		beq	.L27
 459              		.loc 1 268 0 is_stmt 0 discriminator 1
 460 0106 0323     		movs	r3, #3
 461 0108 00E0     		b	.L28
 462              	.L27:
 463              		.loc 1 268 0 discriminator 2
 464 010a 0123     		movs	r3, #1
 465              	.L28:
 466              		.loc 1 268 0 discriminator 3
 467 010c 1370     		strb	r3, [r2]
 269:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 468              		.loc 1 269 0 is_stmt 1 discriminator 3
 469 010e 00BF     		nop
 470              	.L29:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 14


 471              		.loc 1 269 0 is_stmt 0 discriminator 1
 472 0110 0D4B     		ldr	r3, .L30+12
 473 0112 1B78     		ldrb	r3, [r3]
 474 0114 DBB2     		uxtb	r3, r3
 475 0116 03F00103 		and	r3, r3, #1
 476 011a 002B     		cmp	r3, #0
 477 011c F8D1     		bne	.L29
 478 011e 0AE0     		b	.L17
 479              	.L26:
 270:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****                 CY_SET_REG16(ADC_SAR_theACLK_DIV_PTR, clkDivider);
 480              		.loc 1 274 0 is_stmt 1
 481 0120 074B     		ldr	r3, .L30+4
 482 0122 FA88     		ldrh	r2, [r7, #6]	@ movhi
 483 0124 1A80     		strh	r2, [r3]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 				ADC_SAR_theACLK_CLKEN |= enabled;
 484              		.loc 1 275 0
 485 0126 054B     		ldr	r3, .L30
 486 0128 044A     		ldr	r2, .L30
 487 012a 1278     		ldrb	r2, [r2]
 488 012c D1B2     		uxtb	r1, r2
 489 012e FA7A     		ldrb	r2, [r7, #11]
 490 0130 0A43     		orrs	r2, r2, r1
 491 0132 D2B2     		uxtb	r2, r2
 492 0134 1A70     		strb	r2, [r3]
 493              	.L17:
 276:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 494              		.loc 1 279 0
 495 0136 1037     		adds	r7, r7, #16
 496 0138 BD46     		mov	sp, r7
 497              		@ sp needed
 498 013a 80BD     		pop	{r7, pc}
 499              	.L31:
 500              		.align	2
 501              	.L30:
 502 013c A1430040 		.word	1073759137
 503 0140 00410040 		.word	1073758464
 504 0144 02410040 		.word	1073758466
 505 0148 01400040 		.word	1073758209
 506 014c 14400040 		.word	1073758228
 507 0150 10400040 		.word	1073758224
 508 0154 08400040 		.word	1073758216
 509 0158 02400040 		.word	1073758210
 510              		.cfi_endproc
 511              	.LFE4:
 512              		.size	ADC_SAR_theACLK_SetDividerRegister, .-ADC_SAR_theACLK_SetDividerRegister
 513              		.section	.text.ADC_SAR_theACLK_GetDividerRegister,"ax",%progbits
 514              		.align	2
 515              		.global	ADC_SAR_theACLK_GetDividerRegister
 516              		.thumb
 517              		.thumb_func
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 15


 518              		.type	ADC_SAR_theACLK_GetDividerRegister, %function
 519              	ADC_SAR_theACLK_GetDividerRegister:
 520              	.LFB5:
 280:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** uint16 ADC_SAR_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 521              		.loc 1 298 0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 1, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 526 0000 80B4     		push	{r7}
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 7, -4
 529 0002 00AF     		add	r7, sp, #0
 530              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     return CY_GET_REG16(ADC_SAR_theACLK_DIV_PTR);
 531              		.loc 1 299 0
 532 0004 034B     		ldr	r3, .L34
 533 0006 1B88     		ldrh	r3, [r3]	@ movhi
 534 0008 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 535              		.loc 1 300 0
 536 000a 1846     		mov	r0, r3
 537 000c BD46     		mov	sp, r7
 538              		@ sp needed
 539 000e 5DF8047B 		ldr	r7, [sp], #4
 540 0012 7047     		bx	lr
 541              	.L35:
 542              		.align	2
 543              	.L34:
 544 0014 00410040 		.word	1073758464
 545              		.cfi_endproc
 546              	.LFE5:
 547              		.size	ADC_SAR_theACLK_GetDividerRegister, .-ADC_SAR_theACLK_GetDividerRegister
 548              		.section	.text.ADC_SAR_theACLK_SetModeRegister,"ax",%progbits
 549              		.align	2
 550              		.global	ADC_SAR_theACLK_SetModeRegister
 551              		.thumb
 552              		.thumb_func
 553              		.type	ADC_SAR_theACLK_SetModeRegister, %function
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 16


 554              	ADC_SAR_theACLK_SetModeRegister:
 555              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 331:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 556              		.loc 1 333 0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 8
 559              		@ frame_needed = 1, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561 0000 80B4     		push	{r7}
 562              		.cfi_def_cfa_offset 4
 563              		.cfi_offset 7, -4
 564 0002 83B0     		sub	sp, sp, #12
 565              		.cfi_def_cfa_offset 16
 566 0004 00AF     		add	r7, sp, #0
 567              		.cfi_def_cfa_register 7
 568 0006 0346     		mov	r3, r0
 569 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     ADC_SAR_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_SAR_theACLK_MODE_MASK;
 570              		.loc 1 334 0
 571 000a 094B     		ldr	r3, .L37
 572 000c 084A     		ldr	r2, .L37
 573 000e 1278     		ldrb	r2, [r2]
 574 0010 D2B2     		uxtb	r2, r2
 575 0012 D1B2     		uxtb	r1, r2
 576 0014 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 17


 577 0016 22F00702 		bic	r2, r2, #7
 578 001a D2B2     		uxtb	r2, r2
 579 001c 0A43     		orrs	r2, r2, r1
 580 001e D2B2     		uxtb	r2, r2
 581 0020 D2B2     		uxtb	r2, r2
 582 0022 1A70     		strb	r2, [r3]
 335:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 583              		.loc 1 335 0
 584 0024 0C37     		adds	r7, r7, #12
 585 0026 BD46     		mov	sp, r7
 586              		@ sp needed
 587 0028 5DF8047B 		ldr	r7, [sp], #4
 588 002c 7047     		bx	lr
 589              	.L38:
 590 002e 00BF     		.align	2
 591              	.L37:
 592 0030 02410040 		.word	1073758466
 593              		.cfi_endproc
 594              	.LFE6:
 595              		.size	ADC_SAR_theACLK_SetModeRegister, .-ADC_SAR_theACLK_SetModeRegister
 596              		.section	.text.ADC_SAR_theACLK_ClearModeRegister,"ax",%progbits
 597              		.align	2
 598              		.global	ADC_SAR_theACLK_ClearModeRegister
 599              		.thumb
 600              		.thumb_func
 601              		.type	ADC_SAR_theACLK_ClearModeRegister, %function
 602              	ADC_SAR_theACLK_ClearModeRegister:
 603              	.LFB7:
 336:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 18


 365:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 366:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 604              		.loc 1 368 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 8
 607              		@ frame_needed = 1, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609 0000 80B4     		push	{r7}
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0002 83B0     		sub	sp, sp, #12
 613              		.cfi_def_cfa_offset 16
 614 0004 00AF     		add	r7, sp, #0
 615              		.cfi_def_cfa_register 7
 616 0006 0346     		mov	r3, r0
 617 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     ADC_SAR_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_SAR_theACLK_MODE_MASK))
 618              		.loc 1 369 0
 619 000a 094B     		ldr	r3, .L40
 620 000c 084A     		ldr	r2, .L40
 621 000e 1278     		ldrb	r2, [r2]
 622 0010 D1B2     		uxtb	r1, r2
 623 0012 FA79     		ldrb	r2, [r7, #7]
 624 0014 D243     		mvns	r2, r2
 625 0016 D2B2     		uxtb	r2, r2
 626 0018 42F00702 		orr	r2, r2, #7
 627 001c D2B2     		uxtb	r2, r2
 628 001e 0A40     		ands	r2, r2, r1
 629 0020 D2B2     		uxtb	r2, r2
 630 0022 1A70     		strb	r2, [r3]
 370:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 631              		.loc 1 370 0
 632 0024 0C37     		adds	r7, r7, #12
 633 0026 BD46     		mov	sp, r7
 634              		@ sp needed
 635 0028 5DF8047B 		ldr	r7, [sp], #4
 636 002c 7047     		bx	lr
 637              	.L41:
 638 002e 00BF     		.align	2
 639              	.L40:
 640 0030 02410040 		.word	1073758466
 641              		.cfi_endproc
 642              	.LFE7:
 643              		.size	ADC_SAR_theACLK_ClearModeRegister, .-ADC_SAR_theACLK_ClearModeRegister
 644              		.section	.text.ADC_SAR_theACLK_GetModeRegister,"ax",%progbits
 645              		.align	2
 646              		.global	ADC_SAR_theACLK_GetModeRegister
 647              		.thumb
 648              		.thumb_func
 649              		.type	ADC_SAR_theACLK_GetModeRegister, %function
 650              	ADC_SAR_theACLK_GetModeRegister:
 651              	.LFB8:
 371:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 19


 374:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** uint8 ADC_SAR_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 652              		.loc 1 389 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 1, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657 0000 80B4     		push	{r7}
 658              		.cfi_def_cfa_offset 4
 659              		.cfi_offset 7, -4
 660 0002 00AF     		add	r7, sp, #0
 661              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     return ADC_SAR_theACLK_MOD_SRC & (uint8)(ADC_SAR_theACLK_MODE_MASK);
 662              		.loc 1 390 0
 663 0004 054B     		ldr	r3, .L44
 664 0006 1B78     		ldrb	r3, [r3]
 665 0008 DBB2     		uxtb	r3, r3
 666 000a 23F00703 		bic	r3, r3, #7
 667 000e DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 668              		.loc 1 391 0
 669 0010 1846     		mov	r0, r3
 670 0012 BD46     		mov	sp, r7
 671              		@ sp needed
 672 0014 5DF8047B 		ldr	r7, [sp], #4
 673 0018 7047     		bx	lr
 674              	.L45:
 675 001a 00BF     		.align	2
 676              	.L44:
 677 001c 02410040 		.word	1073758466
 678              		.cfi_endproc
 679              	.LFE8:
 680              		.size	ADC_SAR_theACLK_GetModeRegister, .-ADC_SAR_theACLK_GetModeRegister
 681              		.section	.text.ADC_SAR_theACLK_SetSourceRegister,"ax",%progbits
 682              		.align	2
 683              		.global	ADC_SAR_theACLK_SetSourceRegister
 684              		.thumb
 685              		.thumb_func
 686              		.type	ADC_SAR_theACLK_SetSourceRegister, %function
 687              	ADC_SAR_theACLK_SetSourceRegister:
 688              	.LFB9:
 392:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 20


 394:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 689              		.loc 1 420 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 16
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693 0000 80B5     		push	{r7, lr}
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 7, -8
 696              		.cfi_offset 14, -4
 697 0002 84B0     		sub	sp, sp, #16
 698              		.cfi_def_cfa_offset 24
 699 0004 00AF     		add	r7, sp, #0
 700              		.cfi_def_cfa_register 7
 701 0006 0346     		mov	r3, r0
 702 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     uint16 currDiv = ADC_SAR_theACLK_GetDividerRegister();
 703              		.loc 1 421 0
 704 000a FFF7FEFF 		bl	ADC_SAR_theACLK_GetDividerRegister
 705 000e 0346     		mov	r3, r0
 706 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     uint8 oldSrc = ADC_SAR_theACLK_GetSourceRegister();
 707              		.loc 1 422 0
 708 0012 FFF7FEFF 		bl	ADC_SAR_theACLK_GetSourceRegister
 709 0016 0346     		mov	r3, r0
 710 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 711              		.loc 1 424 0
 712 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 713 001c 002B     		cmp	r3, #0
 714 001e 1BD0     		beq	.L47
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 21


 715              		.loc 1 424 0 is_stmt 0 discriminator 1
 716 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 717 0022 002B     		cmp	r3, #0
 718 0024 18D1     		bne	.L47
 425:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 719              		.loc 1 425 0 is_stmt 1
 720 0026 FB89     		ldrh	r3, [r7, #14]
 721 0028 002B     		cmp	r3, #0
 722 002a 15D1     		bne	.L47
 426:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC |= CYCLK_SSS;
 723              		.loc 1 429 0
 724 002c 224B     		ldr	r3, .L50
 725 002e 224A     		ldr	r2, .L50
 726 0030 1278     		ldrb	r2, [r2]
 727 0032 D2B2     		uxtb	r2, r2
 728 0034 42F04002 		orr	r2, r2, #64
 729 0038 D2B2     		uxtb	r2, r2
 730 003a 1A70     		strb	r2, [r3]
 430:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 731              		.loc 1 430 0
 732 003c 1E4B     		ldr	r3, .L50
 431:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             (ADC_SAR_theACLK_MOD_SRC & (uint8)(~ADC_SAR_theACLK_SRC_SEL_MSK)) | clkSource;
 733              		.loc 1 431 0
 734 003e 1E4A     		ldr	r2, .L50
 735 0040 1278     		ldrb	r2, [r2]
 736 0042 D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 737              		.loc 1 430 0
 738 0044 D2B2     		uxtb	r2, r2
 739 0046 22F00702 		bic	r2, r2, #7
 740 004a D1B2     		uxtb	r1, r2
 741 004c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 742 004e 0A43     		orrs	r2, r2, r1
 743 0050 D2B2     		uxtb	r2, r2
 744 0052 D2B2     		uxtb	r2, r2
 745 0054 1A70     		strb	r2, [r3]
 746 0056 2BE0     		b	.L46
 747              	.L47:
 432:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 748              		.loc 1 433 0
 749 0058 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 750 005a 002B     		cmp	r3, #0
 751 005c 1BD1     		bne	.L49
 752              		.loc 1 433 0 is_stmt 0 discriminator 1
 753 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 754 0060 002B     		cmp	r3, #0
 755 0062 18D0     		beq	.L49
 434:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 756              		.loc 1 434 0 is_stmt 1
 757 0064 FB89     		ldrh	r3, [r7, #14]
 758 0066 002B     		cmp	r3, #0
 759 0068 15D1     		bne	.L49
 435:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 22


 436:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 760              		.loc 1 438 0
 761 006a 134B     		ldr	r3, .L50
 439:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             (ADC_SAR_theACLK_MOD_SRC & (uint8)(~ADC_SAR_theACLK_SRC_SEL_MSK)) | clkSource;
 762              		.loc 1 439 0
 763 006c 124A     		ldr	r2, .L50
 764 006e 1278     		ldrb	r2, [r2]
 765 0070 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 766              		.loc 1 438 0
 767 0072 D2B2     		uxtb	r2, r2
 768 0074 22F00702 		bic	r2, r2, #7
 769 0078 D1B2     		uxtb	r1, r2
 770 007a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 771 007c 0A43     		orrs	r2, r2, r1
 772 007e D2B2     		uxtb	r2, r2
 773 0080 D2B2     		uxtb	r2, r2
 774 0082 1A70     		strb	r2, [r3]
 440:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 775              		.loc 1 440 0
 776 0084 0C4B     		ldr	r3, .L50
 777 0086 0C4A     		ldr	r2, .L50
 778 0088 1278     		ldrb	r2, [r2]
 779 008a D2B2     		uxtb	r2, r2
 780 008c 22F04002 		bic	r2, r2, #64
 781 0090 D2B2     		uxtb	r2, r2
 782 0092 1A70     		strb	r2, [r3]
 783 0094 0CE0     		b	.L46
 784              	.L49:
 441:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 785              		.loc 1 444 0
 786 0096 084B     		ldr	r3, .L50
 445:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****             (ADC_SAR_theACLK_MOD_SRC & (uint8)(~ADC_SAR_theACLK_SRC_SEL_MSK)) | clkSource;
 787              		.loc 1 445 0
 788 0098 074A     		ldr	r2, .L50
 789 009a 1278     		ldrb	r2, [r2]
 790 009c D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****         ADC_SAR_theACLK_MOD_SRC =
 791              		.loc 1 444 0
 792 009e D2B2     		uxtb	r2, r2
 793 00a0 22F00702 		bic	r2, r2, #7
 794 00a4 D1B2     		uxtb	r1, r2
 795 00a6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 796 00a8 0A43     		orrs	r2, r2, r1
 797 00aa D2B2     		uxtb	r2, r2
 798 00ac D2B2     		uxtb	r2, r2
 799 00ae 1A70     		strb	r2, [r3]
 800              	.L46:
 446:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 801              		.loc 1 447 0
 802 00b0 1037     		adds	r7, r7, #16
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 23


 803 00b2 BD46     		mov	sp, r7
 804              		@ sp needed
 805 00b4 80BD     		pop	{r7, pc}
 806              	.L51:
 807 00b6 00BF     		.align	2
 808              	.L50:
 809 00b8 02410040 		.word	1073758466
 810              		.cfi_endproc
 811              	.LFE9:
 812              		.size	ADC_SAR_theACLK_SetSourceRegister, .-ADC_SAR_theACLK_SetSourceRegister
 813              		.section	.text.ADC_SAR_theACLK_GetSourceRegister,"ax",%progbits
 814              		.align	2
 815              		.global	ADC_SAR_theACLK_GetSourceRegister
 816              		.thumb
 817              		.thumb_func
 818              		.type	ADC_SAR_theACLK_GetSourceRegister, %function
 819              	ADC_SAR_theACLK_GetSourceRegister:
 820              	.LFB10:
 448:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** uint8 ADC_SAR_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 821              		.loc 1 465 0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 1, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826 0000 80B4     		push	{r7}
 827              		.cfi_def_cfa_offset 4
 828              		.cfi_offset 7, -4
 829 0002 00AF     		add	r7, sp, #0
 830              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     return ADC_SAR_theACLK_MOD_SRC & ADC_SAR_theACLK_SRC_SEL_MSK;
 831              		.loc 1 466 0
 832 0004 054B     		ldr	r3, .L54
 833 0006 1B78     		ldrb	r3, [r3]
 834 0008 DBB2     		uxtb	r3, r3
 835 000a 03F00703 		and	r3, r3, #7
 836 000e DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 837              		.loc 1 467 0
 838 0010 1846     		mov	r0, r3
 839 0012 BD46     		mov	sp, r7
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 24


 840              		@ sp needed
 841 0014 5DF8047B 		ldr	r7, [sp], #4
 842 0018 7047     		bx	lr
 843              	.L55:
 844 001a 00BF     		.align	2
 845              	.L54:
 846 001c 02410040 		.word	1073758466
 847              		.cfi_endproc
 848              	.LFE10:
 849              		.size	ADC_SAR_theACLK_GetSourceRegister, .-ADC_SAR_theACLK_GetSourceRegister
 850              		.section	.text.ADC_SAR_theACLK_SetPhaseRegister,"ax",%progbits
 851              		.align	2
 852              		.global	ADC_SAR_theACLK_SetPhaseRegister
 853              		.thumb
 854              		.thumb_func
 855              		.type	ADC_SAR_theACLK_SetPhaseRegister, %function
 856              	ADC_SAR_theACLK_SetPhaseRegister:
 857              	.LFB11:
 468:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 469:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 470:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** #if defined(ADC_SAR_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 472:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 477:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 482:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 488:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 491:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** void ADC_SAR_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 858              		.loc 1 493 0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 8
 861              		@ frame_needed = 1, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 863 0000 80B4     		push	{r7}
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 7, -4
 866 0002 83B0     		sub	sp, sp, #12
 867              		.cfi_def_cfa_offset 16
 868 0004 00AF     		add	r7, sp, #0
 869              		.cfi_def_cfa_register 7
 870 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 25


 871 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     ADC_SAR_theACLK_PHASE = clkPhase & ADC_SAR_theACLK_PHASE_MASK;
 872              		.loc 1 494 0
 873 000a 054B     		ldr	r3, .L57
 874 000c FA79     		ldrb	r2, [r7, #7]
 875 000e 02F00F02 		and	r2, r2, #15
 876 0012 D2B2     		uxtb	r2, r2
 877 0014 1A70     		strb	r2, [r3]
 495:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 878              		.loc 1 495 0
 879 0016 0C37     		adds	r7, r7, #12
 880 0018 BD46     		mov	sp, r7
 881              		@ sp needed
 882 001a 5DF8047B 		ldr	r7, [sp], #4
 883 001e 7047     		bx	lr
 884              	.L58:
 885              		.align	2
 886              	.L57:
 887 0020 03410040 		.word	1073758467
 888              		.cfi_endproc
 889              	.LFE11:
 890              		.size	ADC_SAR_theACLK_SetPhaseRegister, .-ADC_SAR_theACLK_SetPhaseRegister
 891              		.section	.text.ADC_SAR_theACLK_GetPhaseRegister,"ax",%progbits
 892              		.align	2
 893              		.global	ADC_SAR_theACLK_GetPhaseRegister
 894              		.thumb
 895              		.thumb_func
 896              		.type	ADC_SAR_theACLK_GetPhaseRegister, %function
 897              	ADC_SAR_theACLK_GetPhaseRegister:
 898              	.LFB12:
 496:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 497:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** 
 498:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Function Name: ADC_SAR_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 502:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 506:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 509:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *
 512:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** uint8 ADC_SAR_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** {
 899              		.loc 1 514 0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 1, uses_anonymous_args = 0
 903              		@ link register save eliminated.
 904 0000 80B4     		push	{r7}
 905              		.cfi_def_cfa_offset 4
 906              		.cfi_offset 7, -4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 26


 907 0002 00AF     		add	r7, sp, #0
 908              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c ****     return ADC_SAR_theACLK_PHASE & ADC_SAR_theACLK_PHASE_MASK;
 909              		.loc 1 515 0
 910 0004 054B     		ldr	r3, .L61
 911 0006 1B78     		ldrb	r3, [r3]
 912 0008 DBB2     		uxtb	r3, r3
 913 000a 03F00F03 		and	r3, r3, #15
 914 000e DBB2     		uxtb	r3, r3
 516:.\Generated_Source\PSoC5/ADC_SAR_theACLK.c **** }
 915              		.loc 1 516 0
 916 0010 1846     		mov	r0, r3
 917 0012 BD46     		mov	sp, r7
 918              		@ sp needed
 919 0014 5DF8047B 		ldr	r7, [sp], #4
 920 0018 7047     		bx	lr
 921              	.L62:
 922 001a 00BF     		.align	2
 923              	.L61:
 924 001c 03410040 		.word	1073758467
 925              		.cfi_endproc
 926              	.LFE12:
 927              		.size	ADC_SAR_theACLK_GetPhaseRegister, .-ADC_SAR_theACLK_GetPhaseRegister
 928              		.text
 929              	.Letext0:
 930              		.file 2 ".\\Generated_Source\\PSoC5/cytypes.h"
 931              		.section	.debug_info,"",%progbits
 932              	.Ldebug_info0:
 933 0000 93020000 		.4byte	0x293
 934 0004 0400     		.2byte	0x4
 935 0006 00000000 		.4byte	.Ldebug_abbrev0
 936 000a 04       		.byte	0x4
 937 000b 01       		.uleb128 0x1
 938 000c 7A000000 		.4byte	.LASF40
 939 0010 01       		.byte	0x1
 940 0011 B2020000 		.4byte	.LASF41
 941 0015 A6010000 		.4byte	.LASF42
 942 0019 00000000 		.4byte	.Ldebug_ranges0+0
 943 001d 00000000 		.4byte	0
 944 0021 00000000 		.4byte	.Ldebug_line0
 945 0025 02       		.uleb128 0x2
 946 0026 01       		.byte	0x1
 947 0027 06       		.byte	0x6
 948 0028 2A020000 		.4byte	.LASF0
 949 002c 02       		.uleb128 0x2
 950 002d 01       		.byte	0x1
 951 002e 08       		.byte	0x8
 952 002f F3010000 		.4byte	.LASF1
 953 0033 02       		.uleb128 0x2
 954 0034 02       		.byte	0x2
 955 0035 05       		.byte	0x5
 956 0036 30000000 		.4byte	.LASF2
 957 003a 02       		.uleb128 0x2
 958 003b 02       		.byte	0x2
 959 003c 07       		.byte	0x7
 960 003d 9F020000 		.4byte	.LASF3
 961 0041 02       		.uleb128 0x2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 27


 962 0042 04       		.byte	0x4
 963 0043 05       		.byte	0x5
 964 0044 74010000 		.4byte	.LASF4
 965 0048 02       		.uleb128 0x2
 966 0049 04       		.byte	0x4
 967 004a 07       		.byte	0x7
 968 004b 1A030000 		.4byte	.LASF5
 969 004f 02       		.uleb128 0x2
 970 0050 08       		.byte	0x8
 971 0051 05       		.byte	0x5
 972 0052 66010000 		.4byte	.LASF6
 973 0056 02       		.uleb128 0x2
 974 0057 08       		.byte	0x8
 975 0058 07       		.byte	0x7
 976 0059 36020000 		.4byte	.LASF7
 977 005d 03       		.uleb128 0x3
 978 005e 04       		.byte	0x4
 979 005f 05       		.byte	0x5
 980 0060 696E7400 		.ascii	"int\000"
 981 0064 02       		.uleb128 0x2
 982 0065 04       		.byte	0x4
 983 0066 07       		.byte	0x7
 984 0067 4D020000 		.4byte	.LASF8
 985 006b 04       		.uleb128 0x4
 986 006c 0C010000 		.4byte	.LASF9
 987 0070 02       		.byte	0x2
 988 0071 A1       		.byte	0xa1
 989 0072 2C000000 		.4byte	0x2c
 990 0076 04       		.uleb128 0x4
 991 0077 F6000000 		.4byte	.LASF10
 992 007b 02       		.byte	0x2
 993 007c A2       		.byte	0xa2
 994 007d 3A000000 		.4byte	0x3a
 995 0081 02       		.uleb128 0x2
 996 0082 04       		.byte	0x4
 997 0083 04       		.byte	0x4
 998 0084 60010000 		.4byte	.LASF11
 999 0088 02       		.uleb128 0x2
 1000 0089 08       		.byte	0x8
 1001 008a 04       		.byte	0x4
 1002 008b 41030000 		.4byte	.LASF12
 1003 008f 02       		.uleb128 0x2
 1004 0090 01       		.byte	0x1
 1005 0091 08       		.byte	0x8
 1006 0092 DD020000 		.4byte	.LASF13
 1007 0096 05       		.uleb128 0x5
 1008 0097 15030000 		.4byte	.LASF14
 1009 009b 02       		.byte	0x2
 1010 009c 4B01     		.2byte	0x14b
 1011 009e A2000000 		.4byte	0xa2
 1012 00a2 06       		.uleb128 0x6
 1013 00a3 6B000000 		.4byte	0x6b
 1014 00a7 05       		.uleb128 0x5
 1015 00a8 2A000000 		.4byte	.LASF15
 1016 00ac 02       		.byte	0x2
 1017 00ad 4C01     		.2byte	0x14c
 1018 00af B3000000 		.4byte	0xb3
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 28


 1019 00b3 06       		.uleb128 0x6
 1020 00b4 76000000 		.4byte	0x76
 1021 00b8 07       		.uleb128 0x7
 1022 00b9 FF020000 		.4byte	.LASF16
 1023 00bd 01       		.byte	0x1
 1024 00be 2D       		.byte	0x2d
 1025 00bf 00000000 		.4byte	.LFB0
 1026 00c3 34000000 		.4byte	.LFE0-.LFB0
 1027 00c7 01       		.uleb128 0x1
 1028 00c8 9C       		.byte	0x9c
 1029 00c9 07       		.uleb128 0x7
 1030 00ca 2C030000 		.4byte	.LASF17
 1031 00ce 01       		.byte	0x1
 1032 00cf 47       		.byte	0x47
 1033 00d0 00000000 		.4byte	.LFB1
 1034 00d4 34000000 		.4byte	.LFE1-.LFB1
 1035 00d8 01       		.uleb128 0x1
 1036 00d9 9C       		.byte	0x9c
 1037 00da 08       		.uleb128 0x8
 1038 00db 8C010000 		.4byte	.LASF18
 1039 00df 01       		.byte	0x1
 1040 00e0 64       		.byte	0x64
 1041 00e1 00000000 		.4byte	.LFB2
 1042 00e5 B0000000 		.4byte	.LFE2-.LFB2
 1043 00e9 01       		.uleb128 0x1
 1044 00ea 9C       		.byte	0x9c
 1045 00eb 08010000 		.4byte	0x108
 1046 00ef 09       		.uleb128 0x9
 1047 00f0 14000000 		.4byte	.LBB2
 1048 00f4 70000000 		.4byte	.LBE2-.LBB2
 1049 00f8 0A       		.uleb128 0xa
 1050 00f9 F4020000 		.4byte	.LASF24
 1051 00fd 01       		.byte	0x1
 1052 00fe 69       		.byte	0x69
 1053 00ff 76000000 		.4byte	0x76
 1054 0103 02       		.uleb128 0x2
 1055 0104 91       		.byte	0x91
 1056 0105 76       		.sleb128 -10
 1057 0106 00       		.byte	0
 1058 0107 00       		.byte	0
 1059 0108 08       		.uleb128 0x8
 1060 0109 0D020000 		.4byte	.LASF19
 1061 010d 01       		.byte	0x1
 1062 010e 9D       		.byte	0x9d
 1063 010f 00000000 		.4byte	.LFB3
 1064 0113 40000000 		.4byte	.LFE3-.LFB3
 1065 0117 01       		.uleb128 0x1
 1066 0118 9C       		.byte	0x9c
 1067 0119 2C010000 		.4byte	0x12c
 1068 011d 0B       		.uleb128 0xb
 1069 011e 7D010000 		.4byte	.LASF21
 1070 0122 01       		.byte	0x1
 1071 0123 9D       		.byte	0x9d
 1072 0124 6B000000 		.4byte	0x6b
 1073 0128 02       		.uleb128 0x2
 1074 0129 91       		.byte	0x91
 1075 012a 77       		.sleb128 -9
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 29


 1076 012b 00       		.byte	0
 1077 012c 0C       		.uleb128 0xc
 1078 012d 71030000 		.4byte	.LASF20
 1079 0131 01       		.byte	0x1
 1080 0132 C1       		.byte	0xc1
 1081 0133 00000000 		.4byte	.LFB4
 1082 0137 5C010000 		.4byte	.LFE4-.LFB4
 1083 013b 01       		.uleb128 0x1
 1084 013c 9C       		.byte	0x9c
 1085 013d 88010000 		.4byte	0x188
 1086 0141 0B       		.uleb128 0xb
 1087 0142 12010000 		.4byte	.LASF22
 1088 0146 01       		.byte	0x1
 1089 0147 C1       		.byte	0xc1
 1090 0148 76000000 		.4byte	0x76
 1091 014c 02       		.uleb128 0x2
 1092 014d 91       		.byte	0x91
 1093 014e 6E       		.sleb128 -18
 1094 014f 0B       		.uleb128 0xb
 1095 0150 FD000000 		.4byte	.LASF23
 1096 0154 01       		.byte	0x1
 1097 0155 C1       		.byte	0xc1
 1098 0156 6B000000 		.4byte	0x6b
 1099 015a 02       		.uleb128 0x2
 1100 015b 91       		.byte	0x91
 1101 015c 6D       		.sleb128 -19
 1102 015d 0A       		.uleb128 0xa
 1103 015e 48030000 		.4byte	.LASF25
 1104 0162 01       		.byte	0x1
 1105 0163 C4       		.byte	0xc4
 1106 0164 6B000000 		.4byte	0x6b
 1107 0168 02       		.uleb128 0x2
 1108 0169 91       		.byte	0x91
 1109 016a 73       		.sleb128 -13
 1110 016b 0A       		.uleb128 0xa
 1111 016c EC020000 		.4byte	.LASF26
 1112 0170 01       		.byte	0x1
 1113 0171 C6       		.byte	0xc6
 1114 0172 6B000000 		.4byte	0x6b
 1115 0176 02       		.uleb128 0x2
 1116 0177 91       		.byte	0x91
 1117 0178 77       		.sleb128 -9
 1118 0179 0A       		.uleb128 0xa
 1119 017a F4020000 		.4byte	.LASF24
 1120 017e 01       		.byte	0x1
 1121 017f C7       		.byte	0xc7
 1122 0180 76000000 		.4byte	0x76
 1123 0184 02       		.uleb128 0x2
 1124 0185 91       		.byte	0x91
 1125 0186 74       		.sleb128 -12
 1126 0187 00       		.byte	0
 1127 0188 0D       		.uleb128 0xd
 1128 0189 5A020000 		.4byte	.LASF30
 1129 018d 01       		.byte	0x1
 1130 018e 2901     		.2byte	0x129
 1131 0190 76000000 		.4byte	0x76
 1132 0194 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 30


 1133 0198 18000000 		.4byte	.LFE5-.LFB5
 1134 019c 01       		.uleb128 0x1
 1135 019d 9C       		.byte	0x9c
 1136 019e 0E       		.uleb128 0xe
 1137 019f 5A000000 		.4byte	.LASF27
 1138 01a3 01       		.byte	0x1
 1139 01a4 4C01     		.2byte	0x14c
 1140 01a6 00000000 		.4byte	.LFB6
 1141 01aa 34000000 		.4byte	.LFE6-.LFB6
 1142 01ae 01       		.uleb128 0x1
 1143 01af 9C       		.byte	0x9c
 1144 01b0 C4010000 		.4byte	0x1c4
 1145 01b4 0F       		.uleb128 0xf
 1146 01b5 01020000 		.4byte	.LASF28
 1147 01b9 01       		.byte	0x1
 1148 01ba 4C01     		.2byte	0x14c
 1149 01bc 6B000000 		.4byte	0x6b
 1150 01c0 02       		.uleb128 0x2
 1151 01c1 91       		.byte	0x91
 1152 01c2 77       		.sleb128 -9
 1153 01c3 00       		.byte	0
 1154 01c4 0E       		.uleb128 0xe
 1155 01c5 1D010000 		.4byte	.LASF29
 1156 01c9 01       		.byte	0x1
 1157 01ca 6F01     		.2byte	0x16f
 1158 01cc 00000000 		.4byte	.LFB7
 1159 01d0 34000000 		.4byte	.LFE7-.LFB7
 1160 01d4 01       		.uleb128 0x1
 1161 01d5 9C       		.byte	0x9c
 1162 01d6 EA010000 		.4byte	0x1ea
 1163 01da 0F       		.uleb128 0xf
 1164 01db 01020000 		.4byte	.LASF28
 1165 01df 01       		.byte	0x1
 1166 01e0 6F01     		.2byte	0x16f
 1167 01e2 6B000000 		.4byte	0x6b
 1168 01e6 02       		.uleb128 0x2
 1169 01e7 91       		.byte	0x91
 1170 01e8 77       		.sleb128 -9
 1171 01e9 00       		.byte	0
 1172 01ea 0D       		.uleb128 0xd
 1173 01eb 3A000000 		.4byte	.LASF31
 1174 01ef 01       		.byte	0x1
 1175 01f0 8401     		.2byte	0x184
 1176 01f2 6B000000 		.4byte	0x6b
 1177 01f6 00000000 		.4byte	.LFB8
 1178 01fa 20000000 		.4byte	.LFE8-.LFB8
 1179 01fe 01       		.uleb128 0x1
 1180 01ff 9C       		.byte	0x9c
 1181 0200 10       		.uleb128 0x10
 1182 0201 7D020000 		.4byte	.LASF32
 1183 0205 01       		.byte	0x1
 1184 0206 A301     		.2byte	0x1a3
 1185 0208 00000000 		.4byte	.LFB9
 1186 020c BC000000 		.4byte	.LFE9-.LFB9
 1187 0210 01       		.uleb128 0x1
 1188 0211 9C       		.byte	0x9c
 1189 0212 44020000 		.4byte	0x244
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 31


 1190 0216 0F       		.uleb128 0xf
 1191 0217 E2020000 		.4byte	.LASF33
 1192 021b 01       		.byte	0x1
 1193 021c A301     		.2byte	0x1a3
 1194 021e 6B000000 		.4byte	0x6b
 1195 0222 02       		.uleb128 0x2
 1196 0223 91       		.byte	0x91
 1197 0224 6F       		.sleb128 -17
 1198 0225 11       		.uleb128 0x11
 1199 0226 22000000 		.4byte	.LASF34
 1200 022a 01       		.byte	0x1
 1201 022b A501     		.2byte	0x1a5
 1202 022d 76000000 		.4byte	0x76
 1203 0231 02       		.uleb128 0x2
 1204 0232 91       		.byte	0x91
 1205 0233 76       		.sleb128 -10
 1206 0234 11       		.uleb128 0x11
 1207 0235 05010000 		.4byte	.LASF35
 1208 0239 01       		.byte	0x1
 1209 023a A601     		.2byte	0x1a6
 1210 023c 6B000000 		.4byte	0x6b
 1211 0240 02       		.uleb128 0x2
 1212 0241 91       		.byte	0x91
 1213 0242 75       		.sleb128 -11
 1214 0243 00       		.byte	0
 1215 0244 0D       		.uleb128 0xd
 1216 0245 00000000 		.4byte	.LASF36
 1217 0249 01       		.byte	0x1
 1218 024a D001     		.2byte	0x1d0
 1219 024c 6B000000 		.4byte	0x6b
 1220 0250 00000000 		.4byte	.LFB10
 1221 0254 20000000 		.4byte	.LFE10-.LFB10
 1222 0258 01       		.uleb128 0x1
 1223 0259 9C       		.byte	0x9c
 1224 025a 0E       		.uleb128 0xe
 1225 025b 50030000 		.4byte	.LASF37
 1226 025f 01       		.byte	0x1
 1227 0260 EC01     		.2byte	0x1ec
 1228 0262 00000000 		.4byte	.LFB11
 1229 0266 24000000 		.4byte	.LFE11-.LFB11
 1230 026a 01       		.uleb128 0x1
 1231 026b 9C       		.byte	0x9c
 1232 026c 80020000 		.4byte	0x280
 1233 0270 0F       		.uleb128 0xf
 1234 0271 83010000 		.4byte	.LASF38
 1235 0275 01       		.byte	0x1
 1236 0276 EC01     		.2byte	0x1ec
 1237 0278 6B000000 		.4byte	0x6b
 1238 027c 02       		.uleb128 0x2
 1239 027d 91       		.byte	0x91
 1240 027e 77       		.sleb128 -9
 1241 027f 00       		.byte	0
 1242 0280 0D       		.uleb128 0xd
 1243 0281 3F010000 		.4byte	.LASF39
 1244 0285 01       		.byte	0x1
 1245 0286 0102     		.2byte	0x201
 1246 0288 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 32


 1247 028c 00000000 		.4byte	.LFB12
 1248 0290 20000000 		.4byte	.LFE12-.LFB12
 1249 0294 01       		.uleb128 0x1
 1250 0295 9C       		.byte	0x9c
 1251 0296 00       		.byte	0
 1252              		.section	.debug_abbrev,"",%progbits
 1253              	.Ldebug_abbrev0:
 1254 0000 01       		.uleb128 0x1
 1255 0001 11       		.uleb128 0x11
 1256 0002 01       		.byte	0x1
 1257 0003 25       		.uleb128 0x25
 1258 0004 0E       		.uleb128 0xe
 1259 0005 13       		.uleb128 0x13
 1260 0006 0B       		.uleb128 0xb
 1261 0007 03       		.uleb128 0x3
 1262 0008 0E       		.uleb128 0xe
 1263 0009 1B       		.uleb128 0x1b
 1264 000a 0E       		.uleb128 0xe
 1265 000b 55       		.uleb128 0x55
 1266 000c 17       		.uleb128 0x17
 1267 000d 11       		.uleb128 0x11
 1268 000e 01       		.uleb128 0x1
 1269 000f 10       		.uleb128 0x10
 1270 0010 17       		.uleb128 0x17
 1271 0011 00       		.byte	0
 1272 0012 00       		.byte	0
 1273 0013 02       		.uleb128 0x2
 1274 0014 24       		.uleb128 0x24
 1275 0015 00       		.byte	0
 1276 0016 0B       		.uleb128 0xb
 1277 0017 0B       		.uleb128 0xb
 1278 0018 3E       		.uleb128 0x3e
 1279 0019 0B       		.uleb128 0xb
 1280 001a 03       		.uleb128 0x3
 1281 001b 0E       		.uleb128 0xe
 1282 001c 00       		.byte	0
 1283 001d 00       		.byte	0
 1284 001e 03       		.uleb128 0x3
 1285 001f 24       		.uleb128 0x24
 1286 0020 00       		.byte	0
 1287 0021 0B       		.uleb128 0xb
 1288 0022 0B       		.uleb128 0xb
 1289 0023 3E       		.uleb128 0x3e
 1290 0024 0B       		.uleb128 0xb
 1291 0025 03       		.uleb128 0x3
 1292 0026 08       		.uleb128 0x8
 1293 0027 00       		.byte	0
 1294 0028 00       		.byte	0
 1295 0029 04       		.uleb128 0x4
 1296 002a 16       		.uleb128 0x16
 1297 002b 00       		.byte	0
 1298 002c 03       		.uleb128 0x3
 1299 002d 0E       		.uleb128 0xe
 1300 002e 3A       		.uleb128 0x3a
 1301 002f 0B       		.uleb128 0xb
 1302 0030 3B       		.uleb128 0x3b
 1303 0031 0B       		.uleb128 0xb
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 33


 1304 0032 49       		.uleb128 0x49
 1305 0033 13       		.uleb128 0x13
 1306 0034 00       		.byte	0
 1307 0035 00       		.byte	0
 1308 0036 05       		.uleb128 0x5
 1309 0037 16       		.uleb128 0x16
 1310 0038 00       		.byte	0
 1311 0039 03       		.uleb128 0x3
 1312 003a 0E       		.uleb128 0xe
 1313 003b 3A       		.uleb128 0x3a
 1314 003c 0B       		.uleb128 0xb
 1315 003d 3B       		.uleb128 0x3b
 1316 003e 05       		.uleb128 0x5
 1317 003f 49       		.uleb128 0x49
 1318 0040 13       		.uleb128 0x13
 1319 0041 00       		.byte	0
 1320 0042 00       		.byte	0
 1321 0043 06       		.uleb128 0x6
 1322 0044 35       		.uleb128 0x35
 1323 0045 00       		.byte	0
 1324 0046 49       		.uleb128 0x49
 1325 0047 13       		.uleb128 0x13
 1326 0048 00       		.byte	0
 1327 0049 00       		.byte	0
 1328 004a 07       		.uleb128 0x7
 1329 004b 2E       		.uleb128 0x2e
 1330 004c 00       		.byte	0
 1331 004d 3F       		.uleb128 0x3f
 1332 004e 19       		.uleb128 0x19
 1333 004f 03       		.uleb128 0x3
 1334 0050 0E       		.uleb128 0xe
 1335 0051 3A       		.uleb128 0x3a
 1336 0052 0B       		.uleb128 0xb
 1337 0053 3B       		.uleb128 0x3b
 1338 0054 0B       		.uleb128 0xb
 1339 0055 27       		.uleb128 0x27
 1340 0056 19       		.uleb128 0x19
 1341 0057 11       		.uleb128 0x11
 1342 0058 01       		.uleb128 0x1
 1343 0059 12       		.uleb128 0x12
 1344 005a 06       		.uleb128 0x6
 1345 005b 40       		.uleb128 0x40
 1346 005c 18       		.uleb128 0x18
 1347 005d 9742     		.uleb128 0x2117
 1348 005f 19       		.uleb128 0x19
 1349 0060 00       		.byte	0
 1350 0061 00       		.byte	0
 1351 0062 08       		.uleb128 0x8
 1352 0063 2E       		.uleb128 0x2e
 1353 0064 01       		.byte	0x1
 1354 0065 3F       		.uleb128 0x3f
 1355 0066 19       		.uleb128 0x19
 1356 0067 03       		.uleb128 0x3
 1357 0068 0E       		.uleb128 0xe
 1358 0069 3A       		.uleb128 0x3a
 1359 006a 0B       		.uleb128 0xb
 1360 006b 3B       		.uleb128 0x3b
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 34


 1361 006c 0B       		.uleb128 0xb
 1362 006d 27       		.uleb128 0x27
 1363 006e 19       		.uleb128 0x19
 1364 006f 11       		.uleb128 0x11
 1365 0070 01       		.uleb128 0x1
 1366 0071 12       		.uleb128 0x12
 1367 0072 06       		.uleb128 0x6
 1368 0073 40       		.uleb128 0x40
 1369 0074 18       		.uleb128 0x18
 1370 0075 9742     		.uleb128 0x2117
 1371 0077 19       		.uleb128 0x19
 1372 0078 01       		.uleb128 0x1
 1373 0079 13       		.uleb128 0x13
 1374 007a 00       		.byte	0
 1375 007b 00       		.byte	0
 1376 007c 09       		.uleb128 0x9
 1377 007d 0B       		.uleb128 0xb
 1378 007e 01       		.byte	0x1
 1379 007f 11       		.uleb128 0x11
 1380 0080 01       		.uleb128 0x1
 1381 0081 12       		.uleb128 0x12
 1382 0082 06       		.uleb128 0x6
 1383 0083 00       		.byte	0
 1384 0084 00       		.byte	0
 1385 0085 0A       		.uleb128 0xa
 1386 0086 34       		.uleb128 0x34
 1387 0087 00       		.byte	0
 1388 0088 03       		.uleb128 0x3
 1389 0089 0E       		.uleb128 0xe
 1390 008a 3A       		.uleb128 0x3a
 1391 008b 0B       		.uleb128 0xb
 1392 008c 3B       		.uleb128 0x3b
 1393 008d 0B       		.uleb128 0xb
 1394 008e 49       		.uleb128 0x49
 1395 008f 13       		.uleb128 0x13
 1396 0090 02       		.uleb128 0x2
 1397 0091 18       		.uleb128 0x18
 1398 0092 00       		.byte	0
 1399 0093 00       		.byte	0
 1400 0094 0B       		.uleb128 0xb
 1401 0095 05       		.uleb128 0x5
 1402 0096 00       		.byte	0
 1403 0097 03       		.uleb128 0x3
 1404 0098 0E       		.uleb128 0xe
 1405 0099 3A       		.uleb128 0x3a
 1406 009a 0B       		.uleb128 0xb
 1407 009b 3B       		.uleb128 0x3b
 1408 009c 0B       		.uleb128 0xb
 1409 009d 49       		.uleb128 0x49
 1410 009e 13       		.uleb128 0x13
 1411 009f 02       		.uleb128 0x2
 1412 00a0 18       		.uleb128 0x18
 1413 00a1 00       		.byte	0
 1414 00a2 00       		.byte	0
 1415 00a3 0C       		.uleb128 0xc
 1416 00a4 2E       		.uleb128 0x2e
 1417 00a5 01       		.byte	0x1
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 35


 1418 00a6 3F       		.uleb128 0x3f
 1419 00a7 19       		.uleb128 0x19
 1420 00a8 03       		.uleb128 0x3
 1421 00a9 0E       		.uleb128 0xe
 1422 00aa 3A       		.uleb128 0x3a
 1423 00ab 0B       		.uleb128 0xb
 1424 00ac 3B       		.uleb128 0x3b
 1425 00ad 0B       		.uleb128 0xb
 1426 00ae 27       		.uleb128 0x27
 1427 00af 19       		.uleb128 0x19
 1428 00b0 11       		.uleb128 0x11
 1429 00b1 01       		.uleb128 0x1
 1430 00b2 12       		.uleb128 0x12
 1431 00b3 06       		.uleb128 0x6
 1432 00b4 40       		.uleb128 0x40
 1433 00b5 18       		.uleb128 0x18
 1434 00b6 9642     		.uleb128 0x2116
 1435 00b8 19       		.uleb128 0x19
 1436 00b9 01       		.uleb128 0x1
 1437 00ba 13       		.uleb128 0x13
 1438 00bb 00       		.byte	0
 1439 00bc 00       		.byte	0
 1440 00bd 0D       		.uleb128 0xd
 1441 00be 2E       		.uleb128 0x2e
 1442 00bf 00       		.byte	0
 1443 00c0 3F       		.uleb128 0x3f
 1444 00c1 19       		.uleb128 0x19
 1445 00c2 03       		.uleb128 0x3
 1446 00c3 0E       		.uleb128 0xe
 1447 00c4 3A       		.uleb128 0x3a
 1448 00c5 0B       		.uleb128 0xb
 1449 00c6 3B       		.uleb128 0x3b
 1450 00c7 05       		.uleb128 0x5
 1451 00c8 27       		.uleb128 0x27
 1452 00c9 19       		.uleb128 0x19
 1453 00ca 49       		.uleb128 0x49
 1454 00cb 13       		.uleb128 0x13
 1455 00cc 11       		.uleb128 0x11
 1456 00cd 01       		.uleb128 0x1
 1457 00ce 12       		.uleb128 0x12
 1458 00cf 06       		.uleb128 0x6
 1459 00d0 40       		.uleb128 0x40
 1460 00d1 18       		.uleb128 0x18
 1461 00d2 9742     		.uleb128 0x2117
 1462 00d4 19       		.uleb128 0x19
 1463 00d5 00       		.byte	0
 1464 00d6 00       		.byte	0
 1465 00d7 0E       		.uleb128 0xe
 1466 00d8 2E       		.uleb128 0x2e
 1467 00d9 01       		.byte	0x1
 1468 00da 3F       		.uleb128 0x3f
 1469 00db 19       		.uleb128 0x19
 1470 00dc 03       		.uleb128 0x3
 1471 00dd 0E       		.uleb128 0xe
 1472 00de 3A       		.uleb128 0x3a
 1473 00df 0B       		.uleb128 0xb
 1474 00e0 3B       		.uleb128 0x3b
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 36


 1475 00e1 05       		.uleb128 0x5
 1476 00e2 27       		.uleb128 0x27
 1477 00e3 19       		.uleb128 0x19
 1478 00e4 11       		.uleb128 0x11
 1479 00e5 01       		.uleb128 0x1
 1480 00e6 12       		.uleb128 0x12
 1481 00e7 06       		.uleb128 0x6
 1482 00e8 40       		.uleb128 0x40
 1483 00e9 18       		.uleb128 0x18
 1484 00ea 9742     		.uleb128 0x2117
 1485 00ec 19       		.uleb128 0x19
 1486 00ed 01       		.uleb128 0x1
 1487 00ee 13       		.uleb128 0x13
 1488 00ef 00       		.byte	0
 1489 00f0 00       		.byte	0
 1490 00f1 0F       		.uleb128 0xf
 1491 00f2 05       		.uleb128 0x5
 1492 00f3 00       		.byte	0
 1493 00f4 03       		.uleb128 0x3
 1494 00f5 0E       		.uleb128 0xe
 1495 00f6 3A       		.uleb128 0x3a
 1496 00f7 0B       		.uleb128 0xb
 1497 00f8 3B       		.uleb128 0x3b
 1498 00f9 05       		.uleb128 0x5
 1499 00fa 49       		.uleb128 0x49
 1500 00fb 13       		.uleb128 0x13
 1501 00fc 02       		.uleb128 0x2
 1502 00fd 18       		.uleb128 0x18
 1503 00fe 00       		.byte	0
 1504 00ff 00       		.byte	0
 1505 0100 10       		.uleb128 0x10
 1506 0101 2E       		.uleb128 0x2e
 1507 0102 01       		.byte	0x1
 1508 0103 3F       		.uleb128 0x3f
 1509 0104 19       		.uleb128 0x19
 1510 0105 03       		.uleb128 0x3
 1511 0106 0E       		.uleb128 0xe
 1512 0107 3A       		.uleb128 0x3a
 1513 0108 0B       		.uleb128 0xb
 1514 0109 3B       		.uleb128 0x3b
 1515 010a 05       		.uleb128 0x5
 1516 010b 27       		.uleb128 0x27
 1517 010c 19       		.uleb128 0x19
 1518 010d 11       		.uleb128 0x11
 1519 010e 01       		.uleb128 0x1
 1520 010f 12       		.uleb128 0x12
 1521 0110 06       		.uleb128 0x6
 1522 0111 40       		.uleb128 0x40
 1523 0112 18       		.uleb128 0x18
 1524 0113 9642     		.uleb128 0x2116
 1525 0115 19       		.uleb128 0x19
 1526 0116 01       		.uleb128 0x1
 1527 0117 13       		.uleb128 0x13
 1528 0118 00       		.byte	0
 1529 0119 00       		.byte	0
 1530 011a 11       		.uleb128 0x11
 1531 011b 34       		.uleb128 0x34
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 37


 1532 011c 00       		.byte	0
 1533 011d 03       		.uleb128 0x3
 1534 011e 0E       		.uleb128 0xe
 1535 011f 3A       		.uleb128 0x3a
 1536 0120 0B       		.uleb128 0xb
 1537 0121 3B       		.uleb128 0x3b
 1538 0122 05       		.uleb128 0x5
 1539 0123 49       		.uleb128 0x49
 1540 0124 13       		.uleb128 0x13
 1541 0125 02       		.uleb128 0x2
 1542 0126 18       		.uleb128 0x18
 1543 0127 00       		.byte	0
 1544 0128 00       		.byte	0
 1545 0129 00       		.byte	0
 1546              		.section	.debug_aranges,"",%progbits
 1547 0000 7C000000 		.4byte	0x7c
 1548 0004 0200     		.2byte	0x2
 1549 0006 00000000 		.4byte	.Ldebug_info0
 1550 000a 04       		.byte	0x4
 1551 000b 00       		.byte	0
 1552 000c 0000     		.2byte	0
 1553 000e 0000     		.2byte	0
 1554 0010 00000000 		.4byte	.LFB0
 1555 0014 34000000 		.4byte	.LFE0-.LFB0
 1556 0018 00000000 		.4byte	.LFB1
 1557 001c 34000000 		.4byte	.LFE1-.LFB1
 1558 0020 00000000 		.4byte	.LFB2
 1559 0024 B0000000 		.4byte	.LFE2-.LFB2
 1560 0028 00000000 		.4byte	.LFB3
 1561 002c 40000000 		.4byte	.LFE3-.LFB3
 1562 0030 00000000 		.4byte	.LFB4
 1563 0034 5C010000 		.4byte	.LFE4-.LFB4
 1564 0038 00000000 		.4byte	.LFB5
 1565 003c 18000000 		.4byte	.LFE5-.LFB5
 1566 0040 00000000 		.4byte	.LFB6
 1567 0044 34000000 		.4byte	.LFE6-.LFB6
 1568 0048 00000000 		.4byte	.LFB7
 1569 004c 34000000 		.4byte	.LFE7-.LFB7
 1570 0050 00000000 		.4byte	.LFB8
 1571 0054 20000000 		.4byte	.LFE8-.LFB8
 1572 0058 00000000 		.4byte	.LFB9
 1573 005c BC000000 		.4byte	.LFE9-.LFB9
 1574 0060 00000000 		.4byte	.LFB10
 1575 0064 20000000 		.4byte	.LFE10-.LFB10
 1576 0068 00000000 		.4byte	.LFB11
 1577 006c 24000000 		.4byte	.LFE11-.LFB11
 1578 0070 00000000 		.4byte	.LFB12
 1579 0074 20000000 		.4byte	.LFE12-.LFB12
 1580 0078 00000000 		.4byte	0
 1581 007c 00000000 		.4byte	0
 1582              		.section	.debug_ranges,"",%progbits
 1583              	.Ldebug_ranges0:
 1584 0000 00000000 		.4byte	.LFB0
 1585 0004 34000000 		.4byte	.LFE0
 1586 0008 00000000 		.4byte	.LFB1
 1587 000c 34000000 		.4byte	.LFE1
 1588 0010 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 38


 1589 0014 B0000000 		.4byte	.LFE2
 1590 0018 00000000 		.4byte	.LFB3
 1591 001c 40000000 		.4byte	.LFE3
 1592 0020 00000000 		.4byte	.LFB4
 1593 0024 5C010000 		.4byte	.LFE4
 1594 0028 00000000 		.4byte	.LFB5
 1595 002c 18000000 		.4byte	.LFE5
 1596 0030 00000000 		.4byte	.LFB6
 1597 0034 34000000 		.4byte	.LFE6
 1598 0038 00000000 		.4byte	.LFB7
 1599 003c 34000000 		.4byte	.LFE7
 1600 0040 00000000 		.4byte	.LFB8
 1601 0044 20000000 		.4byte	.LFE8
 1602 0048 00000000 		.4byte	.LFB9
 1603 004c BC000000 		.4byte	.LFE9
 1604 0050 00000000 		.4byte	.LFB10
 1605 0054 20000000 		.4byte	.LFE10
 1606 0058 00000000 		.4byte	.LFB11
 1607 005c 24000000 		.4byte	.LFE11
 1608 0060 00000000 		.4byte	.LFB12
 1609 0064 20000000 		.4byte	.LFE12
 1610 0068 00000000 		.4byte	0
 1611 006c 00000000 		.4byte	0
 1612              		.section	.debug_line,"",%progbits
 1613              	.Ldebug_line0:
 1614 0000 C7010000 		.section	.debug_str,"MS",%progbits,1
 1614      02004E00 
 1614      00000201 
 1614      FB0E0D00 
 1614      01010101 
 1615              	.LASF36:
 1616 0000 4144435F 		.ascii	"ADC_SAR_theACLK_GetSourceRegister\000"
 1616      5341525F 
 1616      74686541 
 1616      434C4B5F 
 1616      47657453 
 1617              	.LASF34:
 1618 0022 63757272 		.ascii	"currDiv\000"
 1618      44697600 
 1619              	.LASF15:
 1620 002a 72656731 		.ascii	"reg16\000"
 1620      3600
 1621              	.LASF2:
 1622 0030 73686F72 		.ascii	"short int\000"
 1622      7420696E 
 1622      7400
 1623              	.LASF31:
 1624 003a 4144435F 		.ascii	"ADC_SAR_theACLK_GetModeRegister\000"
 1624      5341525F 
 1624      74686541 
 1624      434C4B5F 
 1624      4765744D 
 1625              	.LASF27:
 1626 005a 4144435F 		.ascii	"ADC_SAR_theACLK_SetModeRegister\000"
 1626      5341525F 
 1626      74686541 
 1626      434C4B5F 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 39


 1626      5365744D 
 1627              	.LASF40:
 1628 007a 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 1628      4320342E 
 1628      382E3420 
 1628      32303134 
 1628      30353236 
 1629 00ad 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 1629      20726576 
 1629      6973696F 
 1629      6E203231 
 1629      31333538 
 1630 00e0 30202D66 		.ascii	"0 -ffunction-sections\000"
 1630      66756E63 
 1630      74696F6E 
 1630      2D736563 
 1630      74696F6E 
 1631              	.LASF10:
 1632 00f6 75696E74 		.ascii	"uint16\000"
 1632      313600
 1633              	.LASF23:
 1634 00fd 72657374 		.ascii	"restart\000"
 1634      61727400 
 1635              	.LASF35:
 1636 0105 6F6C6453 		.ascii	"oldSrc\000"
 1636      726300
 1637              	.LASF9:
 1638 010c 75696E74 		.ascii	"uint8\000"
 1638      3800
 1639              	.LASF22:
 1640 0112 636C6B44 		.ascii	"clkDivider\000"
 1640      69766964 
 1640      657200
 1641              	.LASF29:
 1642 011d 4144435F 		.ascii	"ADC_SAR_theACLK_ClearModeRegister\000"
 1642      5341525F 
 1642      74686541 
 1642      434C4B5F 
 1642      436C6561 
 1643              	.LASF39:
 1644 013f 4144435F 		.ascii	"ADC_SAR_theACLK_GetPhaseRegister\000"
 1644      5341525F 
 1644      74686541 
 1644      434C4B5F 
 1644      47657450 
 1645              	.LASF11:
 1646 0160 666C6F61 		.ascii	"float\000"
 1646      7400
 1647              	.LASF6:
 1648 0166 6C6F6E67 		.ascii	"long long int\000"
 1648      206C6F6E 
 1648      6720696E 
 1648      7400
 1649              	.LASF4:
 1650 0174 6C6F6E67 		.ascii	"long int\000"
 1650      20696E74 
 1650      00
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 40


 1651              	.LASF21:
 1652 017d 73746174 		.ascii	"state\000"
 1652      6500
 1653              	.LASF38:
 1654 0183 636C6B50 		.ascii	"clkPhase\000"
 1654      68617365 
 1654      00
 1655              	.LASF18:
 1656 018c 4144435F 		.ascii	"ADC_SAR_theACLK_StopBlock\000"
 1656      5341525F 
 1656      74686541 
 1656      434C4B5F 
 1656      53746F70 
 1657              	.LASF42:
 1658 01a6 433A5C55 		.ascii	"C:\\Users\\karunmj\\Desktop\\wongb\\Adaptive Sampli"
 1658      73657273 
 1658      5C6B6172 
 1658      756E6D6A 
 1658      5C446573 
 1659 01d4 6E675C43 		.ascii	"ng\\Cell Board\\Cell Board.cydsn\000"
 1659      656C6C20 
 1659      426F6172 
 1659      645C4365 
 1659      6C6C2042 
 1660              	.LASF1:
 1661 01f3 756E7369 		.ascii	"unsigned char\000"
 1661      676E6564 
 1661      20636861 
 1661      7200
 1662              	.LASF28:
 1663 0201 6D6F6465 		.ascii	"modeBitMask\000"
 1663      4269744D 
 1663      61736B00 
 1664              	.LASF19:
 1665 020d 4144435F 		.ascii	"ADC_SAR_theACLK_StandbyPower\000"
 1665      5341525F 
 1665      74686541 
 1665      434C4B5F 
 1665      5374616E 
 1666              	.LASF0:
 1667 022a 7369676E 		.ascii	"signed char\000"
 1667      65642063 
 1667      68617200 
 1668              	.LASF7:
 1669 0236 6C6F6E67 		.ascii	"long long unsigned int\000"
 1669      206C6F6E 
 1669      6720756E 
 1669      7369676E 
 1669      65642069 
 1670              	.LASF8:
 1671 024d 756E7369 		.ascii	"unsigned int\000"
 1671      676E6564 
 1671      20696E74 
 1671      00
 1672              	.LASF30:
 1673 025a 4144435F 		.ascii	"ADC_SAR_theACLK_GetDividerRegister\000"
 1673      5341525F 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 41


 1673      74686541 
 1673      434C4B5F 
 1673      47657444 
 1674              	.LASF32:
 1675 027d 4144435F 		.ascii	"ADC_SAR_theACLK_SetSourceRegister\000"
 1675      5341525F 
 1675      74686541 
 1675      434C4B5F 
 1675      53657453 
 1676              	.LASF3:
 1677 029f 73686F72 		.ascii	"short unsigned int\000"
 1677      7420756E 
 1677      7369676E 
 1677      65642069 
 1677      6E7400
 1678              	.LASF41:
 1679 02b2 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_SAR_theACLK.c\000"
 1679      6E657261 
 1679      7465645F 
 1679      536F7572 
 1679      63655C50 
 1680              	.LASF13:
 1681 02dd 63686172 		.ascii	"char\000"
 1681      00
 1682              	.LASF33:
 1683 02e2 636C6B53 		.ascii	"clkSource\000"
 1683      6F757263 
 1683      6500
 1684              	.LASF26:
 1685 02ec 63757272 		.ascii	"currSrc\000"
 1685      53726300 
 1686              	.LASF24:
 1687 02f4 6F6C6444 		.ascii	"oldDivider\000"
 1687      69766964 
 1687      657200
 1688              	.LASF16:
 1689 02ff 4144435F 		.ascii	"ADC_SAR_theACLK_Start\000"
 1689      5341525F 
 1689      74686541 
 1689      434C4B5F 
 1689      53746172 
 1690              	.LASF14:
 1691 0315 72656738 		.ascii	"reg8\000"
 1691      00
 1692              	.LASF5:
 1693 031a 6C6F6E67 		.ascii	"long unsigned int\000"
 1693      20756E73 
 1693      69676E65 
 1693      6420696E 
 1693      7400
 1694              	.LASF17:
 1695 032c 4144435F 		.ascii	"ADC_SAR_theACLK_Stop\000"
 1695      5341525F 
 1695      74686541 
 1695      434C4B5F 
 1695      53746F70 
 1696              	.LASF12:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgixyvT.s 			page 42


 1697 0341 646F7562 		.ascii	"double\000"
 1697      6C6500
 1698              	.LASF25:
 1699 0348 656E6162 		.ascii	"enabled\000"
 1699      6C656400 
 1700              	.LASF37:
 1701 0350 4144435F 		.ascii	"ADC_SAR_theACLK_SetPhaseRegister\000"
 1701      5341525F 
 1701      74686541 
 1701      434C4B5F 
 1701      53657450 
 1702              	.LASF20:
 1703 0371 4144435F 		.ascii	"ADC_SAR_theACLK_SetDividerRegister\000"
 1703      5341525F 
 1703      74686541 
 1703      434C4B5F 
 1703      53657444 
 1704              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
