<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Convolution_Controller_blk_mem_gen_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_blk_mem_gen_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Convolution_Controller_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="Convolution_Controller_Convolution_Controll_0_4_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_Convolution_Controll_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_pc_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_us_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_pc_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_us_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/Convolution_Controller_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Convolution_Controller_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="Convolution_Controller_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_4_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_0_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_1_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_1_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Convolution_Controller_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="Convolution_Controller_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_4_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_0_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_1_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_1_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

