Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module tb_CPU_top.uut.ifetch.urom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_CPU_top.uut.dataMem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Starting simulation at time 0 ns
Initial IOin value: 0xa5a5a5a5
Instruction memory loaded with           8 instructions
Reset released at time 5000 ns
