Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Thu Jun 27 11:14:17 2024
| Host              : DESKTOP-FFIISC0 running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/CNN_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.296ns (32.247%)  route 2.723ns (67.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.723     4.126    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[27]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.534     4.486    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.486    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.296ns (32.559%)  route 2.684ns (67.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.684     4.087    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[28]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     4.463    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.463    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.296ns (32.223%)  route 2.726ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.726     4.129    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[18]
    DSP48E2_X1Y5         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y5         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y5         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.507     4.513    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.513    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.296ns (32.497%)  route 2.692ns (67.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.692     4.095    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     4.498    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.296ns (32.672%)  route 2.671ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.671     4.074    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[23]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     4.479    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.296ns (32.713%)  route 2.666ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.666     4.069    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[25]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     4.480    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.296ns (32.729%)  route 2.664ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.664     4.067    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[24]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     4.489    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.296ns (32.689%)  route 2.669ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.669     4.072    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[18]
    DSP48E2_X3Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.507     4.513    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.513    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.296ns (32.828%)  route 2.652ns (67.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.652     4.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X3Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     4.498    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.296ns (32.790%)  route 2.656ns (67.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 5.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.107     0.107    bd_0_i/hls_inst/inst/OutPadConv3_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      1.296     1.403 r  bd_0_i/hls_inst/inst/OutPadConv3_U/ram0_reg_bram_0/DOUTADOUT[15]
                         net (fo=201, routed)         2.656     4.059    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/A[21]
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4823, unset)         0.055     5.055    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y4         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.035     5.020    
    DSP48E2_X1Y4         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     4.512    bd_0_i/hls_inst/inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.512    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  0.452    




