set ::env(PROJECT_NAME) gh_uart_16550_AMBA_APB_wrapper
set ::env(DESIGN_TOP) gh_uart_16550_AMBA_APB_wrapper
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/a_vhd_16550_uart/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/a_vhd_16550_uart/rtl/gh_uart_16550_AMBA_APB_wrapper.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) OpenCores_designs
