<profile>

<section name = "Vivado HLS Report for 'rc_receiver'" level="0">
<item name = "Date">Mon Aug 13 18:32:33 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">rc_receiver</item>
<item name = "Solution">rc_receiver</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 43.48, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1047</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 548, 620</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 45</column>
<column name="Register">0, -, 345, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="rc_receiver_in_s_axi_U">rc_receiver_in_s_axi, 0, 0, 36, 40</column>
<column name="rc_receiver_norm_out_m_axi_U">rc_receiver_norm_out_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_5_1_fu_162_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_2_fu_224_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_3_fu_286_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_4_fu_348_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_fu_104_p2">+, 0, 0, 39, 1, 32</column>
<column name="ap_block_state3_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_1_fu_202_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_2_fu_264_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_3_fu_326_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_4_fu_388_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_140_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_1_fu_190_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_2_fu_252_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_3_fu_314_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_4_fu_376_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_fu_128_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_9_1_fu_196_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_2_fu_258_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_3_fu_320_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_4_fu_382_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_fu_134_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="p_acc_flag_7_fu_442_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_should_write_1_3_fu_534_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp10_fu_529_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp1_fu_412_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp2_fu_394_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp3_fu_406_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp4_fu_400_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp5_fu_436_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp6_fu_418_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp7_fu_430_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp8_fu_424_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp9_fu_525_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_513_p2">or, 0, 0, 8, 1, 1</column>
<column name="acc_loc_fu_110_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_loc_s_fu_468_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_1_fu_168_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_3_fu_230_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_5_fu_292_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_7_fu_354_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_acc_loc_fu_146_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_1_fu_208_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_3_fu_270_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_5_fu_332_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_7_fu_448_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_write_to_1_1_fu_483_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_write_to_1_2_fu_506_p3">select, 0, 0, 4, 1, 4</column>
<column name="p_write_to_1_3_fu_517_p3">select, 0, 0, 3, 1, 3</column>
<column name="write_val_2_1_write_s_fu_477_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_2_write_s_fu_494_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_3_write_s_fu_500_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_4_write_s_fu_540_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_1_fu_184_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_2_fu_246_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_3_fu_308_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_4_fu_370_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_fu_122_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ioackin_norm_out_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_norm_out_WREADY">9, 2, 1, 2</column>
<column name="norm_out_blk_n_AW">9, 2, 1, 2</column>
<column name="norm_out_blk_n_B">9, 2, 1, 2</column>
<column name="norm_out_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc">32, 0, 32, 0</column>
<column name="acc_loc_reg_564">32, 0, 32, 0</column>
<column name="acc_new_1_reg_575">32, 0, 32, 0</column>
<column name="acc_new_3_reg_587">32, 0, 32, 0</column>
<column name="acc_new_5_reg_599">32, 0, 32, 0</column>
<column name="acc_new_7_reg_610">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_norm_out_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_norm_out_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_write_val_2_4_write_s_reg_635">32, 0, 32, 0</column>
<column name="last_on_V">5, 0, 5, 0</column>
<column name="or_cond_1_reg_580">1, 0, 1, 0</column>
<column name="or_cond_2_reg_592">1, 0, 1, 0</column>
<column name="or_cond_3_reg_604">1, 0, 1, 0</column>
<column name="or_cond_4_reg_615">1, 0, 1, 0</column>
<column name="or_cond_reg_569">1, 0, 1, 0</column>
<column name="p_should_write_1_3_reg_631">1, 0, 1, 0</column>
<column name="p_write_to_1_3_reg_626">3, 0, 3, 0</column>
<column name="write_val_2_4_write_s_reg_635">32, 0, 32, 0</column>
<column name="p_should_write_1_3_reg_631">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_in_AWVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_AWREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_AWADDR">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_WVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_WREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_WDATA">in, 32, s_axi, in, return void</column>
<column name="s_axi_in_WSTRB">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_ARVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_ARREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_ARADDR">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_RVALID">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_RREADY">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_RDATA">out, 32, s_axi, in, return void</column>
<column name="s_axi_in_RRESP">out, 2, s_axi, in, return void</column>
<column name="s_axi_in_BVALID">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_BREADY">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_BRESP">out, 2, s_axi, in, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="m_axi_norm_out_AWVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWADDR">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWLEN">out, 8, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWSIZE">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWBURST">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWLOCK">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWCACHE">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWPROT">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWQOS">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWREGION">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WDATA">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WSTRB">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WLAST">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARADDR">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARLEN">out, 8, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARSIZE">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARBURST">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARLOCK">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARCACHE">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARPROT">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARQOS">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARREGION">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RVALID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RREADY">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RDATA">in, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RLAST">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RUSER">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RRESP">in, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BVALID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BREADY">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BRESP">in, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BUSER">in, 1, m_axi, norm_out, pointer</column>
<column name="channels_V">in, 5, ap_none, channels_V, scalar</column>
</table>
</item>
</section>
</profile>
