Classic Timing Analyzer report for multitwo
Wed Oct 25 15:05:47 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.253 ns   ; in1[3] ; multi_out[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+---------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To            ;
+-------+-------------------+-----------------+---------+---------------+
; N/A   ; None              ; 18.253 ns       ; in1[3]  ; multi_out[3]  ;
; N/A   ; None              ; 16.560 ns       ; sel     ; multi_out[5]  ;
; N/A   ; None              ; 16.555 ns       ; in1[5]  ; multi_out[5]  ;
; N/A   ; None              ; 15.468 ns       ; sel     ; multi_out[7]  ;
; N/A   ; None              ; 15.312 ns       ; in1[9]  ; multi_out[9]  ;
; N/A   ; None              ; 15.304 ns       ; in0[5]  ; multi_out[5]  ;
; N/A   ; None              ; 15.231 ns       ; in1[14] ; multi_out[14] ;
; N/A   ; None              ; 15.114 ns       ; in1[11] ; multi_out[11] ;
; N/A   ; None              ; 15.091 ns       ; in0[15] ; multi_out[15] ;
; N/A   ; None              ; 15.082 ns       ; sel     ; multi_out[10] ;
; N/A   ; None              ; 15.044 ns       ; sel     ; multi_out[3]  ;
; N/A   ; None              ; 14.992 ns       ; sel     ; multi_out[15] ;
; N/A   ; None              ; 14.967 ns       ; sel     ; multi_out[13] ;
; N/A   ; None              ; 14.863 ns       ; in1[10] ; multi_out[10] ;
; N/A   ; None              ; 14.858 ns       ; in1[13] ; multi_out[13] ;
; N/A   ; None              ; 14.703 ns       ; in0[13] ; multi_out[13] ;
; N/A   ; None              ; 14.667 ns       ; in0[7]  ; multi_out[7]  ;
; N/A   ; None              ; 14.645 ns       ; in0[10] ; multi_out[10] ;
; N/A   ; None              ; 14.611 ns       ; in0[3]  ; multi_out[3]  ;
; N/A   ; None              ; 14.586 ns       ; in1[7]  ; multi_out[7]  ;
; N/A   ; None              ; 14.578 ns       ; in1[15] ; multi_out[15] ;
; N/A   ; None              ; 14.511 ns       ; in1[0]  ; multi_out[0]  ;
; N/A   ; None              ; 14.253 ns       ; in1[12] ; multi_out[12] ;
; N/A   ; None              ; 13.866 ns       ; in0[0]  ; multi_out[0]  ;
; N/A   ; None              ; 13.802 ns       ; in0[9]  ; multi_out[9]  ;
; N/A   ; None              ; 13.671 ns       ; sel     ; multi_out[9]  ;
; N/A   ; None              ; 13.618 ns       ; in0[12] ; multi_out[12] ;
; N/A   ; None              ; 13.563 ns       ; sel     ; multi_out[12] ;
; N/A   ; None              ; 13.359 ns       ; sel     ; multi_out[14] ;
; N/A   ; None              ; 13.280 ns       ; sel     ; multi_out[11] ;
; N/A   ; None              ; 12.929 ns       ; in0[14] ; multi_out[14] ;
; N/A   ; None              ; 12.840 ns       ; in1[2]  ; multi_out[2]  ;
; N/A   ; None              ; 12.829 ns       ; in0[11] ; multi_out[11] ;
; N/A   ; None              ; 12.465 ns       ; sel     ; multi_out[4]  ;
; N/A   ; None              ; 12.440 ns       ; sel     ; multi_out[1]  ;
; N/A   ; None              ; 12.425 ns       ; sel     ; multi_out[6]  ;
; N/A   ; None              ; 12.366 ns       ; in0[6]  ; multi_out[6]  ;
; N/A   ; None              ; 12.246 ns       ; in1[4]  ; multi_out[4]  ;
; N/A   ; None              ; 12.153 ns       ; sel     ; multi_out[2]  ;
; N/A   ; None              ; 12.063 ns       ; in0[2]  ; multi_out[2]  ;
; N/A   ; None              ; 11.489 ns       ; sel     ; multi_out[8]  ;
; N/A   ; None              ; 11.425 ns       ; in1[1]  ; multi_out[1]  ;
; N/A   ; None              ; 11.369 ns       ; in1[6]  ; multi_out[6]  ;
; N/A   ; None              ; 11.349 ns       ; in0[1]  ; multi_out[1]  ;
; N/A   ; None              ; 11.347 ns       ; sel     ; multi_out[0]  ;
; N/A   ; None              ; 11.124 ns       ; in0[4]  ; multi_out[4]  ;
; N/A   ; None              ; 7.328 ns        ; in1[8]  ; multi_out[8]  ;
; N/A   ; None              ; 7.246 ns        ; in0[8]  ; multi_out[8]  ;
+-------+-------------------+-----------------+---------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 25 15:05:47 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multitwo -c multitwo --timing_analysis_only
Info: Longest tpd from source pin "in1[3]" to destination pin "multi_out[3]" is 18.253 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K15; Fanout = 1; PIN Node = 'in1[3]'
    Info: 2: + IC(9.463 ns) + CELL(0.114 ns) = 11.046 ns; Loc. = LC_X1_Y16_N6; Fanout = 1; COMB Node = 'multi_out[3]~3'
    Info: 3: + IC(5.099 ns) + CELL(2.108 ns) = 18.253 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'multi_out[3]'
    Info: Total cell delay = 3.691 ns ( 20.22 % )
    Info: Total interconnect delay = 14.562 ns ( 79.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Oct 25 15:05:47 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


