abccmd read_verilog ./CAD_testdata/case01/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case01/1.aig
abccmd write_cnf ./CAD_testdata/case01/1.cnf

abccmd read_verilog ./CAD_testdata/case01/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case01/2.aig
abccmd write_cnf ./CAD_testdata/case01/2.cnf

abccmd read_verilog ./CAD_testdata/case02/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case02/1.aig
abccmd write_cnf ./CAD_testdata/case02/1.cnf

abccmd read_verilog ./CAD_testdata/case02/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case02/2.aig
abccmd write_cnf ./CAD_testdata/case02/2.cnf

abccmd read_verilog ./CAD_testdata/case03/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case03/1.aig
abccmd write_cnf ./CAD_testdata/case03/1.cnf

abccmd read_verilog ./CAD_testdata/case03/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case03/2.aig
abccmd write_cnf ./CAD_testdata/case03/2.cnf

abccmd read_verilog ./CAD_testdata/case04/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case04/1.aig
abccmd write_cnf ./CAD_testdata/case04/1.cnf

abccmd read_verilog ./CAD_testdata/case04/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case04/2.aig
abccmd write_cnf ./CAD_testdata/case04/2.cnf

abccmd read_verilog ./CAD_testdata/case05/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case05/1.aig
abccmd write_cnf ./CAD_testdata/case05/1.cnf

abccmd read_verilog ./CAD_testdata/case05/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case05/2.aig
abccmd write_cnf ./CAD_testdata/case05/2.cnf

abccmd read_verilog ./CAD_testdata/case06/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case06/1.aig
abccmd write_cnf ./CAD_testdata/case06/1.cnf

abccmd read_verilog ./CAD_testdata/case06/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case06/2.aig
abccmd write_cnf ./CAD_testdata/case06/2.cnf

abccmd read_verilog ./CAD_testdata/case07/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case07/1.aig
abccmd write_cnf ./CAD_testdata/case07/1.cnf

abccmd read_verilog ./CAD_testdata/case07/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case07/2.aig
abccmd write_cnf ./CAD_testdata/case07/2.cnf

abccmd read_verilog ./CAD_testdata/case08/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case08/1.aig
abccmd write_cnf ./CAD_testdata/case08/1.cnf

abccmd read_verilog ./CAD_testdata/case08/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case08/2.aig
abccmd write_cnf ./CAD_testdata/case08/2.cnf

abccmd read_verilog ./CAD_testdata/case09/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case09/1.aig
abccmd write_cnf ./CAD_testdata/case09/1.cnf

abccmd read_verilog ./CAD_testdata/case09/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case09/2.aig
abccmd write_cnf ./CAD_testdata/case09/2.cnf

abccmd read_verilog ./CAD_testdata/case10/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case10/1.aig
abccmd write_cnf ./CAD_testdata/case10/1.cnf

abccmd read_verilog ./CAD_testdata/case10/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case10/2.aig
abccmd write_cnf ./CAD_testdata/case10/2.cnf
q -f