--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 1.825 ns
From           : rxd_in
To             : uart:inst1|j
From Clock     : --
To Clock       : clk_in
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.735 ns
From           : uart:inst1|rxd_out[0]
To             : rxd_out[0]
From Clock     : clk_in
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.444 ns
From           : rxd_in
To             : uart:inst1|d
From Clock     : --
To Clock       : clk_in
Failed Paths   : 0

Type           : Clock Setup: 'clk_in'
Slack          : N/A
Required Time  : None
Actual Time    : 103.08 MHz ( period = 9.701 ns )
From           : uart:inst1|g[0]
To             : uart:inst1|rxd_out[0]
From Clock     : clk_in
To Clock       : clk_in
Failed Paths   : 0

Type           : Clock Hold: 'clk_in'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : uart:inst1|e
To             : uart:inst1|g[1]
From Clock     : clk_in
To Clock       : clk_in
Failed Paths   : 16

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 16

--------------------------------------------------------------------------------------

