INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/mod60/mod60.srcs/sources_1/new/mod10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/mod60/mod60.srcs/sources_1/new/mod60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod60
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/Desk/mod60/mod60.srcs/sources_1/new/mod60.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/mod60/mod60.srcs/sim_1/new/mod60_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod60_sim
