[{"name":"方志鵬","email":"jpfang@ntut.edu.tw","latestUpdate":"2014-02-14 11:36:45","objective":"介紹VLSI設計流程及技術地圖\n基本演算法\n分割\n平面規劃\n擺置、繞線(整體繞線、細部繞線)\n時脈及電線/接地繞線\n壓縮佈置後最佳化\n時序建模及最佳化\n訊號/電源完整性\n其它和製作及可靠度有關之議題","schedule":"第一/二週 Introduction and Basics of CMOS\n第三/四週 Basic algorithms and Complexity theory\n第五/六週 Floorplanning\n第七/八週 Compaction\n第九週 Mid-Exam\n第十/十週 Partition\n第十一/十二週 Placement\n第十三/十四週 Global Routing\n第十五/十六週 Detail Routing\n第十七/十八週 Presentation of Term Projects","scorePolicy":"期中考:30%\n平時成績(含小考、作業、出缺席狀況 40%)\n期末報告 30%","materials":"Required Text:\n1. Sadiq M. Sait &amp; Habib Youssef, VLSI Physical Design Automation: Theory and Practice, Word Science,  2006.\n2. S. H. Gerez, Algorithms for VLSI Design Automation, John Wiley &amp; Sons, 1999.\n3. Naveed Sherwani, Algorithms for VLSI Physical Design Automation, 3th Ed., Kluwer Academic Publishers (KAP), 2003.\nReferences:\nSupplementary reading materials","foreignLanguageTextbooks":false}]
