\begin{table}
\setlength\tabcolsep{2.0pt}
	\small
	\caption{Layout Analysis for ASIC Implementations}
	\smallerspace
	\label{tab:ASIC_PPA}
	\begin{tabular}{cccc}
		\toprule
		\multirow{3}{*}{Design}& Avg. Peak & Critical-Path & Std.-Cell \\
		& Power [mW]
		& Delay [ns] & Area [$\mu m^2$] \\
		& 0.9V / 1.08V & 0.9V / 1.08V & 0.9V / 1.08V \\
		\toprule
		Baseline & 2.709 / 3.100 & 9.64 / 9.79 & 54,928 / 43,639 \\
		\midrule
		All FFs & 3.134 / 3.764 & 14.13 / 11.86 & 67,873 / 57,300 \\
		Tunable & (+15.69\% / +21.42\%) & (+46.68\% / +21.14\%) & (+23.57\% / +31.30\%) \\
		\midrule
		AES-Text & 2.779 / 3.237 & 14.13 / 11.68 & 57,272 / 46,324 \\
		FFs Tunable & (+02.58\% / +04.42\%) & (+46.68\% / +19.31\%) & (+04.27\% / +06.15\%) \\
		\bottomrule
	\end{tabular}%\\[1mm] % only needed if table footnote is used
\littlesmallerspace
\end{table}
