{"vcs1":{"timestamp_begin":1684262192.935355131, "rt":1.25, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684262194.277243667, "rt":1.21, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684262195.554767490, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262192.288282120}
{"VCS_COMP_START_TIME": 1684262192.288282120}
{"VCS_COMP_END_TIME": 1684262197.516313502}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211888}}
