{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579867947289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579867947321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 13:12:25 2020 " "Processing started: Fri Jan 24 13:12:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579867947321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1579867947321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_audiofx -c fpga_audiofx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_audiofx -c fpga_audiofx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1579867947321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1579867948586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch06/vhdl/mixer_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch06/vhdl/mixer_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer_unit-mixer " "Found design unit 1: mixer_unit-mixer" {  } { { "../../Versuch06/vhdl/mixer_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/mixer_unit.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixer_unit " "Found entity 1: mixer_unit" {  } { { "../../Versuch06/vhdl/mixer_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/mixer_unit.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch07/vhdl/gain_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/gain_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gain_control-structural " "Found design unit 1: gain_control-structural" {  } { { "../../Versuch07/vhdl/gain_control.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966694 ""} { "Info" "ISGN_ENTITY_NAME" "1 gain_control " "Found entity 1: gain_control" {  } { { "../../Versuch07/vhdl/gain_control.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/fpga_audiofx_aufgabenteil_xv.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/fpga_audiofx_aufgabenteil_xv.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_audiofx-rtl " "Found design unit 1: fpga_audiofx-rtl" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966694 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_audiofx " "Found entity 1: fpga_audiofx" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch06/vhdl/s2p_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch06/vhdl/s2p_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p_unit-rtl " "Found design unit 1: s2p_unit-rtl" {  } { { "../../Versuch06/vhdl/s2p_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/s2p_unit.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966710 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p_unit " "Found entity 1: s2p_unit" {  } { { "../../Versuch06/vhdl/s2p_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/s2p_unit.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/delay_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/delay_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_unit-rtl " "Found design unit 1: delay_unit-rtl" {  } { { "../vhdl/delay_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966726 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_unit " "Found entity 1: delay_unit" {  } { { "../vhdl/delay_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/wm8731_configurator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/wm8731_configurator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wm8731_configurator-rtl " "Found design unit 1: wm8731_configurator-rtl" {  } { { "../../Versuch04/vhdl/wm8731_configurator.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/wm8731_configurator.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966726 ""} { "Info" "ISGN_ENTITY_NAME" "1 wm8731_configurator " "Found entity 1: wm8731_configurator" {  } { { "../../Versuch04/vhdl/wm8731_configurator.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/wm8731_configurator.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/pll.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/pll.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../Versuch04/vhdl/pll.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966741 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../Versuch04/vhdl/pll.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/i2s_slave.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/i2s_slave.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_slave-rtl " "Found design unit 1: i2s_slave-rtl" {  } { { "../../Versuch04/vhdl/i2s_slave.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2s_slave.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966741 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_slave " "Found entity 1: i2s_slave" {  } { { "../../Versuch04/vhdl/i2s_slave.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2s_slave.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/i2c_master.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/i2c_master.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../../Versuch04/vhdl/i2c_master.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966757 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../../Versuch04/vhdl/i2c_master.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/fpga_audiofx_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/fpga_audiofx_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_audiofx_pkg " "Found design unit 1: fpga_audiofx_pkg" {  } { { "../../Versuch04/vhdl/fpga_audiofx_pkg.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fpga_audiofx_pkg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpga_audiofx_pkg-body " "Found design unit 2: fpga_audiofx_pkg-body" {  } { { "../../Versuch04/vhdl/fpga_audiofx_pkg.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fpga_audiofx_pkg.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-rtl " "Found design unit 1: fifo-rtl" {  } { { "../../Versuch04/vhdl/fifo.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fifo.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966804 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../Versuch04/vhdl/fifo.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fifo.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch04/vhdl/clock_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/clock_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "../../Versuch04/vhdl/clock_generator.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/clock_generator.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966835 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../Versuch04/vhdl/clock_generator.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/clock_generator.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch05/vhdl/p2s_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch05/vhdl/p2s_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s_unit-rtl " "Found design unit 1: p2s_unit-rtl" {  } { { "../../Versuch05/vhdl/p2s_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch05/vhdl/p2s_unit.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966851 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2s_unit " "Found entity 1: p2s_unit" {  } { { "../../Versuch05/vhdl/p2s_unit.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch05/vhdl/p2s_unit.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch07/vhdl/uart_interface.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_interface.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_interface-rtl " "Found design unit 1: uart_interface-rtl" {  } { { "../../Versuch07/vhdl/uart_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966851 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "../../Versuch07/vhdl/uart_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch07/vhdl/uart_regif_converter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_regif_converter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_regif_converter-rtl " "Found design unit 1: uart_regif_converter-rtl" {  } { { "../../Versuch07/vhdl/uart_regif_converter.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966866 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_regif_converter " "Found entity 1: uart_regif_converter" {  } { { "../../Versuch07/vhdl/uart_regif_converter.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch07/vhdl/uart_transceiver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_transceiver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transceiver-rtl " "Found design unit 1: uart_transceiver-rtl" {  } { { "../../Versuch07/vhdl/uart_transceiver.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966882 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_transceiver " "Found entity 1: uart_transceiver" {  } { { "../../Versuch07/vhdl/uart_transceiver.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../vhdl/altera_reset_controller.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../vhdl/altera_reset_synchronizer.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/fifo_sync_dc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/fifo_sync_dc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_sync_dc-syn " "Found design unit 1: fifo_sync_dc-syn" {  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966944 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_sync_dc " "Found entity 1: fifo_sync_dc" {  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_ctrl-rtl " "Found design unit 1: sdram_ctrl-rtl" {  } { { "../vhdl/sdram_ctrl.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966960 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../vhdl/sdram_ctrl.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl_wrapper.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl_wrapper_input_efifo_module " "Found entity 1: sdram_ctrl_wrapper_input_efifo_module" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966991 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_ctrl_wrapper " "Found entity 2: sdram_ctrl_wrapper" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867966991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867966991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_interface.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_interface.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_interface-rtl " "Found design unit 1: sdram_interface-rtl" {  } { { "../vhdl/sdram_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867967007 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "../vhdl/sdram_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867967007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867967007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_ctrl_wrapper.v(316) " "Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(316): conditional expression evaluates to a constant" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1579867967022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_ctrl_wrapper.v(326) " "Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(326): conditional expression evaluates to a constant" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1579867967022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_ctrl_wrapper.v(336) " "Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(336): conditional expression evaluates to a constant" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1579867967022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_ctrl_wrapper.v(680) " "Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(680): conditional expression evaluates to a constant" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1579867967022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_audiofx " "Elaborating entity \"fpga_audiofx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1579867967788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "pll_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867967819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../Versuch04/vhdl/pll.vhdl" "altpll_component" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../Versuch04/vhdl/pll.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968134 ""}  } { { "../../Versuch04/vhdl/pll.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1579867968134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867968244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867968244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8731_configurator wm8731_configurator:wm8731_configurator_inst " "Elaborating entity \"wm8731_configurator\" for hierarchy \"wm8731_configurator:wm8731_configurator_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "wm8731_configurator_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "i2c_master_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo i2c_master:i2c_master_inst\|fifo:rx_buf_inst " "Elaborating entity \"fifo\" for hierarchy \"i2c_master:i2c_master_inst\|fifo:rx_buf_inst\"" {  } { { "../../Versuch04/vhdl/i2c_master.vhdl" "rx_buf_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1 " "Instantiated megafunction \"i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1579867968494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867968587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867968587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8i1 i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated " "Elaborating entity \"altsyncram_t8i1\" for hierarchy \"i2c_master:i2c_master_inst\|fifo:rx_buf_inst\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator i2c_master:i2c_master_inst\|clock_generator:clk_gen " "Elaborating entity \"clock_generator\" for hierarchy \"i2c_master:i2c_master_inst\|clock_generator:clk_gen\"" {  } { { "../../Versuch04/vhdl/i2c_master.vhdl" "clk_gen" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_slave i2s_slave:i2s_slave_inst " "Elaborating entity \"i2s_slave\" for hierarchy \"i2s_slave:i2s_slave_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "i2s_slave_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interface uart_interface:uart_interface_inst " "Elaborating entity \"uart_interface\" for hierarchy \"uart_interface:uart_interface_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "uart_interface_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transceiver uart_interface:uart_interface_inst\|uart_transceiver:uart_transceiver_inst " "Elaborating entity \"uart_transceiver\" for hierarchy \"uart_interface:uart_interface_inst\|uart_transceiver:uart_transceiver_inst\"" {  } { { "../../Versuch07/vhdl/uart_interface.vhdl" "uart_transceiver_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_interface:uart_interface_inst\|uart_transceiver:uart_transceiver_inst\|fifo:rxbuf_inst " "Elaborating entity \"fifo\" for hierarchy \"uart_interface:uart_interface_inst\|uart_transceiver:uart_transceiver_inst\|fifo:rxbuf_inst\"" {  } { { "../../Versuch07/vhdl/uart_transceiver.vhdl" "rxbuf_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regif_converter uart_interface:uart_interface_inst\|uart_regif_converter:uart_regif_converter_inst " "Elaborating entity \"uart_regif_converter\" for hierarchy \"uart_interface:uart_interface_inst\|uart_regif_converter:uart_regif_converter_inst\"" {  } { { "../../Versuch07/vhdl/uart_interface.vhdl" "uart_regif_converter_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_interface:sdram_interface_inst " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_interface:sdram_interface_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "sdram_interface_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_be8_data_in sdram_interface.vhdl(190) " "Verilog HDL or VHDL warning at sdram_interface.vhdl(190): object \"fifo_be8_data_in\" assigned a value but never read" {  } { { "../vhdl/sdram_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1579867968900 "|fpga_audiofx|sdram_interface:sdram_interface_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_be8_data_out sdram_interface.vhdl(193) " "VHDL Signal Declaration warning at sdram_interface.vhdl(193): used implicit default value for signal \"fifo_be8_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/sdram_interface.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1579867968900 "|fpga_audiofx|sdram_interface:sdram_interface_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sync_dc sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst " "Elaborating entity \"fifo_sync_dc\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\"" {  } { { "../vhdl/sdram_interface.vhdl" "dcfifo_wr_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867968900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/fifo_sync_dc.vhdl" "dcfifo_component" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969478 ""}  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1579867969478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_han1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_han1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_han1 " "Found entity 1: dcfifo_han1" {  } { { "db/dcfifo_han1.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867969572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867969572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_han1 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated " "Elaborating entity \"dcfifo_han1\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867969650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867969650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_han1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867969790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867969790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_han1.tdf" "rdptr_g1p" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867969884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867969884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_han1.tdf" "wrptr_g1p" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867969900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_do41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_do41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_do41 " "Found entity 1: altsyncram_do41" {  } { { "db/altsyncram_do41.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_do41 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|altsyncram_do41:fifo_ram " "Elaborating entity \"altsyncram_do41\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|altsyncram_do41:fifo_ram\"" {  } { { "db/dcfifo_han1.tdf" "fifo_ram" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|dffpipe_dd9:rs_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_han1.tdf" "rs_brp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_tnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_han1.tdf" "rs_dgwp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe13 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe13" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_tnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_unl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_unl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\"" {  } { { "db/dcfifo_han1.tdf" "ws_dgrp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe16 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe16" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_unl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867970509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867970509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_wr_inst\|dcfifo:dcfifo_component\|dcfifo_han1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_han1.tdf" "rdempty_eq_comp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sync_dc sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst " "Elaborating entity \"fifo_sync_dc\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\"" {  } { { "../vhdl/sdram_interface.vhdl" "dcfifo_rd_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/fifo_sync_dc.vhdl" "dcfifo_component" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867970915 ""}  } { { "../vhdl/fifo_sync_dc.vhdl" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1579867970915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ban1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ban1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ban1 " "Found entity 1: dcfifo_ban1" {  } { { "db/dcfifo_ban1.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ban1 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated " "Elaborating entity \"dcfifo_ban1\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o41 " "Found entity 1: altsyncram_7o41" {  } { { "db/altsyncram_7o41.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_7o41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7o41 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|altsyncram_7o41:fifo_ram " "Elaborating entity \"altsyncram_7o41\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|altsyncram_7o41:fifo_ram\"" {  } { { "db/dcfifo_ban1.tdf" "fifo_ram" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_vnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\"" {  } { { "db/dcfifo_ban1.tdf" "rs_dgwp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe6 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe6" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_vnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_ban1.tdf" "ws_dgrp" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579867971493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1579867971493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_hd9:dffpipe9 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo_sync_dc:dcfifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_ban1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_hd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe9" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../vhdl/sdram_interface.vhdl" "sdram_ctrl_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl_wrapper sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_ctrl_wrapper:wrapper " "Elaborating entity \"sdram_ctrl_wrapper\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_ctrl_wrapper:wrapper\"" {  } { { "../vhdl/sdram_ctrl.vhdl" "wrapper" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl_wrapper_input_efifo_module sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_ctrl_wrapper:wrapper\|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module " "Elaborating entity \"sdram_ctrl_wrapper_input_efifo_module\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_ctrl_wrapper:wrapper\|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module\"" {  } { { "../vhdl/sdram_ctrl_wrapper.v" "the_sdram_ctrl_wrapper_input_efifo_module" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller\"" {  } { { "../vhdl/sdram_ctrl.vhdl" "rst_controller" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../vhdl/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_interface:sdram_interface_inst\|sdram_ctrl:sdram_ctrl_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../vhdl/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo sdram_interface:sdram_interface_inst\|fifo:\\fifo_be_16_gen:fifo_be " "Elaborating entity \"fifo\" for hierarchy \"sdram_interface:sdram_interface_inst\|fifo:\\fifo_be_16_gen:fifo_be\"" {  } { { "../vhdl/sdram_interface.vhdl" "\\fifo_be_16_gen:fifo_be" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_unit delay_unit:delay_unit_inst " "Elaborating entity \"delay_unit\" for hierarchy \"delay_unit:delay_unit_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "delay_unit_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p_unit delay_unit:delay_unit_inst\|s2p_unit:s2p_unit_0 " "Elaborating entity \"s2p_unit\" for hierarchy \"delay_unit:delay_unit_inst\|s2p_unit:s2p_unit_0\"" {  } { { "../vhdl/delay_unit.vhdl" "s2p_unit_0" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s_unit delay_unit:delay_unit_inst\|p2s_unit:\\p2s_loop_0:0:p2s_unit_0 " "Elaborating entity \"p2s_unit\" for hierarchy \"delay_unit:delay_unit_inst\|p2s_unit:\\p2s_loop_0:0:p2s_unit_0\"" {  } { { "../vhdl/delay_unit.vhdl" "\\p2s_loop_0:0:p2s_unit_0" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_control gain_control:gain_left_inst " "Elaborating entity \"gain_control\" for hierarchy \"gain_control:gain_left_inst\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "gain_left_inst" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867971853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer_unit mixer_unit:mixer_unit_inst_gc2_3 " "Elaborating entity \"mixer_unit\" for hierarchy \"mixer_unit:mixer_unit_inst_gc2_3\"" {  } { { "../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" "mixer_unit_inst_gc2_3" { Text "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1579867972009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/output_files/fpga_audiofx.map.smsg " "Generated suppressed messages file C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/output_files/fpga_audiofx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1579867973025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579867973087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 13:12:53 2020 " "Processing ended: Fri Jan 24 13:12:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579867973087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579867973087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579867973087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1579867973087 ""}
