
PowerBoard25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e6b0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800e890  0800e890  0000f890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed10  0800ed10  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ed10  0800ed10  0000fd10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed18  0800ed18  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed18  0800ed18  0000fd18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ed1c  0800ed1c  0000fd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ed20  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a384  200001d8  0800eef8  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a55c  0800eef8  0001055c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d373  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dd7  00000000  00000000  0003d57b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002410  00000000  00000000  00043358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bdc  00000000  00000000  00045768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255ce  00000000  00000000  00047344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b2ed  00000000  00000000  0006c912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6119  00000000  00000000  00097bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017dd18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ed4  00000000  00000000  0017dd5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00187c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e878 	.word	0x0800e878

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800e878 	.word	0x0800e878

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <LTC2990_Init>:
  * @brief  Initialize the LTC2990 Chip
  * @param  Pointer to the LTC2990 handle
  * @param  Pointer to the HAL I2C HandleTypeDef
  * @retval HAL status
  */
int LTC2990_Init(LTC2990_Handle_t *handle, I2C_HandleTypeDef *hi2c, uint8_t address) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	4613      	mov	r3, r2
 80005f8:	71fb      	strb	r3, [r7, #7]
	int8_t ack;

	handle->hi2c = hi2c;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]

	//Initialize voltages to NAN
	//Can this be changed so that it is in the struct
	//i.e. last_voltages = {NAN, NAN, NAN, NAN}
	for (int i = 0; i < 4; i++) {
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]
 8000604:	e009      	b.n	800061a <LTC2990_Init+0x2e>
		handle->last_voltages[i] = NAN;
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	3302      	adds	r3, #2
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	4413      	add	r3, r2
 8000610:	4a1c      	ldr	r2, [pc, #112]	@ (8000684 <LTC2990_Init+0x98>)
 8000612:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	3301      	adds	r3, #1
 8000618:	617b      	str	r3, [r7, #20]
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	2b03      	cmp	r3, #3
 800061e:	ddf2      	ble.n	8000606 <LTC2990_Init+0x1a>
	}

	handle->i2c_address = address;
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	79fa      	ldrb	r2, [r7, #7]
 8000624:	711a      	strb	r2, [r3, #4]

	ack = LTC2990_Set_Mode(handle, V1_V2_V3_V4, VOLTAGE_MODE_MASK);
 8000626:	2207      	movs	r2, #7
 8000628:	2107      	movs	r1, #7
 800062a:	68f8      	ldr	r0, [r7, #12]
 800062c:	f000 f8cc 	bl	80007c8 <LTC2990_Set_Mode>
 8000630:	4603      	mov	r3, r0
 8000632:	74fb      	strb	r3, [r7, #19]

	if(ack != 0) {
 8000634:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d004      	beq.n	8000646 <LTC2990_Init+0x5a>
		CDC_Transmit_Print("Failed to set in Single Voltage Mode \n");
 800063c:	4812      	ldr	r0, [pc, #72]	@ (8000688 <LTC2990_Init+0x9c>)
 800063e:	f000 fa2f 	bl	8000aa0 <CDC_Transmit_Print>
		while(1);
 8000642:	bf00      	nop
 8000644:	e7fd      	b.n	8000642 <LTC2990_Init+0x56>
	}


	// Enable all voltage channels
	ack = LTC2990_Enable_All_Voltages(handle);
 8000646:	68f8      	ldr	r0, [r7, #12]
 8000648:	f000 f8b0 	bl	80007ac <LTC2990_Enable_All_Voltages>
 800064c:	4603      	mov	r3, r0
 800064e:	74fb      	strb	r3, [r7, #19]
	if(ack != 0) {
 8000650:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d007      	beq.n	8000668 <LTC2990_Init+0x7c>
		HAL_Delay(50);
 8000658:	2032      	movs	r0, #50	@ 0x32
 800065a:	f000 ffb1 	bl	80015c0 <HAL_Delay>
		CDC_Transmit_Print("Failed to enable voltage channels. \n");
 800065e:	480b      	ldr	r0, [pc, #44]	@ (800068c <LTC2990_Init+0xa0>)
 8000660:	f000 fa1e 	bl	8000aa0 <CDC_Transmit_Print>
		while(1);
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <LTC2990_Init+0x78>
	}

	HAL_Delay(100);
 8000668:	2064      	movs	r0, #100	@ 0x64
 800066a:	f000 ffa9 	bl	80015c0 <HAL_Delay>
	CDC_Transmit_Print("LTC2990 configured for Single-Ended Voltage Monitoring. \n");
 800066e:	4808      	ldr	r0, [pc, #32]	@ (8000690 <LTC2990_Init+0xa4>)
 8000670:	f000 fa16 	bl	8000aa0 <CDC_Transmit_Print>

	//Initial data reading
	LTC2990_Step(handle);
 8000674:	68f8      	ldr	r0, [r7, #12]
 8000676:	f000 f80d 	bl	8000694 <LTC2990_Step>

	return 0;
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	7fc00000 	.word	0x7fc00000
 8000688:	0800e890 	.word	0x0800e890
 800068c:	0800e8b8 	.word	0x0800e8b8
 8000690:	0800e8e0 	.word	0x0800e8e0

08000694 <LTC2990_Step>:
/**
  * @brief  Tell the LTC2990 chip to refresh voltage readings,
  * 		This does not return the voltage(s) read, use LTC2990_Get_Voltage to do so
  * @param  Pointer to the LTC2990 handle
  */
void LTC2990_Step(LTC2990_Handle_t *handle) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	int8_t ack;
	int16_t adc_code;
	int8_t data_valid;
	//Trigger Conversion
	ack = LTC2990_Trigger_Conversion(handle);
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f000 f8d7 	bl	8000850 <LTC2990_Trigger_Conversion>
 80006a2:	4603      	mov	r3, r0
 80006a4:	74fb      	strb	r3, [r7, #19]
	if(ack != 0) {
 80006a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d003      	beq.n	80006b6 <LTC2990_Step+0x22>
		CDC_Transmit_Print("Failed to trigger conversion.");
 80006ae:	4829      	ldr	r0, [pc, #164]	@ (8000754 <LTC2990_Step+0xc0>)
 80006b0:	f000 f9f6 	bl	8000aa0 <CDC_Transmit_Print>
 80006b4:	e04b      	b.n	800074e <LTC2990_Step+0xba>
		return;
	}

	// Allow time for conversion
	HAL_Delay(10);
 80006b6:	200a      	movs	r0, #10
 80006b8:	f000 ff82 	bl	80015c0 <HAL_Delay>

	// Read voltages V1 to V4
	uint8_t msb_registers[4] = {V1_MSB_REG, V2_MSB_REG, V3_MSB_REG, V4_MSB_REG};
 80006bc:	4b26      	ldr	r3, [pc, #152]	@ (8000758 <LTC2990_Step+0xc4>)
 80006be:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < 4; i++) {
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
 80006c4:	e040      	b.n	8000748 <LTC2990_Step+0xb4>
		ack = LTC2990_ADC_Read_New_Data(handle, msb_registers[i], &adc_code, &data_valid);
 80006c6:	f107 0208 	add.w	r2, r7, #8
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	4413      	add	r3, r2
 80006ce:	7819      	ldrb	r1, [r3, #0]
 80006d0:	f107 030f 	add.w	r3, r7, #15
 80006d4:	f107 0210 	add.w	r2, r7, #16
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f000 f8c7 	bl	800086c <LTC2990_ADC_Read_New_Data>
 80006de:	4603      	mov	r3, r0
 80006e0:	74fb      	strb	r3, [r7, #19]
		if(ack != 0 || data_valid != 1) {
 80006e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d103      	bne.n	80006f2 <LTC2990_Step+0x5e>
 80006ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d017      	beq.n	8000722 <LTC2990_Step+0x8e>
			CDC_Transmit_Print("Error reading Voltage %d \n", i);
 80006f2:	6979      	ldr	r1, [r7, #20]
 80006f4:	4819      	ldr	r0, [pc, #100]	@ (800075c <LTC2990_Step+0xc8>)
 80006f6:	f000 f9d3 	bl	8000aa0 <CDC_Transmit_Print>
			CDC_Transmit_Print("This is the ack: %d \n", ack);
 80006fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80006fe:	4619      	mov	r1, r3
 8000700:	4817      	ldr	r0, [pc, #92]	@ (8000760 <LTC2990_Step+0xcc>)
 8000702:	f000 f9cd 	bl	8000aa0 <CDC_Transmit_Print>
			CDC_Transmit_Print("This is the data valid: %d \n", data_valid);
 8000706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800070a:	4619      	mov	r1, r3
 800070c:	4815      	ldr	r0, [pc, #84]	@ (8000764 <LTC2990_Step+0xd0>)
 800070e:	f000 f9c7 	bl	8000aa0 <CDC_Transmit_Print>
			handle->last_voltages[i] = NAN;
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	3302      	adds	r3, #2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	4413      	add	r3, r2
 800071c:	4a12      	ldr	r2, [pc, #72]	@ (8000768 <LTC2990_Step+0xd4>)
 800071e:	601a      	str	r2, [r3, #0]
			continue;
 8000720:	e00f      	b.n	8000742 <LTC2990_Step+0xae>
		}
		handle->last_voltages[i] = LTC2990_Code_To_Single_Ended_Voltage(handle, adc_code);
 8000722:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000726:	b29b      	uxth	r3, r3
 8000728:	4619      	mov	r1, r3
 800072a:	6878      	ldr	r0, [r7, #4]
 800072c:	f000 f922 	bl	8000974 <LTC2990_Code_To_Single_Ended_Voltage>
 8000730:	eef0 7a40 	vmov.f32	s15, s0
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	3302      	adds	r3, #2
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	4413      	add	r3, r2
 800073e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++) {
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	3301      	adds	r3, #1
 8000746:	617b      	str	r3, [r7, #20]
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	2b03      	cmp	r3, #3
 800074c:	ddbb      	ble.n	80006c6 <LTC2990_Step+0x32>
		//CDC_Transmit_Print("Just Read Voltages, got: %x \n", handle->last_voltages[i]);
	}

}
 800074e:	3718      	adds	r7, #24
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	0800e91c 	.word	0x0800e91c
 8000758:	0c0a0806 	.word	0x0c0a0806
 800075c:	0800e93c 	.word	0x0800e93c
 8000760:	0800e958 	.word	0x0800e958
 8000764:	0800e970 	.word	0x0800e970
 8000768:	7fc00000 	.word	0x7fc00000

0800076c <LTC2990_Get_Voltage>:
/**
  * @brief  Puts the latest voltage readings in the array passed
  * @param  Pointer to the LTC2990 handle
  * @param 	Pointer to the array to store voltage values to
  */
void LTC2990_Get_Voltage(LTC2990_Handle_t* handle, float* voltages) {
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < 4; i++) {
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	e00d      	b.n	8000798 <LTC2990_Get_Voltage+0x2c>
		voltages[i] = handle->last_voltages[i];
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	683a      	ldr	r2, [r7, #0]
 8000782:	4413      	add	r3, r2
 8000784:	6879      	ldr	r1, [r7, #4]
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	3202      	adds	r2, #2
 800078a:	0092      	lsls	r2, r2, #2
 800078c:	440a      	add	r2, r1
 800078e:	6812      	ldr	r2, [r2, #0]
 8000790:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 4; i++) {
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3301      	adds	r3, #1
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b03      	cmp	r3, #3
 800079c:	ddee      	ble.n	800077c <LTC2990_Get_Voltage+0x10>
	}
}
 800079e:	bf00      	nop
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <LTC2990_Enable_All_Voltages>:


inline int8_t LTC2990_Enable_All_Voltages(LTC2990_Handle_t *handle) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
	return LTC2990_Set_Mode(handle, ENABLE_ALL, TEMP_MEAS_MODE_MASK);
 80007b4:	2218      	movs	r2, #24
 80007b6:	2118      	movs	r1, #24
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f000 f805 	bl	80007c8 <LTC2990_Set_Mode>
 80007be:	4603      	mov	r3, r0
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <LTC2990_Set_Mode>:


int8_t LTC2990_Set_Mode(LTC2990_Handle_t *handle, uint8_t bits_to_set, uint8_t bits_to_clear) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	460b      	mov	r3, r1
 80007d2:	70fb      	strb	r3, [r7, #3]
 80007d4:	4613      	mov	r3, r2
 80007d6:	70bb      	strb	r3, [r7, #2]
	uint8_t reg_data;
	int8_t ack;

	// Read current CONTROL_REG
	ack = LTC2990_Read_Register(handle, CONTROL_REG, &reg_data);
 80007d8:	f107 030e 	add.w	r3, r7, #14
 80007dc:	461a      	mov	r2, r3
 80007de:	2101      	movs	r1, #1
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f000 f903 	bl	80009ec <LTC2990_Read_Register>
 80007e6:	4603      	mov	r3, r0
 80007e8:	73fb      	strb	r3, [r7, #15]
	if (ack != 0) {
 80007ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d005      	beq.n	80007fe <LTC2990_Set_Mode+0x36>
		CDC_Transmit_Print("Failed to Read_Register in Set_Mode\n");
 80007f2:	4815      	ldr	r0, [pc, #84]	@ (8000848 <LTC2990_Set_Mode+0x80>)
 80007f4:	f000 f954 	bl	8000aa0 <CDC_Transmit_Print>
		return ack;
 80007f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007fc:	e01f      	b.n	800083e <LTC2990_Set_Mode+0x76>
	}

	//Modify bits
	reg_data &= ~bits_to_clear;
 80007fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000802:	43db      	mvns	r3, r3
 8000804:	b25a      	sxtb	r2, r3
 8000806:	7bbb      	ldrb	r3, [r7, #14]
 8000808:	b25b      	sxtb	r3, r3
 800080a:	4013      	ands	r3, r2
 800080c:	b25b      	sxtb	r3, r3
 800080e:	b2db      	uxtb	r3, r3
 8000810:	73bb      	strb	r3, [r7, #14]
	reg_data |= bits_to_set;
 8000812:	7bba      	ldrb	r2, [r7, #14]
 8000814:	78fb      	ldrb	r3, [r7, #3]
 8000816:	4313      	orrs	r3, r2
 8000818:	b2db      	uxtb	r3, r3
 800081a:	73bb      	strb	r3, [r7, #14]

	//Write back to CONTROL_REG
	ack = LTC2990_Write_Register(handle, CONTROL_REG, reg_data);
 800081c:	7bbb      	ldrb	r3, [r7, #14]
 800081e:	461a      	mov	r2, r3
 8000820:	2101      	movs	r1, #1
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f000 f90e 	bl	8000a44 <LTC2990_Write_Register>
 8000828:	4603      	mov	r3, r0
 800082a:	73fb      	strb	r3, [r7, #15]
	if (ack != 0) {
 800082c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d002      	beq.n	800083a <LTC2990_Set_Mode+0x72>
		CDC_Transmit_Print("Failed to Write_Register in Set_Mode\n");
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <LTC2990_Set_Mode+0x84>)
 8000836:	f000 f933 	bl	8000aa0 <CDC_Transmit_Print>
	}
	return ack;
 800083a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	0800e990 	.word	0x0800e990
 800084c:	0800e9b8 	.word	0x0800e9b8

08000850 <LTC2990_Trigger_Conversion>:

int8_t LTC2990_Trigger_Conversion(LTC2990_Handle_t *handle) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	return LTC2990_Write_Register(handle, TRIGGER_REG, 0x00);
 8000858:	2200      	movs	r2, #0
 800085a:	2102      	movs	r1, #2
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f000 f8f1 	bl	8000a44 <LTC2990_Write_Register>
 8000862:	4603      	mov	r3, r0
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <LTC2990_ADC_Read_New_Data>:


uint8_t LTC2990_ADC_Read_New_Data(LTC2990_Handle_t *handle, uint8_t msb_register_address, int16_t* adc_code, int8_t* data_valid) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	607a      	str	r2, [r7, #4]
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	460b      	mov	r3, r1
 800087a:	72fb      	strb	r3, [r7, #11]
	uint16_t timeout = TIMEOUT;
 800087c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000880:	83fb      	strh	r3, [r7, #30]
	int8_t ack;
	uint8_t status;
	uint8_t status_bit = (msb_register_address / 2) - 1;
 8000882:	7afb      	ldrb	r3, [r7, #11]
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	b2db      	uxtb	r3, r3
 8000888:	3b01      	subs	r3, #1
 800088a:	777b      	strb	r3, [r7, #29]

	// Wait for new data
	while (--timeout) {
 800088c:	e01a      	b.n	80008c4 <LTC2990_ADC_Read_New_Data+0x58>
		ack = LTC2990_Read_Register(handle, STATUS_REG, &status);
 800088e:	f107 0319 	add.w	r3, r7, #25
 8000892:	461a      	mov	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	68f8      	ldr	r0, [r7, #12]
 8000898:	f000 f8a8 	bl	80009ec <LTC2990_Read_Register>
 800089c:	4603      	mov	r3, r0
 800089e:	773b      	strb	r3, [r7, #28]

		if (ack != 0) {
 80008a0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <LTC2990_ADC_Read_New_Data+0x40>
			return ack;
 80008a8:	7f3b      	ldrb	r3, [r7, #28]
 80008aa:	e05c      	b.n	8000966 <LTC2990_ADC_Read_New_Data+0xfa>
		}

		if (((status >> status_bit) & 0x01) == 1) {
 80008ac:	7e7b      	ldrb	r3, [r7, #25]
 80008ae:	461a      	mov	r2, r3
 80008b0:	7f7b      	ldrb	r3, [r7, #29]
 80008b2:	fa42 f303 	asr.w	r3, r2, r3
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d109      	bne.n	80008d2 <LTC2990_ADC_Read_New_Data+0x66>
			break;
		}

		//
		HAL_Delay(1);
 80008be:	2001      	movs	r0, #1
 80008c0:	f000 fe7e 	bl	80015c0 <HAL_Delay>
	while (--timeout) {
 80008c4:	8bfb      	ldrh	r3, [r7, #30]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	83fb      	strh	r3, [r7, #30]
 80008ca:	8bfb      	ldrh	r3, [r7, #30]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d1de      	bne.n	800088e <LTC2990_ADC_Read_New_Data+0x22>
 80008d0:	e000      	b.n	80008d4 <LTC2990_ADC_Read_New_Data+0x68>
			break;
 80008d2:	bf00      	nop
	}


	if (timeout == 0) {
 80008d4:	8bfb      	ldrh	r3, [r7, #30]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d104      	bne.n	80008e4 <LTC2990_ADC_Read_New_Data+0x78>
		CDC_Transmit_Print("LTC2990 TIMED OUT \n");
 80008da:	4825      	ldr	r0, [pc, #148]	@ (8000970 <LTC2990_ADC_Read_New_Data+0x104>)
 80008dc:	f000 f8e0 	bl	8000aa0 <CDC_Transmit_Print>
		return 1;
 80008e0:	2301      	movs	r3, #1
 80008e2:	e040      	b.n	8000966 <LTC2990_ADC_Read_New_Data+0xfa>
	}

	//Read ADC data
	uint8_t msb;
	uint8_t lsb;
	ack = LTC2990_Read_Register(handle, msb_register_address, &msb);
 80008e4:	f107 0218 	add.w	r2, r7, #24
 80008e8:	7afb      	ldrb	r3, [r7, #11]
 80008ea:	4619      	mov	r1, r3
 80008ec:	68f8      	ldr	r0, [r7, #12]
 80008ee:	f000 f87d 	bl	80009ec <LTC2990_Read_Register>
 80008f2:	4603      	mov	r3, r0
 80008f4:	773b      	strb	r3, [r7, #28]
	if(ack != 0) {
 80008f6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <LTC2990_ADC_Read_New_Data+0x96>
		return ack;
 80008fe:	7f3b      	ldrb	r3, [r7, #28]
 8000900:	e031      	b.n	8000966 <LTC2990_ADC_Read_New_Data+0xfa>
	}

	ack = LTC2990_Read_Register(handle, msb_register_address + 1, &lsb);
 8000902:	7afb      	ldrb	r3, [r7, #11]
 8000904:	3301      	adds	r3, #1
 8000906:	b2db      	uxtb	r3, r3
 8000908:	f107 0217 	add.w	r2, r7, #23
 800090c:	4619      	mov	r1, r3
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f000 f86c 	bl	80009ec <LTC2990_Read_Register>
 8000914:	4603      	mov	r3, r0
 8000916:	773b      	strb	r3, [r7, #28]
	if(ack != 0) {
 8000918:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <LTC2990_ADC_Read_New_Data+0xb8>
		return ack;
 8000920:	7f3b      	ldrb	r3, [r7, #28]
 8000922:	e020      	b.n	8000966 <LTC2990_ADC_Read_New_Data+0xfa>
	}


	uint16_t code = ((uint16_t)msb << 8) | lsb;
 8000924:	7e3b      	ldrb	r3, [r7, #24]
 8000926:	b21b      	sxth	r3, r3
 8000928:	021b      	lsls	r3, r3, #8
 800092a:	b21a      	sxth	r2, r3
 800092c:	7dfb      	ldrb	r3, [r7, #23]
 800092e:	b21b      	sxth	r3, r3
 8000930:	4313      	orrs	r3, r2
 8000932:	b21b      	sxth	r3, r3
 8000934:	837b      	strh	r3, [r7, #26]
	*data_valid = (code >> 15) & 0x01;  // Data valid bit
 8000936:	8b7b      	ldrh	r3, [r7, #26]
 8000938:	0bdb      	lsrs	r3, r3, #15
 800093a:	b29b      	uxth	r3, r3
 800093c:	b25b      	sxtb	r3, r3
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	b25a      	sxtb	r2, r3
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	701a      	strb	r2, [r3, #0]
	*adc_code = code & 0x3FFF;
 8000948:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800094c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000950:	b21a      	sxth	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	801a      	strh	r2, [r3, #0]

	return (*data_valid == 1) ? 0 : 1;
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	f993 3000 	ldrsb.w	r3, [r3]
 800095c:	2b01      	cmp	r3, #1
 800095e:	bf14      	ite	ne
 8000960:	2301      	movne	r3, #1
 8000962:	2300      	moveq	r3, #0
 8000964:	b2db      	uxtb	r3, r3
	//In the actual code, it should NEVER reach this point, as this would be the timeout
	//ran out but got messed up
	CDC_Transmit_Print("the thing I said wouldn't happen \n");
	return 2;

}
 8000966:	4618      	mov	r0, r3
 8000968:	3720      	adds	r7, #32
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	0800e9e0 	.word	0x0800e9e0

08000974 <LTC2990_Code_To_Single_Ended_Voltage>:

float LTC2990_Code_To_Single_Ended_Voltage(LTC2990_Handle_t *handle, uint16_t adc_code) {
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	460b      	mov	r3, r1
 800097e:	807b      	strh	r3, [r7, #2]
	float voltage;
	int16_t sign = 1;
 8000980:	2301      	movs	r3, #1
 8000982:	81fb      	strh	r3, [r7, #14]

	if(adc_code & 0x4000) { //If the code is negative
 8000984:	887b      	ldrh	r3, [r7, #2]
 8000986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d00a      	beq.n	80009a4 <LTC2990_Code_To_Single_Ended_Voltage+0x30>
		adc_code = (adc_code ^ 0x7FFF) + 1;// Two's compliment
 800098e:	887b      	ldrh	r3, [r7, #2]
 8000990:	f483 43ff 	eor.w	r3, r3, #32640	@ 0x7f80
 8000994:	f083 037f 	eor.w	r3, r3, #127	@ 0x7f
 8000998:	b29b      	uxth	r3, r3
 800099a:	3301      	adds	r3, #1
 800099c:	807b      	strh	r3, [r7, #2]
		sign = -1;
 800099e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009a2:	81fb      	strh	r3, [r7, #14]
	}

	adc_code &= 0x3FFF;
 80009a4:	887b      	ldrh	r3, [r7, #2]
 80009a6:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80009aa:	807b      	strh	r3, [r7, #2]
	voltage = ((float)adc_code) * SINGLE_ENDED_LSB * sign;
 80009ac:	887b      	ldrh	r3, [r7, #2]
 80009ae:	ee07 3a90 	vmov	s15, r3
 80009b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009b6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80009e8 <LTC2990_Code_To_Single_Ended_Voltage+0x74>
 80009ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009c2:	ee07 3a90 	vmov	s15, r3
 80009c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ce:	edc7 7a02 	vstr	s15, [r7, #8]

	return voltage;
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	ee07 3a90 	vmov	s15, r3
}
 80009d8:	eeb0 0a67 	vmov.f32	s0, s15
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	39a00000 	.word	0x39a00000

080009ec <LTC2990_Read_Register>:

int8_t LTC2990_Read_Register(LTC2990_Handle_t *handle, uint8_t reg_address, uint8_t* data) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	@ 0x28
 80009f0:	af04      	add	r7, sp, #16
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	460b      	mov	r3, r1
 80009f6:	607a      	str	r2, [r7, #4]
 80009f8:	72fb      	strb	r3, [r7, #11]

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(handle->hi2c, handle->i2c_address << 1, reg_address, 1, data, 1, TIMEOUT);
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	6818      	ldr	r0, [r3, #0]
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	791b      	ldrb	r3, [r3, #4]
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	b299      	uxth	r1, r3
 8000a06:	7afb      	ldrb	r3, [r7, #11]
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0e:	9302      	str	r3, [sp, #8]
 8000a10:	2301      	movs	r3, #1
 8000a12:	9301      	str	r3, [sp, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	9300      	str	r3, [sp, #0]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	f001 fc8d 	bl	8002338 <HAL_I2C_Mem_Read>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	75fb      	strb	r3, [r7, #23]
	if(status == HAL_OK) {
 8000a22:	7dfb      	ldrb	r3, [r7, #23]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d101      	bne.n	8000a2c <LTC2990_Read_Register+0x40>
		return 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	e005      	b.n	8000a38 <LTC2990_Read_Register+0x4c>
	}
	CDC_Transmit_Print("I2C Read Register failed, status: %d\n", status);
 8000a2c:	7dfb      	ldrb	r3, [r7, #23]
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4803      	ldr	r0, [pc, #12]	@ (8000a40 <LTC2990_Read_Register+0x54>)
 8000a32:	f000 f835 	bl	8000aa0 <CDC_Transmit_Print>
	return 1;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	0800e9f4 	.word	0x0800e9f4

08000a44 <LTC2990_Write_Register>:
//	}
//	return 0;
//}


int8_t LTC2990_Write_Register(LTC2990_Handle_t *handle, uint8_t reg_address, uint8_t data) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b088      	sub	sp, #32
 8000a48:	af04      	add	r7, sp, #16
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	70fb      	strb	r3, [r7, #3]
 8000a50:	4613      	mov	r3, r2
 8000a52:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Write(handle->hi2c, handle->i2c_address << 1, (uint16_t)reg_address, I2C_MEMADD_SIZE_8BIT, &data, 1, TIMEOUT);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	791b      	ldrb	r3, [r3, #4]
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	b299      	uxth	r1, r3
 8000a60:	78fb      	ldrb	r3, [r7, #3]
 8000a62:	b29a      	uxth	r2, r3
 8000a64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a68:	9302      	str	r3, [sp, #8]
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	9301      	str	r3, [sp, #4]
 8000a6e:	1cbb      	adds	r3, r7, #2
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	2301      	movs	r3, #1
 8000a74:	f001 fb4c 	bl	8002110 <HAL_I2C_Mem_Write>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK) {
 8000a7c:	7bfb      	ldrb	r3, [r7, #15]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d101      	bne.n	8000a86 <LTC2990_Write_Register+0x42>
		return 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	e005      	b.n	8000a92 <LTC2990_Write_Register+0x4e>
	}
	CDC_Transmit_Print("I2C Write Register failed, status: %d\n", status);
 8000a86:	7bfb      	ldrb	r3, [r7, #15]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4804      	ldr	r0, [pc, #16]	@ (8000a9c <LTC2990_Write_Register+0x58>)
 8000a8c:	f000 f808 	bl	8000aa0 <CDC_Transmit_Print>

	return 1;
 8000a90:	2301      	movs	r3, #1
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	0800ea1c 	.word	0x0800ea1c

08000aa0 <CDC_Transmit_Print>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void CDC_Transmit_Print(const char * format, ...) {
 8000aa0:	b40f      	push	{r0, r1, r2, r3}
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b09c      	sub	sp, #112	@ 0x70
 8000aa6:	af00      	add	r7, sp, #0
	char buf[PRINT_BUFFER_SIZE];
	va_list args;
	va_start(args, format);
 8000aa8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000aac:	607b      	str	r3, [r7, #4]
	int n = vsprintf(buf, format, args);
 8000aae:	f107 0308 	add.w	r3, r7, #8
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f00d f9f8 	bl	800deac <vsiprintf>
 8000abc:	66f8      	str	r0, [r7, #108]	@ 0x6c
	va_end(args);
	CDC_Transmit_FS(buf, n);
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f00c fd6d 	bl	800d5a4 <CDC_Transmit_FS>
}
 8000aca:	bf00      	nop
 8000acc:	3770      	adds	r7, #112	@ 0x70
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ad4:	b004      	add	sp, #16
 8000ad6:	4770      	bx	lr

08000ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09a      	sub	sp, #104	@ 0x68
 8000adc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ade:	f000 fd38 	bl	8001552 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae2:	f000 f8c9 	bl	8000c78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae6:	f000 f9db 	bl	8000ea0 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8000aea:	f000 f907 	bl	8000cfc <MX_FDCAN2_Init>
  MX_I2C2_Init();
 8000aee:	f000 f94d 	bl	8000d8c <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8000af2:	f000 f98b 	bl	8000e0c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  	  FDCAN_FilterTypeDef sFilterConfig;

	/* Configure Rx filter */
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000af6:	2300      	movs	r3, #0
 8000af8:	643b      	str	r3, [r7, #64]	@ 0x40
	sFilterConfig.FilterIndex = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	647b      	str	r3, [r7, #68]	@ 0x44
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000afe:	2302      	movs	r3, #2
 8000b00:	64bb      	str	r3, [r7, #72]	@ 0x48
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000b02:	2301      	movs	r3, #1
 8000b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sFilterConfig.FilterID1 = 0x321;
 8000b06:	f240 3321 	movw	r3, #801	@ 0x321
 8000b0a:	653b      	str	r3, [r7, #80]	@ 0x50
	sFilterConfig.FilterID2 = 0x7FF;
 8000b0c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000b10:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8000b12:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b16:	4619      	mov	r1, r3
 8000b18:	483c      	ldr	r0, [pc, #240]	@ (8000c0c <main+0x134>)
 8000b1a:	f000 ffad 	bl	8001a78 <HAL_FDCAN_ConfigFilter>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <main+0x52>
	{
	  CDC_Transmit_Print("Error while configuring filter for FDCAN2");
 8000b24:	483a      	ldr	r0, [pc, #232]	@ (8000c10 <main+0x138>)
 8000b26:	f7ff ffbb 	bl	8000aa0 <CDC_Transmit_Print>
	}

	/* Configure global filter:
	   Filter all remote frames with STD and EXT ID
	   Reject non matching frames with STD ID and EXT ID */
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	9300      	str	r3, [sp, #0]
 8000b2e:	2300      	movs	r3, #0
 8000b30:	2202      	movs	r2, #2
 8000b32:	2102      	movs	r1, #2
 8000b34:	4835      	ldr	r0, [pc, #212]	@ (8000c0c <main+0x134>)
 8000b36:	f000 fff9 	bl	8001b2c <HAL_FDCAN_ConfigGlobalFilter>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d002      	beq.n	8000b46 <main+0x6e>
	{
		CDC_Transmit_Print("Error while configuring global filter\n");
 8000b40:	4834      	ldr	r0, [pc, #208]	@ (8000c14 <main+0x13c>)
 8000b42:	f7ff ffad 	bl	8000aa0 <CDC_Transmit_Print>
	}

  HAL_StatusTypeDef err = HAL_FDCAN_Start(&hfdcan2);
 8000b46:	4831      	ldr	r0, [pc, #196]	@ (8000c0c <main+0x134>)
 8000b48:	f001 f821 	bl	8001b8e <HAL_FDCAN_Start>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (err != HAL_OK) {
 8000b52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d00c      	beq.n	8000b74 <main+0x9c>
  	  char buf[60];// to send
  	  int n = sprintf(buf, "init err: = 0x%02x\n", err);
 8000b5a:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	492d      	ldr	r1, [pc, #180]	@ (8000c18 <main+0x140>)
 8000b62:	4618      	mov	r0, r3
 8000b64:	f00d f96a 	bl	800de3c <siprintf>
 8000b68:	65b8      	str	r0, [r7, #88]	@ 0x58
  	  CDC_Transmit_FS(buf, n);
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f00c fd18 	bl	800d5a4 <CDC_Transmit_FS>
    }

    /* TEMPORARY TILL I FIGURE OUR LED DRIVER */
    HAL_Delay(1000);
 8000b74:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b78:	f000 fd22 	bl	80015c0 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b82:	4826      	ldr	r0, [pc, #152]	@ (8000c1c <main+0x144>)
 8000b84:	f001 fa10 	bl	8001fa8 <HAL_GPIO_WritePin>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b88:	f009 fa64 	bl	800a054 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of VoltageLTC2990Mutex */
  VoltageLTC2990MutexHandle = osMutexNew(&VoltageLTC2990Mutex_attributes);
 8000b8c:	4824      	ldr	r0, [pc, #144]	@ (8000c20 <main+0x148>)
 8000b8e:	f009 fb59 	bl	800a244 <osMutexNew>
 8000b92:	4603      	mov	r3, r0
 8000b94:	4a23      	ldr	r2, [pc, #140]	@ (8000c24 <main+0x14c>)
 8000b96:	6013      	str	r3, [r2, #0]

  /* creation of CurrentLTC2990Mutex */
  CurrentLTC2990MutexHandle = osMutexNew(&CurrentLTC2990Mutex_attributes);
 8000b98:	4823      	ldr	r0, [pc, #140]	@ (8000c28 <main+0x150>)
 8000b9a:	f009 fb53 	bl	800a244 <osMutexNew>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	4a22      	ldr	r2, [pc, #136]	@ (8000c2c <main+0x154>)
 8000ba2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ba4:	4a22      	ldr	r2, [pc, #136]	@ (8000c30 <main+0x158>)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4822      	ldr	r0, [pc, #136]	@ (8000c34 <main+0x15c>)
 8000baa:	f009 fa9d 	bl	800a0e8 <osThreadNew>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a21      	ldr	r2, [pc, #132]	@ (8000c38 <main+0x160>)
 8000bb2:	6013      	str	r3, [r2, #0]

  /* creation of readVoltageTask */
  readVoltageTaskHandle = osThreadNew(startReadVoltageTask, NULL, &readVoltageTask_attributes);
 8000bb4:	4a21      	ldr	r2, [pc, #132]	@ (8000c3c <main+0x164>)
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4821      	ldr	r0, [pc, #132]	@ (8000c40 <main+0x168>)
 8000bba:	f009 fa95 	bl	800a0e8 <osThreadNew>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a20      	ldr	r2, [pc, #128]	@ (8000c44 <main+0x16c>)
 8000bc2:	6013      	str	r3, [r2, #0]

  /* creation of blinkLEDTask */
  blinkLEDTaskHandle = osThreadNew(startBlinkLEDTask, NULL, &blinkLEDTask_attributes);
 8000bc4:	4a20      	ldr	r2, [pc, #128]	@ (8000c48 <main+0x170>)
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4820      	ldr	r0, [pc, #128]	@ (8000c4c <main+0x174>)
 8000bca:	f009 fa8d 	bl	800a0e8 <osThreadNew>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c50 <main+0x178>)
 8000bd2:	6013      	str	r3, [r2, #0]

  /* creation of printVoltage */
  printVoltageHandle = osThreadNew(startPrintVoltage, NULL, &printVoltage_attributes);
 8000bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c54 <main+0x17c>)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	481f      	ldr	r0, [pc, #124]	@ (8000c58 <main+0x180>)
 8000bda:	f009 fa85 	bl	800a0e8 <osThreadNew>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a1e      	ldr	r2, [pc, #120]	@ (8000c5c <main+0x184>)
 8000be2:	6013      	str	r3, [r2, #0]

  /* creation of readCurrent */
  readCurrentHandle = osThreadNew(startReadCurrent, NULL, &readCurrent_attributes);
 8000be4:	4a1e      	ldr	r2, [pc, #120]	@ (8000c60 <main+0x188>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	481e      	ldr	r0, [pc, #120]	@ (8000c64 <main+0x18c>)
 8000bea:	f009 fa7d 	bl	800a0e8 <osThreadNew>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8000c68 <main+0x190>)
 8000bf2:	6013      	str	r3, [r2, #0]

  /* creation of printCurrent */
  printCurrentHandle = osThreadNew(startPrintCurrent, NULL, &printCurrent_attributes);
 8000bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8000c6c <main+0x194>)
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	481d      	ldr	r0, [pc, #116]	@ (8000c70 <main+0x198>)
 8000bfa:	f009 fa75 	bl	800a0e8 <osThreadNew>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a1c      	ldr	r2, [pc, #112]	@ (8000c74 <main+0x19c>)
 8000c02:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c04:	f009 fa4a 	bl	800a09c <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//QUICK TEST FOR LEDS


  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <main+0x130>
 8000c0c:	200001f4 	.word	0x200001f4
 8000c10:	0800eac4 	.word	0x0800eac4
 8000c14:	0800eaf0 	.word	0x0800eaf0
 8000c18:	0800eb18 	.word	0x0800eb18
 8000c1c:	48000400 	.word	0x48000400
 8000c20:	0800ec7c 	.word	0x0800ec7c
 8000c24:	20000358 	.word	0x20000358
 8000c28:	0800ec8c 	.word	0x0800ec8c
 8000c2c:	2000035c 	.word	0x2000035c
 8000c30:	0800eba4 	.word	0x0800eba4
 8000c34:	08000f61 	.word	0x08000f61
 8000c38:	20000340 	.word	0x20000340
 8000c3c:	0800ebc8 	.word	0x0800ebc8
 8000c40:	08000f75 	.word	0x08000f75
 8000c44:	20000344 	.word	0x20000344
 8000c48:	0800ebec 	.word	0x0800ebec
 8000c4c:	08000fb9 	.word	0x08000fb9
 8000c50:	20000348 	.word	0x20000348
 8000c54:	0800ec10 	.word	0x0800ec10
 8000c58:	08000fed 	.word	0x08000fed
 8000c5c:	2000034c 	.word	0x2000034c
 8000c60:	0800ec34 	.word	0x0800ec34
 8000c64:	0800107d 	.word	0x0800107d
 8000c68:	20000350 	.word	0x20000350
 8000c6c:	0800ec58 	.word	0x0800ec58
 8000c70:	0800108d 	.word	0x0800108d
 8000c74:	20000354 	.word	0x20000354

08000c78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b094      	sub	sp, #80	@ 0x50
 8000c7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7e:	f107 0318 	add.w	r3, r7, #24
 8000c82:	2238      	movs	r2, #56	@ 0x38
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f00d f91a 	bl	800dec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c9e:	f003 fcbf 	bl	8004620 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000ca2:	2322      	movs	r3, #34	@ 0x22
 8000ca4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000caa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cac:	2340      	movs	r3, #64	@ 0x40
 8000cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb8:	f107 0318 	add.w	r3, r7, #24
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f003 fd63 	bl	8004788 <HAL_RCC_OscConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000cc8:	f000 f9fa 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ccc:	230f      	movs	r3, #15
 8000cce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f004 f861 	bl	8004dac <HAL_RCC_ClockConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000cf0:	f000 f9e6 	bl	80010c0 <Error_Handler>
  }
}
 8000cf4:	bf00      	nop
 8000cf6:	3750      	adds	r7, #80	@ 0x50
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000d00:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d02:	4a21      	ldr	r2, [pc, #132]	@ (8000d88 <MX_FDCAN2_Init+0x8c>)
 8000d04:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000d06:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d0e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000d12:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000d14:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000d20:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 16;
 8000d32:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d34:	2210      	movs	r2, #16
 8000d36:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 63;
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d3a:	223f      	movs	r2, #63	@ 0x3f
 8000d3c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 16;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d40:	2210      	movs	r2, #16
 8000d42:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d4c:	2204      	movs	r2, #4
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d52:	220d      	movs	r2, #13
 8000d54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000d62:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_FDCAN2_Init+0x88>)
 8000d70:	f000 fd28 	bl	80017c4 <HAL_FDCAN_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 8000d7a:	f000 f9a1 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200001f4 	.word	0x200001f4
 8000d88:	40006800 	.word	0x40006800

08000d8c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d90:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000d92:	4a1c      	ldr	r2, [pc, #112]	@ (8000e04 <MX_I2C2_Init+0x78>)
 8000d94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 8000d96:	4b1a      	ldr	r3, [pc, #104]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000d98:	4a1b      	ldr	r2, [pc, #108]	@ (8000e08 <MX_I2C2_Init+0x7c>)
 8000d9a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d9c:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da2:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da8:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000dae:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db4:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dba:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000dc6:	480e      	ldr	r0, [pc, #56]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000dc8:	f001 f906 	bl	8001fd8 <HAL_I2C_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dd2:	f000 f975 	bl	80010c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4809      	ldr	r0, [pc, #36]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000dda:	f001 fe89 	bl	8002af0 <HAL_I2CEx_ConfigAnalogFilter>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000de4:	f000 f96c 	bl	80010c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000de8:	2100      	movs	r1, #0
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <MX_I2C2_Init+0x74>)
 8000dec:	f001 fecb 	bl	8002b86 <HAL_I2CEx_ConfigDigitalFilter>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000df6:	f000 f963 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000258 	.word	0x20000258
 8000e04:	40005800 	.word	0x40005800
 8000e08:	00503d58 	.word	0x00503d58

08000e0c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e10:	4b20      	ldr	r3, [pc, #128]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e12:	4a21      	ldr	r2, [pc, #132]	@ (8000e98 <MX_LPUART1_UART_Init+0x8c>)
 8000e14:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000e16:	4b1f      	ldr	r3, [pc, #124]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e18:	4a20      	ldr	r2, [pc, #128]	@ (8000e9c <MX_LPUART1_UART_Init+0x90>)
 8000e1a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e30:	220c      	movs	r2, #12
 8000e32:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e34:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3a:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e40:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e46:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e4c:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e4e:	f004 ff71 	bl	8005d34 <HAL_UART_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8000e58:	f000 f932 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	480d      	ldr	r0, [pc, #52]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e60:	f005 fd0c 	bl	800687c <HAL_UARTEx_SetTxFifoThreshold>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8000e6a:	f000 f929 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e72:	f005 fd41 	bl	80068f8 <HAL_UARTEx_SetRxFifoThreshold>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8000e7c:	f000 f920 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000e80:	4804      	ldr	r0, [pc, #16]	@ (8000e94 <MX_LPUART1_UART_Init+0x88>)
 8000e82:	f005 fcc2 	bl	800680a <HAL_UARTEx_DisableFifoMode>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8000e8c:	f000 f918 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	200002ac 	.word	0x200002ac
 8000e98:	40008000 	.word	0x40008000
 8000e9c:	00033324 	.word	0x00033324

08000ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b27      	ldr	r3, [pc, #156]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	4a26      	ldr	r2, [pc, #152]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec2:	4b24      	ldr	r3, [pc, #144]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ece:	4b21      	ldr	r3, [pc, #132]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed2:	4a20      	ldr	r2, [pc, #128]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ed4:	f043 0320 	orr.w	r3, r3, #32
 8000ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eda:	4b1e      	ldr	r3, [pc, #120]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ede:	f003 0320 	and.w	r3, r3, #32
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eea:	4a1a      	ldr	r2, [pc, #104]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef2:	4b18      	ldr	r3, [pc, #96]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	4b15      	ldr	r3, [pc, #84]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f02:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f0a:	4b12      	ldr	r3, [pc, #72]	@ (8000f54 <MX_GPIO_Init+0xb4>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FRONT_LED_Pin|BACKLIGHT_LEDS_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8000f1c:	480e      	ldr	r0, [pc, #56]	@ (8000f58 <MX_GPIO_Init+0xb8>)
 8000f1e:	f001 f843 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FRONT_LED_Pin BACKLIGHT_LEDS_Pin */
  GPIO_InitStruct.Pin = FRONT_LED_Pin|BACKLIGHT_LEDS_Pin;
 8000f22:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4807      	ldr	r0, [pc, #28]	@ (8000f58 <MX_GPIO_Init+0xb8>)
 8000f3c:	f000 feb2 	bl	8001ca4 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_GPIO_Init+0xbc>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <MX_GPIO_Init+0xbc>)
 8000f46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f4a:	6053      	str	r3, [r2, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f4c:	bf00      	nop
 8000f4e:	3728      	adds	r7, #40	@ 0x28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40021000 	.word	0x40021000
 8000f58:	48000400 	.word	0x48000400
 8000f5c:	40010000 	.word	0x40010000

08000f60 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8000f68:	f00c fa5e 	bl	800d428 <MX_USB_Device_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f009 f94e 	bl	800a20e <osDelay>
 8000f72:	e7fb      	b.n	8000f6c <StartDefaultTask+0xc>

08000f74 <startReadVoltageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReadVoltageTask */
void startReadVoltageTask(void *argument)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReadVoltageTask */
	LTC2990_Init(&LTC2990_Voltage_Handle, &hi2c2, LTC2990_Voltage_I2C_Address);
 8000f7c:	224c      	movs	r2, #76	@ 0x4c
 8000f7e:	490b      	ldr	r1, [pc, #44]	@ (8000fac <startReadVoltageTask+0x38>)
 8000f80:	480b      	ldr	r0, [pc, #44]	@ (8000fb0 <startReadVoltageTask+0x3c>)
 8000f82:	f7ff fb33 	bl	80005ec <LTC2990_Init>
  /* Infinite loop */

  for(;;)
  {
	  if(osMutexAcquire(VoltageLTC2990MutexHandle, osWaitForever) == osOK) {
 8000f86:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <startReadVoltageTask+0x40>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f009 f9de 	bl	800a350 <osMutexAcquire>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f5      	bne.n	8000f86 <startReadVoltageTask+0x12>
		  LTC2990_Step(&LTC2990_Voltage_Handle);
 8000f9a:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <startReadVoltageTask+0x3c>)
 8000f9c:	f7ff fb7a 	bl	8000694 <LTC2990_Step>
		  osMutexRelease(VoltageLTC2990MutexHandle);
 8000fa0:	4b04      	ldr	r3, [pc, #16]	@ (8000fb4 <startReadVoltageTask+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f009 fa1e 	bl	800a3e6 <osMutexRelease>
	  if(osMutexAcquire(VoltageLTC2990MutexHandle, osWaitForever) == osOK) {
 8000faa:	e7ec      	b.n	8000f86 <startReadVoltageTask+0x12>
 8000fac:	20000258 	.word	0x20000258
 8000fb0:	20000360 	.word	0x20000360
 8000fb4:	20000358 	.word	0x20000358

08000fb8 <startBlinkLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBlinkLEDTask */
void startBlinkLEDTask(void *argument)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startBlinkLEDTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOB, FRONT_LED_Pin, GPIO_PIN_SET);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	4808      	ldr	r0, [pc, #32]	@ (8000fe8 <startBlinkLEDTask+0x30>)
 8000fc6:	f000 ffef 	bl	8001fa8 <HAL_GPIO_WritePin>
	osDelay(500);
 8000fca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fce:	f009 f91e 	bl	800a20e <osDelay>
	HAL_GPIO_WritePin(GPIOB, FRONT_LED_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2120      	movs	r1, #32
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <startBlinkLEDTask+0x30>)
 8000fd8:	f000 ffe6 	bl	8001fa8 <HAL_GPIO_WritePin>
    osDelay(500);
 8000fdc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fe0:	f009 f915 	bl	800a20e <osDelay>
	HAL_GPIO_WritePin(GPIOB, FRONT_LED_Pin, GPIO_PIN_SET);
 8000fe4:	bf00      	nop
 8000fe6:	e7eb      	b.n	8000fc0 <startBlinkLEDTask+0x8>
 8000fe8:	48000400 	.word	0x48000400

08000fec <startPrintVoltage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPrintVoltage */
void startPrintVoltage(void *argument)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPrintVoltage */
  /* Infinite loop */
  for(;;)
  {
	  float voltages[4];
	  LTC2990_Get_Voltage(&LTC2990_Voltage_Handle, voltages);
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	481d      	ldr	r0, [pc, #116]	@ (8001070 <startPrintVoltage+0x84>)
 8000ffc:	f7ff fbb6 	bl	800076c <LTC2990_Get_Voltage>

	  for (int i = 0; i < 4; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
 8001004:	e02d      	b.n	8001062 <startPrintVoltage+0x76>
		  CDC_Transmit_Print("Voltage %d: %d.%03d V\n", i ,  (int)voltages[i], (int)((voltages[i] - (int)voltages[i]) * 1000));;
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	3320      	adds	r3, #32
 800100c:	443b      	add	r3, r7
 800100e:	3b14      	subs	r3, #20
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	3320      	adds	r3, #32
 800101e:	443b      	add	r3, r7
 8001020:	3b14      	subs	r3, #20
 8001022:	ed93 7a00 	vldr	s14, [r3]
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	3320      	adds	r3, #32
 800102c:	443b      	add	r3, r7
 800102e:	3b14      	subs	r3, #20
 8001030:	edd3 7a00 	vldr	s15, [r3]
 8001034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001040:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001074 <startPrintVoltage+0x88>
 8001044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001048:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800104c:	ee17 3a90 	vmov	r3, s15
 8001050:	ee16 2a90 	vmov	r2, s13
 8001054:	69f9      	ldr	r1, [r7, #28]
 8001056:	4808      	ldr	r0, [pc, #32]	@ (8001078 <startPrintVoltage+0x8c>)
 8001058:	f7ff fd22 	bl	8000aa0 <CDC_Transmit_Print>
	  for (int i = 0; i < 4; i++) {
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	3301      	adds	r3, #1
 8001060:	61fb      	str	r3, [r7, #28]
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	2b03      	cmp	r3, #3
 8001066:	ddce      	ble.n	8001006 <startPrintVoltage+0x1a>
	  }
	  osDelay(1);
 8001068:	2001      	movs	r0, #1
 800106a:	f009 f8d0 	bl	800a20e <osDelay>
  {
 800106e:	e7c1      	b.n	8000ff4 <startPrintVoltage+0x8>
 8001070:	20000360 	.word	0x20000360
 8001074:	447a0000 	.word	0x447a0000
 8001078:	0800eb2c 	.word	0x0800eb2c

0800107c <startReadCurrent>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReadCurrent */
void startReadCurrent(void *argument)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReadCurrent */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f009 f8c2 	bl	800a20e <osDelay>
 800108a:	e7fb      	b.n	8001084 <startReadCurrent+0x8>

0800108c <startPrintCurrent>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPrintCurrent */
void startPrintCurrent(void *argument)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPrintCurrent */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001094:	2001      	movs	r0, #1
 8001096:	f009 f8ba 	bl	800a20e <osDelay>
 800109a:	e7fb      	b.n	8001094 <startPrintCurrent+0x8>

0800109c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d101      	bne.n	80010b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ae:	f000 fa69 	bl	8001584 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40012c00 	.word	0x40012c00

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <Error_Handler+0x8>

080010cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	4b12      	ldr	r3, [pc, #72]	@ (800111c <HAL_MspInit+0x50>)
 80010d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d6:	4a11      	ldr	r2, [pc, #68]	@ (800111c <HAL_MspInit+0x50>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80010de:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <HAL_MspInit+0x50>)
 80010e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <HAL_MspInit+0x50>)
 80010ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ee:	4a0b      	ldr	r2, [pc, #44]	@ (800111c <HAL_MspInit+0x50>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010f6:	4b09      	ldr	r3, [pc, #36]	@ (800111c <HAL_MspInit+0x50>)
 80010f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	210f      	movs	r1, #15
 8001106:	f06f 0001 	mvn.w	r0, #1
 800110a:	f000 fb33 	bl	8001774 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800110e:	f003 fb2b 	bl	8004768 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000

08001120 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b09e      	sub	sp, #120	@ 0x78
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2250      	movs	r2, #80	@ 0x50
 800113e:	2100      	movs	r1, #0
 8001140:	4618      	mov	r0, r3
 8001142:	f00c febd 	bl	800dec0 <memset>
  if(hfdcan->Instance==FDCAN2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a20      	ldr	r2, [pc, #128]	@ (80011cc <HAL_FDCAN_MspInit+0xac>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d138      	bne.n	80011c2 <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001150:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001154:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001156:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800115a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4618      	mov	r0, r3
 8001162:	f004 f871 	bl	8005248 <HAL_RCCEx_PeriphCLKConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800116c:	f7ff ffa8 	bl	80010c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001170:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 8001172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001174:	4a16      	ldr	r2, [pc, #88]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 8001176:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800117a:	6593      	str	r3, [r2, #88]	@ 0x58
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 800117e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118c:	4a10      	ldr	r2, [pc, #64]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 800118e:	f043 0302 	orr.w	r3, r3, #2
 8001192:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001194:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <HAL_FDCAN_MspInit+0xb0>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80011a0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80011a4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80011b2:	2309      	movs	r3, #9
 80011b4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011ba:	4619      	mov	r1, r3
 80011bc:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <HAL_FDCAN_MspInit+0xb4>)
 80011be:	f000 fd71 	bl	8001ca4 <HAL_GPIO_Init>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 80011c2:	bf00      	nop
 80011c4:	3778      	adds	r7, #120	@ 0x78
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40006800 	.word	0x40006800
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48000400 	.word	0x48000400

080011d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b09e      	sub	sp, #120	@ 0x78
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2250      	movs	r2, #80	@ 0x50
 80011f6:	2100      	movs	r1, #0
 80011f8:	4618      	mov	r0, r3
 80011fa:	f00c fe61 	bl	800dec0 <memset>
  if(hi2c->Instance==I2C2)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a1f      	ldr	r2, [pc, #124]	@ (8001280 <HAL_I2C_MspInit+0xa8>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d137      	bne.n	8001278 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800120c:	2300      	movs	r3, #0
 800120e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4618      	mov	r0, r3
 8001216:	f004 f817 	bl	8005248 <HAL_RCCEx_PeriphCLKConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001220:	f7ff ff4e 	bl	80010c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 8001226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001228:	4a16      	ldr	r2, [pc, #88]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001230:	4b14      	ldr	r3, [pc, #80]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 8001232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800123c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001240:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001242:	2312      	movs	r3, #18
 8001244:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800124e:	2304      	movs	r3, #4
 8001250:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001252:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001256:	4619      	mov	r1, r3
 8001258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800125c:	f000 fd22 	bl	8001ca4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 8001262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001264:	4a07      	ldr	r2, [pc, #28]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 8001266:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800126a:	6593      	str	r3, [r2, #88]	@ 0x58
 800126c:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <HAL_I2C_MspInit+0xac>)
 800126e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001270:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001278:	bf00      	nop
 800127a:	3778      	adds	r7, #120	@ 0x78
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40005800 	.word	0x40005800
 8001284:	40021000 	.word	0x40021000

08001288 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b09e      	sub	sp, #120	@ 0x78
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2250      	movs	r2, #80	@ 0x50
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f00c fe09 	bl	800dec0 <memset>
  if(huart->Instance==LPUART1)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001330 <HAL_UART_MspInit+0xa8>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d136      	bne.n	8001326 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80012b8:	2320      	movs	r3, #32
 80012ba:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80012bc:	2300      	movs	r3, #0
 80012be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	4618      	mov	r0, r3
 80012c6:	f003 ffbf 	bl	8005248 <HAL_RCCEx_PeriphCLKConfig>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012d0:	f7ff fef6 	bl	80010c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80012d4:	4b17      	ldr	r3, [pc, #92]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012d8:	4a16      	ldr	r2, [pc, #88]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80012e0:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	613b      	str	r3, [r7, #16]
 80012ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f0:	4a10      	ldr	r2, [pc, #64]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001304:	230c      	movs	r3, #12
 8001306:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001310:	2300      	movs	r3, #0
 8001312:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001314:	230c      	movs	r3, #12
 8001316:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800131c:	4619      	mov	r1, r3
 800131e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001322:	f000 fcbf 	bl	8001ca4 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001326:	bf00      	nop
 8001328:	3778      	adds	r7, #120	@ 0x78
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40008000 	.word	0x40008000
 8001334:	40021000 	.word	0x40021000

08001338 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08c      	sub	sp, #48	@ 0x30
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001348:	4b2c      	ldr	r3, [pc, #176]	@ (80013fc <HAL_InitTick+0xc4>)
 800134a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800134c:	4a2b      	ldr	r2, [pc, #172]	@ (80013fc <HAL_InitTick+0xc4>)
 800134e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001352:	6613      	str	r3, [r2, #96]	@ 0x60
 8001354:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <HAL_InitTick+0xc4>)
 8001356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001358:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001360:	f107 020c 	add.w	r2, r7, #12
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	4611      	mov	r1, r2
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fef4 	bl	8005158 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001370:	f003 fedc 	bl	800512c <HAL_RCC_GetPCLK2Freq>
 8001374:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001378:	4a21      	ldr	r2, [pc, #132]	@ (8001400 <HAL_InitTick+0xc8>)
 800137a:	fba2 2303 	umull	r2, r3, r2, r3
 800137e:	0c9b      	lsrs	r3, r3, #18
 8001380:	3b01      	subs	r3, #1
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001384:	4b1f      	ldr	r3, [pc, #124]	@ (8001404 <HAL_InitTick+0xcc>)
 8001386:	4a20      	ldr	r2, [pc, #128]	@ (8001408 <HAL_InitTick+0xd0>)
 8001388:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800138a:	4b1e      	ldr	r3, [pc, #120]	@ (8001404 <HAL_InitTick+0xcc>)
 800138c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001390:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001392:	4a1c      	ldr	r2, [pc, #112]	@ (8001404 <HAL_InitTick+0xcc>)
 8001394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001396:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001398:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_InitTick+0xcc>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800139e:	4b19      	ldr	r3, [pc, #100]	@ (8001404 <HAL_InitTick+0xcc>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80013a4:	4817      	ldr	r0, [pc, #92]	@ (8001404 <HAL_InitTick+0xcc>)
 80013a6:	f004 f98b 	bl	80056c0 <HAL_TIM_Base_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80013b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d11b      	bne.n	80013f0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80013b8:	4812      	ldr	r0, [pc, #72]	@ (8001404 <HAL_InitTick+0xcc>)
 80013ba:	f004 f9e3 	bl	8005784 <HAL_TIM_Base_Start_IT>
 80013be:	4603      	mov	r3, r0
 80013c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80013c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d111      	bne.n	80013f0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80013cc:	2019      	movs	r0, #25
 80013ce:	f000 f9eb 	bl	80017a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b0f      	cmp	r3, #15
 80013d6:	d808      	bhi.n	80013ea <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80013d8:	2200      	movs	r2, #0
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	2019      	movs	r0, #25
 80013de:	f000 f9c9 	bl	8001774 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013e2:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <HAL_InitTick+0xd4>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	e002      	b.n	80013f0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80013f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3730      	adds	r7, #48	@ 0x30
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40021000 	.word	0x40021000
 8001400:	431bde83 	.word	0x431bde83
 8001404:	20000378 	.word	0x20000378
 8001408:	40012c00 	.word	0x40012c00
 800140c:	20000004 	.word	0x20000004

08001410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <NMI_Handler+0x4>

08001418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <HardFault_Handler+0x4>

08001420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <MemManage_Handler+0x4>

08001428 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <BusFault_Handler+0x4>

08001430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <UsageFault_Handler+0x4>

08001438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <USB_LP_IRQHandler+0x10>)
 800144e:	f001 fcd6 	bl	8002dfe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20009f18 	.word	0x20009f18

0800145c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001460:	4802      	ldr	r0, [pc, #8]	@ (800146c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001462:	f004 f9ff 	bl	8005864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000378 	.word	0x20000378

08001470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001478:	4a14      	ldr	r2, [pc, #80]	@ (80014cc <_sbrk+0x5c>)
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <_sbrk+0x60>)
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <_sbrk+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d102      	bne.n	8001492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800148c:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <_sbrk+0x64>)
 800148e:	4a12      	ldr	r2, [pc, #72]	@ (80014d8 <_sbrk+0x68>)
 8001490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001492:	4b10      	ldr	r3, [pc, #64]	@ (80014d4 <_sbrk+0x64>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	429a      	cmp	r2, r3
 800149e:	d207      	bcs.n	80014b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014a0:	f00c fd74 	bl	800df8c <__errno>
 80014a4:	4603      	mov	r3, r0
 80014a6:	220c      	movs	r2, #12
 80014a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
 80014ae:	e009      	b.n	80014c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <_sbrk+0x64>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	4a05      	ldr	r2, [pc, #20]	@ (80014d4 <_sbrk+0x64>)
 80014c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2001c000 	.word	0x2001c000
 80014d0:	00000400 	.word	0x00000400
 80014d4:	200003c4 	.word	0x200003c4
 80014d8:	2000a560 	.word	0x2000a560

080014dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014e0:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <SystemInit+0x20>)
 80014e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014e6:	4a05      	ldr	r2, [pc, #20]	@ (80014fc <SystemInit+0x20>)
 80014e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001500:	480d      	ldr	r0, [pc, #52]	@ (8001538 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001502:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001504:	f7ff ffea 	bl	80014dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001508:	480c      	ldr	r0, [pc, #48]	@ (800153c <LoopForever+0x6>)
  ldr r1, =_edata
 800150a:	490d      	ldr	r1, [pc, #52]	@ (8001540 <LoopForever+0xa>)
  ldr r2, =_sidata
 800150c:	4a0d      	ldr	r2, [pc, #52]	@ (8001544 <LoopForever+0xe>)
  movs r3, #0
 800150e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001510:	e002      	b.n	8001518 <LoopCopyDataInit>

08001512 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001512:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001514:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001516:	3304      	adds	r3, #4

08001518 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001518:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800151a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800151c:	d3f9      	bcc.n	8001512 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800151e:	4a0a      	ldr	r2, [pc, #40]	@ (8001548 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001520:	4c0a      	ldr	r4, [pc, #40]	@ (800154c <LoopForever+0x16>)
  movs r3, #0
 8001522:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001524:	e001      	b.n	800152a <LoopFillZerobss>

08001526 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001526:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001528:	3204      	adds	r2, #4

0800152a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800152a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800152c:	d3fb      	bcc.n	8001526 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800152e:	f00c fd33 	bl	800df98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001532:	f7ff fad1 	bl	8000ad8 <main>

08001536 <LoopForever>:

LoopForever:
    b LoopForever
 8001536:	e7fe      	b.n	8001536 <LoopForever>
  ldr   r0, =_estack
 8001538:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800153c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001540:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001544:	0800ed20 	.word	0x0800ed20
  ldr r2, =_sbss
 8001548:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800154c:	2000a55c 	.word	0x2000a55c

08001550 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001550:	e7fe      	b.n	8001550 <ADC1_2_IRQHandler>

08001552 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001558:	2300      	movs	r3, #0
 800155a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800155c:	2003      	movs	r0, #3
 800155e:	f000 f8fe 	bl	800175e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001562:	200f      	movs	r0, #15
 8001564:	f7ff fee8 	bl	8001338 <HAL_InitTick>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d002      	beq.n	8001574 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	71fb      	strb	r3, [r7, #7]
 8001572:	e001      	b.n	8001578 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001574:	f7ff fdaa 	bl	80010cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001578:	79fb      	ldrb	r3, [r7, #7]

}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <HAL_IncTick+0x1c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_IncTick+0x20>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4413      	add	r3, r2
 8001592:	4a03      	ldr	r2, [pc, #12]	@ (80015a0 <HAL_IncTick+0x1c>)
 8001594:	6013      	str	r3, [r2, #0]
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	200003c8 	.word	0x200003c8
 80015a4:	20000008 	.word	0x20000008

080015a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200003c8 	.word	0x200003c8

080015c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c8:	f7ff ffee 	bl	80015a8 <HAL_GetTick>
 80015cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d8:	d004      	beq.n	80015e4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80015da:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <HAL_Delay+0x40>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4413      	add	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015e4:	bf00      	nop
 80015e6:	f7ff ffdf 	bl	80015a8 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d8f7      	bhi.n	80015e6 <HAL_Delay+0x26>
  {
  }
}
 80015f6:	bf00      	nop
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000008 	.word	0x20000008

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	2b00      	cmp	r3, #0
 8001678:	db0b      	blt.n	8001692 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	f003 021f 	and.w	r2, r3, #31
 8001680:	4907      	ldr	r1, [pc, #28]	@ (80016a0 <__NVIC_EnableIRQ+0x38>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	095b      	lsrs	r3, r3, #5
 8001688:	2001      	movs	r0, #1
 800168a:	fa00 f202 	lsl.w	r2, r0, r2
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000e100 	.word	0xe000e100

080016a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	db0a      	blt.n	80016ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	490c      	ldr	r1, [pc, #48]	@ (80016f0 <__NVIC_SetPriority+0x4c>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016cc:	e00a      	b.n	80016e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4908      	ldr	r1, [pc, #32]	@ (80016f4 <__NVIC_SetPriority+0x50>)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	3b04      	subs	r3, #4
 80016dc:	0112      	lsls	r2, r2, #4
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	@ 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f1c3 0307 	rsb	r3, r3, #7
 8001712:	2b04      	cmp	r3, #4
 8001714:	bf28      	it	cs
 8001716:	2304      	movcs	r3, #4
 8001718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3304      	adds	r3, #4
 800171e:	2b06      	cmp	r3, #6
 8001720:	d902      	bls.n	8001728 <NVIC_EncodePriority+0x30>
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3b03      	subs	r3, #3
 8001726:	e000      	b.n	800172a <NVIC_EncodePriority+0x32>
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 32ff 	mov.w	r2, #4294967295
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43da      	mvns	r2, r3
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001740:	f04f 31ff 	mov.w	r1, #4294967295
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43d9      	mvns	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	4313      	orrs	r3, r2
         );
}
 8001752:	4618      	mov	r0, r3
 8001754:	3724      	adds	r7, #36	@ 0x24
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ff4c 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001782:	f7ff ff63 	bl	800164c <__NVIC_GetPriorityGrouping>
 8001786:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	68b9      	ldr	r1, [r7, #8]
 800178c:	6978      	ldr	r0, [r7, #20]
 800178e:	f7ff ffb3 	bl	80016f8 <NVIC_EncodePriority>
 8001792:	4602      	mov	r2, r0
 8001794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001798:	4611      	mov	r1, r2
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff82 	bl	80016a4 <__NVIC_SetPriority>
}
 80017a0:	bf00      	nop
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ff56 	bl	8001668 <__NVIC_EnableIRQ>
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e147      	b.n	8001a66 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d106      	bne.n	80017f0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff fc98 	bl	8001120 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	699a      	ldr	r2, [r3, #24]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f022 0210 	bic.w	r2, r2, #16
 80017fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001800:	f7ff fed2 	bl	80015a8 <HAL_GetTick>
 8001804:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001806:	e012      	b.n	800182e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001808:	f7ff fece 	bl	80015a8 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b0a      	cmp	r3, #10
 8001814:	d90b      	bls.n	800182e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2203      	movs	r2, #3
 8001826:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e11b      	b.n	8001a66 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	f003 0308 	and.w	r3, r3, #8
 8001838:	2b08      	cmp	r3, #8
 800183a:	d0e5      	beq.n	8001808 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f042 0201 	orr.w	r2, r2, #1
 800184a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800184c:	f7ff feac 	bl	80015a8 <HAL_GetTick>
 8001850:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001852:	e012      	b.n	800187a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001854:	f7ff fea8 	bl	80015a8 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b0a      	cmp	r3, #10
 8001860:	d90b      	bls.n	800187a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001866:	f043 0201 	orr.w	r2, r3, #1
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2203      	movs	r2, #3
 8001872:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e0f5      	b.n	8001a66 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	2b00      	cmp	r3, #0
 8001886:	d0e5      	beq.n	8001854 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	699a      	ldr	r2, [r3, #24]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f042 0202 	orr.w	r2, r2, #2
 8001896:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a74      	ldr	r2, [pc, #464]	@ (8001a70 <HAL_FDCAN_Init+0x2ac>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d103      	bne.n	80018aa <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80018a2:	4a74      	ldr	r2, [pc, #464]	@ (8001a74 <HAL_FDCAN_Init+0x2b0>)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	7c1b      	ldrb	r3, [r3, #16]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d108      	bne.n	80018c4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	699a      	ldr	r2, [r3, #24]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018c0:	619a      	str	r2, [r3, #24]
 80018c2:	e007      	b.n	80018d4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	699a      	ldr	r2, [r3, #24]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018d2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	7c5b      	ldrb	r3, [r3, #17]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d108      	bne.n	80018ee <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	699a      	ldr	r2, [r3, #24]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80018ea:	619a      	str	r2, [r3, #24]
 80018ec:	e007      	b.n	80018fe <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	699a      	ldr	r2, [r3, #24]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80018fc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	7c9b      	ldrb	r3, [r3, #18]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d108      	bne.n	8001918 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	699a      	ldr	r2, [r3, #24]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001914:	619a      	str	r2, [r3, #24]
 8001916:	e007      	b.n	8001928 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	699a      	ldr	r2, [r3, #24]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001926:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	699a      	ldr	r2, [r3, #24]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800194c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f022 0210 	bic.w	r2, r2, #16
 800195c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d108      	bne.n	8001978 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	699a      	ldr	r2, [r3, #24]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f042 0204 	orr.w	r2, r2, #4
 8001974:	619a      	str	r2, [r3, #24]
 8001976:	e02c      	b.n	80019d2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d028      	beq.n	80019d2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	2b02      	cmp	r3, #2
 8001986:	d01c      	beq.n	80019c2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	699a      	ldr	r2, [r3, #24]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001996:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	691a      	ldr	r2, [r3, #16]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f042 0210 	orr.w	r2, r2, #16
 80019a6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d110      	bne.n	80019d2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	699a      	ldr	r2, [r3, #24]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0220 	orr.w	r2, r2, #32
 80019be:	619a      	str	r2, [r3, #24]
 80019c0:	e007      	b.n	80019d2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	699a      	ldr	r2, [r3, #24]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f042 0220 	orr.w	r2, r2, #32
 80019d0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	3b01      	subs	r3, #1
 80019e0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80019e2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80019ea:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80019fa:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80019fc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001a06:	d115      	bne.n	8001a34 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	3b01      	subs	r3, #1
 8001a14:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001a16:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001a20:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001a30:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001a32:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	430a      	orrs	r2, r1
 8001a46:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f8c8 	bl	8001be0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40006400 	.word	0x40006400
 8001a74:	40006500 	.word	0x40006500

08001a78 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a88:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001a8a:	7dfb      	ldrb	r3, [r7, #23]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d002      	beq.n	8001a96 <HAL_FDCAN_ConfigFilter+0x1e>
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d13d      	bne.n	8001b12 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d119      	bne.n	8001ad2 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001aaa:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8001ab2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	e01d      	b.n	8001b0e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	075a      	lsls	r2, r3, #29
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	079a      	lsls	r2, r3, #30
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	4413      	add	r3, r2
 8001afa:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	3304      	adds	r3, #4
 8001b06:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e006      	b.n	8001b20 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b16:	f043 0202 	orr.w	r2, r3, #2
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
  }
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	371c      	adds	r7, #28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d116      	bne.n	8001b74 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b4e:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	011a      	lsls	r2, r3, #4
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	431a      	orrs	r2, r3
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	431a      	orrs	r2, r3
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8001b70:	2300      	movs	r3, #0
 8001b72:	e006      	b.n	8001b82 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b78:	f043 0204 	orr.w	r2, r3, #4
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
  }
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d110      	bne.n	8001bc4 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	699a      	ldr	r2, [r3, #24]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0201 	bic.w	r2, r2, #1
 8001bb8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	e006      	b.n	8001bd2 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc8:	f043 0204 	orr.w	r2, r3, #4
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
  }
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001be8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c9c <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8001bea:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a2b      	ldr	r2, [pc, #172]	@ (8001ca0 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d103      	bne.n	8001bfe <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001bfc:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c0c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c14:	041a      	lsls	r2, r3, #16
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c32:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c3a:	061a      	lsls	r2, r3, #24
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	e005      	b.n	8001c80 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d3f3      	bcc.n	8001c74 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	4000a400 	.word	0x4000a400
 8001ca0:	40006800 	.word	0x40006800

08001ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cb2:	e15a      	b.n	8001f6a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 814c 	beq.w	8001f64 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d005      	beq.n	8001ce4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d130      	bne.n	8001d46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	2203      	movs	r2, #3
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4013      	ands	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	091b      	lsrs	r3, r3, #4
 8001d30:	f003 0201 	and.w	r2, r3, #1
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d017      	beq.n	8001d82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d123      	bne.n	8001dd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	08da      	lsrs	r2, r3, #3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3208      	adds	r2, #8
 8001d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	220f      	movs	r2, #15
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4013      	ands	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	08da      	lsrs	r2, r3, #3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3208      	adds	r2, #8
 8001dd0:	6939      	ldr	r1, [r7, #16]
 8001dd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	2203      	movs	r2, #3
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0203 	and.w	r2, r3, #3
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80a6 	beq.w	8001f64 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e18:	4b5b      	ldr	r3, [pc, #364]	@ (8001f88 <HAL_GPIO_Init+0x2e4>)
 8001e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1c:	4a5a      	ldr	r2, [pc, #360]	@ (8001f88 <HAL_GPIO_Init+0x2e4>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e24:	4b58      	ldr	r3, [pc, #352]	@ (8001f88 <HAL_GPIO_Init+0x2e4>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e30:	4a56      	ldr	r2, [pc, #344]	@ (8001f8c <HAL_GPIO_Init+0x2e8>)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	089b      	lsrs	r3, r3, #2
 8001e36:	3302      	adds	r3, #2
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e5a:	d01f      	beq.n	8001e9c <HAL_GPIO_Init+0x1f8>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a4c      	ldr	r2, [pc, #304]	@ (8001f90 <HAL_GPIO_Init+0x2ec>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d019      	beq.n	8001e98 <HAL_GPIO_Init+0x1f4>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a4b      	ldr	r2, [pc, #300]	@ (8001f94 <HAL_GPIO_Init+0x2f0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d013      	beq.n	8001e94 <HAL_GPIO_Init+0x1f0>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a4a      	ldr	r2, [pc, #296]	@ (8001f98 <HAL_GPIO_Init+0x2f4>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d00d      	beq.n	8001e90 <HAL_GPIO_Init+0x1ec>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a49      	ldr	r2, [pc, #292]	@ (8001f9c <HAL_GPIO_Init+0x2f8>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d007      	beq.n	8001e8c <HAL_GPIO_Init+0x1e8>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a48      	ldr	r2, [pc, #288]	@ (8001fa0 <HAL_GPIO_Init+0x2fc>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d101      	bne.n	8001e88 <HAL_GPIO_Init+0x1e4>
 8001e84:	2305      	movs	r3, #5
 8001e86:	e00a      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e88:	2306      	movs	r3, #6
 8001e8a:	e008      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e8c:	2304      	movs	r3, #4
 8001e8e:	e006      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e90:	2303      	movs	r3, #3
 8001e92:	e004      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e002      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <HAL_GPIO_Init+0x1fa>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	f002 0203 	and.w	r2, r2, #3
 8001ea4:	0092      	lsls	r2, r2, #2
 8001ea6:	4093      	lsls	r3, r2
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eae:	4937      	ldr	r1, [pc, #220]	@ (8001f8c <HAL_GPIO_Init+0x2e8>)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ebc:	4b39      	ldr	r3, [pc, #228]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ee0:	4a30      	ldr	r2, [pc, #192]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ee6:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f0a:	4a26      	ldr	r2, [pc, #152]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f10:	4b24      	ldr	r3, [pc, #144]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f34:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f5e:	4a11      	ldr	r2, [pc, #68]	@ (8001fa4 <HAL_GPIO_Init+0x300>)
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	3301      	adds	r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	fa22 f303 	lsr.w	r3, r2, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f47f ae9d 	bne.w	8001cb4 <HAL_GPIO_Init+0x10>
  }
}
 8001f7a:	bf00      	nop
 8001f7c:	bf00      	nop
 8001f7e:	371c      	adds	r7, #28
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	48000400 	.word	0x48000400
 8001f94:	48000800 	.word	0x48000800
 8001f98:	48000c00 	.word	0x48000c00
 8001f9c:	48001000 	.word	0x48001000
 8001fa0:	48001400 	.word	0x48001400
 8001fa4:	40010400 	.word	0x40010400

08001fa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	807b      	strh	r3, [r7, #2]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fb8:	787b      	ldrb	r3, [r7, #1]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fbe:	887a      	ldrh	r2, [r7, #2]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fc4:	e002      	b.n	8001fcc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fc6:	887a      	ldrh	r2, [r7, #2]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e08d      	b.n	8002106 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d106      	bne.n	8002004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff f8ea 	bl	80011d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2224      	movs	r2, #36	@ 0x24
 8002008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0201 	bic.w	r2, r2, #1
 800201a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002028:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002038:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d107      	bne.n	8002052 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	e006      	b.n	8002060 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800205e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d108      	bne.n	800207a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	e007      	b.n	800208a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002088:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6812      	ldr	r2, [r2, #0]
 8002094:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002098:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800209c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691a      	ldr	r2, [r3, #16]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69d9      	ldr	r1, [r3, #28]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a1a      	ldr	r2, [r3, #32]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	430a      	orrs	r2, r1
 80020d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 0201 	orr.w	r2, r2, #1
 80020e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2220      	movs	r2, #32
 80020f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af02      	add	r7, sp, #8
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	4608      	mov	r0, r1
 800211a:	4611      	mov	r1, r2
 800211c:	461a      	mov	r2, r3
 800211e:	4603      	mov	r3, r0
 8002120:	817b      	strh	r3, [r7, #10]
 8002122:	460b      	mov	r3, r1
 8002124:	813b      	strh	r3, [r7, #8]
 8002126:	4613      	mov	r3, r2
 8002128:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b20      	cmp	r3, #32
 8002134:	f040 80f9 	bne.w	800232a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002138:	6a3b      	ldr	r3, [r7, #32]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <HAL_I2C_Mem_Write+0x34>
 800213e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002140:	2b00      	cmp	r3, #0
 8002142:	d105      	bne.n	8002150 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800214a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e0ed      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_I2C_Mem_Write+0x4e>
 800215a:	2302      	movs	r3, #2
 800215c:	e0e6      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002166:	f7ff fa1f 	bl	80015a8 <HAL_GetTick>
 800216a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2319      	movs	r3, #25
 8002172:	2201      	movs	r2, #1
 8002174:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f000 fac3 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e0d1      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2221      	movs	r2, #33	@ 0x21
 800218c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2240      	movs	r2, #64	@ 0x40
 8002194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6a3a      	ldr	r2, [r7, #32]
 80021a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021b0:	88f8      	ldrh	r0, [r7, #6]
 80021b2:	893a      	ldrh	r2, [r7, #8]
 80021b4:	8979      	ldrh	r1, [r7, #10]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	4603      	mov	r3, r0
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f9d3 	bl	800256c <I2C_RequestMemoryWrite>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0a9      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021dc:	b29b      	uxth	r3, r3
 80021de:	2bff      	cmp	r3, #255	@ 0xff
 80021e0:	d90e      	bls.n	8002200 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	22ff      	movs	r2, #255	@ 0xff
 80021e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	8979      	ldrh	r1, [r7, #10]
 80021f0:	2300      	movs	r3, #0
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 fc47 	bl	8002a8c <I2C_TransferConfig>
 80021fe:	e00f      	b.n	8002220 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002204:	b29a      	uxth	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800220e:	b2da      	uxtb	r2, r3
 8002210:	8979      	ldrh	r1, [r7, #10]
 8002212:	2300      	movs	r3, #0
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f000 fc36 	bl	8002a8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 fac6 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e07b      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002238:	781a      	ldrb	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002244:	1c5a      	adds	r2, r3, #1
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800224e:	b29b      	uxth	r3, r3
 8002250:	3b01      	subs	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225c:	3b01      	subs	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002268:	b29b      	uxth	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d034      	beq.n	80022d8 <HAL_I2C_Mem_Write+0x1c8>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002272:	2b00      	cmp	r3, #0
 8002274:	d130      	bne.n	80022d8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227c:	2200      	movs	r2, #0
 800227e:	2180      	movs	r1, #128	@ 0x80
 8002280:	68f8      	ldr	r0, [r7, #12]
 8002282:	f000 fa3f 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e04d      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002294:	b29b      	uxth	r3, r3
 8002296:	2bff      	cmp	r3, #255	@ 0xff
 8002298:	d90e      	bls.n	80022b8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	22ff      	movs	r2, #255	@ 0xff
 800229e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	8979      	ldrh	r1, [r7, #10]
 80022a8:	2300      	movs	r3, #0
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 fbeb 	bl	8002a8c <I2C_TransferConfig>
 80022b6:	e00f      	b.n	80022d8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29a      	uxth	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	8979      	ldrh	r1, [r7, #10]
 80022ca:	2300      	movs	r3, #0
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 fbda 	bl	8002a8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022dc:	b29b      	uxth	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d19e      	bne.n	8002220 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f000 faac 	bl	8002844 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e01a      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2220      	movs	r2, #32
 80022fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6859      	ldr	r1, [r3, #4]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_I2C_Mem_Write+0x224>)
 800230a:	400b      	ands	r3, r1
 800230c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2220      	movs	r2, #32
 8002312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	e000      	b.n	800232c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800232a:	2302      	movs	r3, #2
  }
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	fe00e800 	.word	0xfe00e800

08002338 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af02      	add	r7, sp, #8
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	4608      	mov	r0, r1
 8002342:	4611      	mov	r1, r2
 8002344:	461a      	mov	r2, r3
 8002346:	4603      	mov	r3, r0
 8002348:	817b      	strh	r3, [r7, #10]
 800234a:	460b      	mov	r3, r1
 800234c:	813b      	strh	r3, [r7, #8]
 800234e:	4613      	mov	r3, r2
 8002350:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b20      	cmp	r3, #32
 800235c:	f040 80fd 	bne.w	800255a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <HAL_I2C_Mem_Read+0x34>
 8002366:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002368:	2b00      	cmp	r3, #0
 800236a:	d105      	bne.n	8002378 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002372:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0f1      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_I2C_Mem_Read+0x4e>
 8002382:	2302      	movs	r3, #2
 8002384:	e0ea      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800238e:	f7ff f90b 	bl	80015a8 <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	2319      	movs	r3, #25
 800239a:	2201      	movs	r2, #1
 800239c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f9af 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0d5      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2222      	movs	r2, #34	@ 0x22
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2240      	movs	r2, #64	@ 0x40
 80023bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a3a      	ldr	r2, [r7, #32]
 80023ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023d8:	88f8      	ldrh	r0, [r7, #6]
 80023da:	893a      	ldrh	r2, [r7, #8]
 80023dc:	8979      	ldrh	r1, [r7, #10]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	4603      	mov	r3, r0
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f913 	bl	8002614 <I2C_RequestMemoryRead>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0ad      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002404:	b29b      	uxth	r3, r3
 8002406:	2bff      	cmp	r3, #255	@ 0xff
 8002408:	d90e      	bls.n	8002428 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	22ff      	movs	r2, #255	@ 0xff
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002414:	b2da      	uxtb	r2, r3
 8002416:	8979      	ldrh	r1, [r7, #10]
 8002418:	4b52      	ldr	r3, [pc, #328]	@ (8002564 <HAL_I2C_Mem_Read+0x22c>)
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 fb33 	bl	8002a8c <I2C_TransferConfig>
 8002426:	e00f      	b.n	8002448 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800242c:	b29a      	uxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002436:	b2da      	uxtb	r2, r3
 8002438:	8979      	ldrh	r1, [r7, #10]
 800243a:	4b4a      	ldr	r3, [pc, #296]	@ (8002564 <HAL_I2C_Mem_Read+0x22c>)
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fb22 	bl	8002a8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244e:	2200      	movs	r2, #0
 8002450:	2104      	movs	r1, #4
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 f956 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e07c      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246c:	b2d2      	uxtb	r2, r2
 800246e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002474:	1c5a      	adds	r2, r3, #1
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800247e:	3b01      	subs	r3, #1
 8002480:	b29a      	uxth	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800248a:	b29b      	uxth	r3, r3
 800248c:	3b01      	subs	r3, #1
 800248e:	b29a      	uxth	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002498:	b29b      	uxth	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d034      	beq.n	8002508 <HAL_I2C_Mem_Read+0x1d0>
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d130      	bne.n	8002508 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ac:	2200      	movs	r2, #0
 80024ae:	2180      	movs	r1, #128	@ 0x80
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 f927 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e04d      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2bff      	cmp	r3, #255	@ 0xff
 80024c8:	d90e      	bls.n	80024e8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	22ff      	movs	r2, #255	@ 0xff
 80024ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	8979      	ldrh	r1, [r7, #10]
 80024d8:	2300      	movs	r3, #0
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f000 fad3 	bl	8002a8c <I2C_TransferConfig>
 80024e6:	e00f      	b.n	8002508 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	8979      	ldrh	r1, [r7, #10]
 80024fa:	2300      	movs	r3, #0
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 fac2 	bl	8002a8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800250c:	b29b      	uxth	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d19a      	bne.n	8002448 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 f994 	bl	8002844 <I2C_WaitOnSTOPFlagUntilTimeout>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e01a      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2220      	movs	r2, #32
 800252c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6859      	ldr	r1, [r3, #4]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <HAL_I2C_Mem_Read+0x230>)
 800253a:	400b      	ands	r3, r1
 800253c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2220      	movs	r2, #32
 8002542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	e000      	b.n	800255c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800255a:	2302      	movs	r3, #2
  }
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	80002400 	.word	0x80002400
 8002568:	fe00e800 	.word	0xfe00e800

0800256c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af02      	add	r7, sp, #8
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	4608      	mov	r0, r1
 8002576:	4611      	mov	r1, r2
 8002578:	461a      	mov	r2, r3
 800257a:	4603      	mov	r3, r0
 800257c:	817b      	strh	r3, [r7, #10]
 800257e:	460b      	mov	r3, r1
 8002580:	813b      	strh	r3, [r7, #8]
 8002582:	4613      	mov	r3, r2
 8002584:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002586:	88fb      	ldrh	r3, [r7, #6]
 8002588:	b2da      	uxtb	r2, r3
 800258a:	8979      	ldrh	r1, [r7, #10]
 800258c:	4b20      	ldr	r3, [pc, #128]	@ (8002610 <I2C_RequestMemoryWrite+0xa4>)
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 fa79 	bl	8002a8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800259a:	69fa      	ldr	r2, [r7, #28]
 800259c:	69b9      	ldr	r1, [r7, #24]
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 f909 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e02c      	b.n	8002608 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025ae:	88fb      	ldrh	r3, [r7, #6]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d105      	bne.n	80025c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025b4:	893b      	ldrh	r3, [r7, #8]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80025be:	e015      	b.n	80025ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80025c0:	893b      	ldrh	r3, [r7, #8]
 80025c2:	0a1b      	lsrs	r3, r3, #8
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	69b9      	ldr	r1, [r7, #24]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 f8ef 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e012      	b.n	8002608 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025e2:	893b      	ldrh	r3, [r7, #8]
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2200      	movs	r2, #0
 80025f4:	2180      	movs	r1, #128	@ 0x80
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f000 f884 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	80002000 	.word	0x80002000

08002614 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af02      	add	r7, sp, #8
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	4608      	mov	r0, r1
 800261e:	4611      	mov	r1, r2
 8002620:	461a      	mov	r2, r3
 8002622:	4603      	mov	r3, r0
 8002624:	817b      	strh	r3, [r7, #10]
 8002626:	460b      	mov	r3, r1
 8002628:	813b      	strh	r3, [r7, #8]
 800262a:	4613      	mov	r3, r2
 800262c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	8979      	ldrh	r1, [r7, #10]
 8002634:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <I2C_RequestMemoryRead+0xa4>)
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2300      	movs	r3, #0
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 fa26 	bl	8002a8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002640:	69fa      	ldr	r2, [r7, #28]
 8002642:	69b9      	ldr	r1, [r7, #24]
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f8b6 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e02c      	b.n	80026ae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d105      	bne.n	8002666 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800265a:	893b      	ldrh	r3, [r7, #8]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	629a      	str	r2, [r3, #40]	@ 0x28
 8002664:	e015      	b.n	8002692 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002666:	893b      	ldrh	r3, [r7, #8]
 8002668:	0a1b      	lsrs	r3, r3, #8
 800266a:	b29b      	uxth	r3, r3
 800266c:	b2da      	uxtb	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	69b9      	ldr	r1, [r7, #24]
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 f89c 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e012      	b.n	80026ae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002688:	893b      	ldrh	r3, [r7, #8]
 800268a:	b2da      	uxtb	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	2200      	movs	r2, #0
 800269a:	2140      	movs	r1, #64	@ 0x40
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 f831 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e000      	b.n	80026ae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	80002000 	.word	0x80002000

080026bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d103      	bne.n	80026da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2200      	movs	r2, #0
 80026d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d007      	beq.n	80026f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699a      	ldr	r2, [r3, #24]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	619a      	str	r2, [r3, #24]
  }
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	603b      	str	r3, [r7, #0]
 8002710:	4613      	mov	r3, r2
 8002712:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002714:	e03b      	b.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	6839      	ldr	r1, [r7, #0]
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 f8d6 	bl	80028cc <I2C_IsErrorOccurred>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e041      	b.n	80027ae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d02d      	beq.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002732:	f7fe ff39 	bl	80015a8 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	429a      	cmp	r2, r3
 8002740:	d302      	bcc.n	8002748 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d122      	bne.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4013      	ands	r3, r2
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	429a      	cmp	r2, r3
 8002756:	bf0c      	ite	eq
 8002758:	2301      	moveq	r3, #1
 800275a:	2300      	movne	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	429a      	cmp	r2, r3
 8002764:	d113      	bne.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800276a:	f043 0220 	orr.w	r2, r3, #32
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e00f      	b.n	80027ae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699a      	ldr	r2, [r3, #24]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	4013      	ands	r3, r2
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	429a      	cmp	r2, r3
 800279c:	bf0c      	ite	eq
 800279e:	2301      	moveq	r3, #1
 80027a0:	2300      	movne	r3, #0
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	461a      	mov	r2, r3
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d0b4      	beq.n	8002716 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b084      	sub	sp, #16
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027c2:	e033      	b.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68b9      	ldr	r1, [r7, #8]
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 f87f 	bl	80028cc <I2C_IsErrorOccurred>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e031      	b.n	800283c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d025      	beq.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e0:	f7fe fee2 	bl	80015a8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d302      	bcc.n	80027f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d11a      	bne.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b02      	cmp	r3, #2
 8002802:	d013      	beq.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	f043 0220 	orr.w	r2, r3, #32
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e007      	b.n	800283c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b02      	cmp	r3, #2
 8002838:	d1c4      	bne.n	80027c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002850:	e02f      	b.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f838 	bl	80028cc <I2C_IsErrorOccurred>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e02d      	b.n	80028c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002866:	f7fe fe9f 	bl	80015a8 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	68ba      	ldr	r2, [r7, #8]
 8002872:	429a      	cmp	r2, r3
 8002874:	d302      	bcc.n	800287c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d11a      	bne.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0320 	and.w	r3, r3, #32
 8002886:	2b20      	cmp	r3, #32
 8002888:	d013      	beq.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	f043 0220 	orr.w	r2, r3, #32
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2220      	movs	r2, #32
 800289a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e007      	b.n	80028c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	f003 0320 	and.w	r3, r3, #32
 80028bc:	2b20      	cmp	r3, #32
 80028be:	d1c8      	bne.n	8002852 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	@ 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d068      	beq.n	80029ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2210      	movs	r2, #16
 80028fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002900:	e049      	b.n	8002996 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002908:	d045      	beq.n	8002996 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800290a:	f7fe fe4d 	bl	80015a8 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	429a      	cmp	r2, r3
 8002918:	d302      	bcc.n	8002920 <I2C_IsErrorOccurred+0x54>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d13a      	bne.n	8002996 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800292a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002932:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800293e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002942:	d121      	bne.n	8002988 <I2C_IsErrorOccurred+0xbc>
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800294a:	d01d      	beq.n	8002988 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800294c:	7cfb      	ldrb	r3, [r7, #19]
 800294e:	2b20      	cmp	r3, #32
 8002950:	d01a      	beq.n	8002988 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002960:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002962:	f7fe fe21 	bl	80015a8 <HAL_GetTick>
 8002966:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002968:	e00e      	b.n	8002988 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800296a:	f7fe fe1d 	bl	80015a8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b19      	cmp	r3, #25
 8002976:	d907      	bls.n	8002988 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002978:	6a3b      	ldr	r3, [r7, #32]
 800297a:	f043 0320 	orr.w	r3, r3, #32
 800297e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002986:	e006      	b.n	8002996 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	2b20      	cmp	r3, #32
 8002994:	d1e9      	bne.n	800296a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	f003 0320 	and.w	r3, r3, #32
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d003      	beq.n	80029ac <I2C_IsErrorOccurred+0xe0>
 80029a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0aa      	beq.n	8002902 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80029ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d103      	bne.n	80029bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2220      	movs	r2, #32
 80029ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	f043 0304 	orr.w	r3, r3, #4
 80029c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00b      	beq.n	80029f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00b      	beq.n	8002a16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	f043 0308 	orr.w	r3, r3, #8
 8002a04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00b      	beq.n	8002a38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a20:	6a3b      	ldr	r3, [r7, #32]
 8002a22:	f043 0302 	orr.w	r3, r3, #2
 8002a26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01c      	beq.n	8002a7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f7ff fe3b 	bl	80026bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6859      	ldr	r1, [r3, #4]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <I2C_IsErrorOccurred+0x1bc>)
 8002a52:	400b      	ands	r3, r1
 8002a54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a5a:	6a3b      	ldr	r3, [r7, #32]
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2220      	movs	r2, #32
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002a7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3728      	adds	r7, #40	@ 0x28
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	fe00e800 	.word	0xfe00e800

08002a8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b087      	sub	sp, #28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	460b      	mov	r3, r1
 8002a98:	817b      	strh	r3, [r7, #10]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a9e:	897b      	ldrh	r3, [r7, #10]
 8002aa0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002aa4:	7a7b      	ldrb	r3, [r7, #9]
 8002aa6:	041b      	lsls	r3, r3, #16
 8002aa8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002aac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	0d5b      	lsrs	r3, r3, #21
 8002ac6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002aca:	4b08      	ldr	r3, [pc, #32]	@ (8002aec <I2C_TransferConfig+0x60>)
 8002acc:	430b      	orrs	r3, r1
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	ea02 0103 	and.w	r1, r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ade:	bf00      	nop
 8002ae0:	371c      	adds	r7, #28
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	03ff63ff 	.word	0x03ff63ff

08002af0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b20      	cmp	r3, #32
 8002b04:	d138      	bne.n	8002b78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e032      	b.n	8002b7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2224      	movs	r2, #36	@ 0x24
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0201 	bic.w	r2, r2, #1
 8002b32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6819      	ldr	r1, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e000      	b.n	8002b7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b78:	2302      	movs	r3, #2
  }
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b085      	sub	sp, #20
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b20      	cmp	r3, #32
 8002b9a:	d139      	bne.n	8002c10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d101      	bne.n	8002baa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e033      	b.n	8002c12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2224      	movs	r2, #36	@ 0x24
 8002bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 0201 	bic.w	r2, r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002bd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	021b      	lsls	r3, r3, #8
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0201 	orr.w	r2, r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e000      	b.n	8002c12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e0c0      	b.n	8002db2 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d106      	bne.n	8002c4a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f00a fdf5 	bl	800d834 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f003 fef1 	bl	8006a3e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	73fb      	strb	r3, [r7, #15]
 8002c60:	e03e      	b.n	8002ce0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c62:	7bfa      	ldrb	r2, [r7, #15]
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	4413      	add	r3, r2
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	440b      	add	r3, r1
 8002c70:	3311      	adds	r3, #17
 8002c72:	2201      	movs	r2, #1
 8002c74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c76:	7bfa      	ldrb	r2, [r7, #15]
 8002c78:	6879      	ldr	r1, [r7, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	440b      	add	r3, r1
 8002c84:	3310      	adds	r3, #16
 8002c86:	7bfa      	ldrb	r2, [r7, #15]
 8002c88:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	440b      	add	r3, r1
 8002c98:	3313      	adds	r3, #19
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002c9e:	7bfa      	ldrb	r2, [r7, #15]
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	440b      	add	r3, r1
 8002cac:	3320      	adds	r3, #32
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002cb2:	7bfa      	ldrb	r2, [r7, #15]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	440b      	add	r3, r1
 8002cc0:	3324      	adds	r3, #36	@ 0x24
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	4613      	mov	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	791b      	ldrb	r3, [r3, #4]
 8002ce4:	7bfa      	ldrb	r2, [r7, #15]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d3bb      	bcc.n	8002c62 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	73fb      	strb	r3, [r7, #15]
 8002cee:	e044      	b.n	8002d7a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002cf0:	7bfa      	ldrb	r2, [r7, #15]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	440b      	add	r3, r1
 8002cfe:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002d02:	2200      	movs	r2, #0
 8002d04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d06:	7bfa      	ldrb	r2, [r7, #15]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d18:	7bfa      	ldrb	r2, [r7, #15]
 8002d1a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	440b      	add	r3, r1
 8002d2a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002d32:	7bfa      	ldrb	r2, [r7, #15]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	440b      	add	r3, r1
 8002d56:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d5e:	7bfa      	ldrb	r2, [r7, #15]
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	3301      	adds	r3, #1
 8002d78:	73fb      	strb	r3, [r7, #15]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	791b      	ldrb	r3, [r3, #4]
 8002d7e:	7bfa      	ldrb	r2, [r7, #15]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d3b5      	bcc.n	8002cf0 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d90:	f003 fe70 	bl	8006a74 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	7a9b      	ldrb	r3, [r3, #10]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d102      	bne.n	8002db0 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f001 fc0e 	bl	80045cc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d101      	bne.n	8002dd0 <HAL_PCD_Start+0x16>
 8002dcc:	2302      	movs	r3, #2
 8002dce:	e012      	b.n	8002df6 <HAL_PCD_Start+0x3c>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f003 fe17 	bl	8006a10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f005 fbf4 	bl	80085d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f005 fbf9 	bl	8008602 <USB_ReadInterrupts>
 8002e10:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 fb06 	bl	800342e <PCD_EP_ISR_Handler>

    return;
 8002e22:	e110      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d013      	beq.n	8002e56 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e40:	b292      	uxth	r2, r2
 8002e42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f00a fd85 	bl	800d956 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 f8fc 	bl	800304c <HAL_PCD_SetAddress>

    return;
 8002e54:	e0f7      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00c      	beq.n	8002e7a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e72:	b292      	uxth	r2, r2
 8002e74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e78:	e0e5      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00c      	beq.n	8002e9e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e96:	b292      	uxth	r2, r2
 8002e98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e9c:	e0d3      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d034      	beq.n	8002f12 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0204 	bic.w	r2, r2, #4
 8002eba:	b292      	uxth	r2, r2
 8002ebc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0208 	bic.w	r2, r2, #8
 8002ed2:	b292      	uxth	r2, r2
 8002ed4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d107      	bne.n	8002ef2 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002eea:	2100      	movs	r1, #0
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f00a ff25 	bl	800dd3c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f00a fd68 	bl	800d9c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f0a:	b292      	uxth	r2, r2
 8002f0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f10:	e099      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d027      	beq.n	8002f6c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f042 0208 	orr.w	r2, r2, #8
 8002f2e:	b292      	uxth	r2, r2
 8002f30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f46:	b292      	uxth	r2, r2
 8002f48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0204 	orr.w	r2, r2, #4
 8002f5e:	b292      	uxth	r2, r2
 8002f60:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f00a fd15 	bl	800d994 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002f6a:	e06c      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d040      	beq.n	8002ff8 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f88:	b292      	uxth	r2, r2
 8002f8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d12b      	bne.n	8002ff0 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0204 	orr.w	r2, r2, #4
 8002faa:	b292      	uxth	r2, r2
 8002fac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0208 	orr.w	r2, r2, #8
 8002fc2:	b292      	uxth	r2, r2
 8002fc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	089b      	lsrs	r3, r3, #2
 8002fdc:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f00a fea7 	bl	800dd3c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002fee:	e02a      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f00a fccf 	bl	800d994 <HAL_PCD_SuspendCallback>
    return;
 8002ff6:	e026      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00f      	beq.n	8003022 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800300a:	b29a      	uxth	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003014:	b292      	uxth	r2, r2
 8003016:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f00a fc8d 	bl	800d93a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003020:	e011      	b.n	8003046 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00c      	beq.n	8003046 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003034:	b29a      	uxth	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800303e:	b292      	uxth	r2, r2
 8003040:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003044:	bf00      	nop
  }
}
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_PCD_SetAddress+0x1a>
 8003062:	2302      	movs	r3, #2
 8003064:	e012      	b.n	800308c <HAL_PCD_SetAddress+0x40>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	78fa      	ldrb	r2, [r7, #3]
 8003072:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f005 fa95 	bl	80085ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	4608      	mov	r0, r1
 800309e:	4611      	mov	r1, r2
 80030a0:	461a      	mov	r2, r3
 80030a2:	4603      	mov	r3, r0
 80030a4:	70fb      	strb	r3, [r7, #3]
 80030a6:	460b      	mov	r3, r1
 80030a8:	803b      	strh	r3, [r7, #0]
 80030aa:	4613      	mov	r3, r2
 80030ac:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80030ae:	2300      	movs	r3, #0
 80030b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	da0e      	bge.n	80030d8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ba:	78fb      	ldrb	r3, [r7, #3]
 80030bc:	f003 0207 	and.w	r2, r3, #7
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	3310      	adds	r3, #16
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	4413      	add	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2201      	movs	r2, #1
 80030d4:	705a      	strb	r2, [r3, #1]
 80030d6:	e00e      	b.n	80030f6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030d8:	78fb      	ldrb	r3, [r7, #3]
 80030da:	f003 0207 	and.w	r2, r3, #7
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	4413      	add	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80030f6:	78fb      	ldrb	r3, [r7, #3]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003102:	883b      	ldrh	r3, [r7, #0]
 8003104:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	78ba      	ldrb	r2, [r7, #2]
 8003110:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003112:	78bb      	ldrb	r3, [r7, #2]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d102      	bne.n	800311e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_PCD_EP_Open+0x98>
 8003128:	2302      	movs	r3, #2
 800312a:	e00e      	b.n	800314a <HAL_PCD_EP_Open+0xb6>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68f9      	ldr	r1, [r7, #12]
 800313a:	4618      	mov	r0, r3
 800313c:	f003 fcb8 	bl	8006ab0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003148:	7afb      	ldrb	r3, [r7, #11]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b084      	sub	sp, #16
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	460b      	mov	r3, r1
 800315c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800315e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003162:	2b00      	cmp	r3, #0
 8003164:	da0e      	bge.n	8003184 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003166:	78fb      	ldrb	r3, [r7, #3]
 8003168:	f003 0207 	and.w	r2, r3, #7
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	3310      	adds	r3, #16
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	705a      	strb	r2, [r3, #1]
 8003182:	e00e      	b.n	80031a2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	f003 0207 	and.w	r2, r3, #7
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	4413      	add	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d101      	bne.n	80031bc <HAL_PCD_EP_Close+0x6a>
 80031b8:	2302      	movs	r3, #2
 80031ba:	e00e      	b.n	80031da <HAL_PCD_EP_Close+0x88>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68f9      	ldr	r1, [r7, #12]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f004 f958 	bl	8007480 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b086      	sub	sp, #24
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	607a      	str	r2, [r7, #4]
 80031ec:	603b      	str	r3, [r7, #0]
 80031ee:	460b      	mov	r3, r1
 80031f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031f2:	7afb      	ldrb	r3, [r7, #11]
 80031f4:	f003 0207 	and.w	r2, r3, #7
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4413      	add	r3, r2
 8003208:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2200      	movs	r2, #0
 800321a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2200      	movs	r2, #0
 8003220:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003222:	7afb      	ldrb	r3, [r7, #11]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	b2da      	uxtb	r2, r3
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6979      	ldr	r1, [r7, #20]
 8003234:	4618      	mov	r0, r3
 8003236:	f004 fb10 	bl	800785a <USB_EPStartXfer>

  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	460b      	mov	r3, r1
 800324e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	f003 0207 	and.w	r2, r3, #7
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	4613      	mov	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	440b      	add	r3, r1
 8003262:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	460b      	mov	r3, r1
 8003282:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003284:	7afb      	ldrb	r3, [r7, #11]
 8003286:	f003 0207 	and.w	r2, r3, #7
 800328a:	4613      	mov	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	3310      	adds	r3, #16
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4413      	add	r3, r2
 8003298:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2200      	movs	r2, #0
 80032b8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	2201      	movs	r2, #1
 80032be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032c0:	7afb      	ldrb	r3, [r7, #11]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6979      	ldr	r1, [r7, #20]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f004 fac1 	bl	800785a <USB_EPStartXfer>

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
 80032ea:	460b      	mov	r3, r1
 80032ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80032ee:	78fb      	ldrb	r3, [r7, #3]
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	7912      	ldrb	r2, [r2, #4]
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d901      	bls.n	8003300 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e03e      	b.n	800337e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003300:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003304:	2b00      	cmp	r3, #0
 8003306:	da0e      	bge.n	8003326 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	f003 0207 	and.w	r2, r3, #7
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	3310      	adds	r3, #16
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	4413      	add	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	705a      	strb	r2, [r3, #1]
 8003324:	e00c      	b.n	8003340 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	4413      	add	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2201      	movs	r2, #1
 8003344:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003346:	78fb      	ldrb	r3, [r7, #3]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	b2da      	uxtb	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_PCD_EP_SetStall+0x7e>
 800335c:	2302      	movs	r3, #2
 800335e:	e00e      	b.n	800337e <HAL_PCD_EP_SetStall+0x9c>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68f9      	ldr	r1, [r7, #12]
 800336e:	4618      	mov	r0, r3
 8003370:	f005 f822 	bl	80083b8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003392:	78fb      	ldrb	r3, [r7, #3]
 8003394:	f003 030f 	and.w	r3, r3, #15
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	7912      	ldrb	r2, [r2, #4]
 800339c:	4293      	cmp	r3, r2
 800339e:	d901      	bls.n	80033a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e040      	b.n	8003426 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80033a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	da0e      	bge.n	80033ca <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033ac:	78fb      	ldrb	r3, [r7, #3]
 80033ae:	f003 0207 	and.w	r2, r3, #7
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	3310      	adds	r3, #16
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	4413      	add	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	705a      	strb	r2, [r3, #1]
 80033c8:	e00e      	b.n	80033e8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033ca:	78fb      	ldrb	r3, [r7, #3]
 80033cc:	f003 0207 	and.w	r2, r3, #7
 80033d0:	4613      	mov	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4413      	add	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033ee:	78fb      	ldrb	r3, [r7, #3]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	b2da      	uxtb	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <HAL_PCD_EP_ClrStall+0x82>
 8003404:	2302      	movs	r3, #2
 8003406:	e00e      	b.n	8003426 <HAL_PCD_EP_ClrStall+0xa0>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68f9      	ldr	r1, [r7, #12]
 8003416:	4618      	mov	r0, r3
 8003418:	f005 f81f 	bl	800845a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b092      	sub	sp, #72	@ 0x48
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003436:	e333      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003440:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003442:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800344e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003452:	2b00      	cmp	r3, #0
 8003454:	f040 8108 	bne.w	8003668 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003458:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800345a:	f003 0310 	and.w	r3, r3, #16
 800345e:	2b00      	cmp	r3, #0
 8003460:	d14c      	bne.n	80034fc <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	b29b      	uxth	r3, r3
 800346a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800346e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003472:	813b      	strh	r3, [r7, #8]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	893b      	ldrh	r3, [r7, #8]
 800347a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800347e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003482:	b29b      	uxth	r3, r3
 8003484:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	3310      	adds	r3, #16
 800348a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003494:	b29b      	uxth	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4413      	add	r3, r2
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	4413      	add	r3, r2
 80034a6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034b2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80034b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034b6:	695a      	ldr	r2, [r3, #20]
 80034b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	441a      	add	r2, r3
 80034be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034c0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80034c2:	2100      	movs	r1, #0
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f00a fa1e 	bl	800d906 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	7b1b      	ldrb	r3, [r3, #12]
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 82e5 	beq.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
 80034d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f040 82e0 	bne.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	7b1b      	ldrb	r3, [r3, #12]
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	731a      	strb	r2, [r3, #12]
 80034fa:	e2d1      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003502:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	881b      	ldrh	r3, [r3, #0]
 800350a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800350c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800350e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003512:	2b00      	cmp	r3, #0
 8003514:	d032      	beq.n	800357c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800351e:	b29b      	uxth	r3, r3
 8003520:	461a      	mov	r2, r3
 8003522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6812      	ldr	r2, [r2, #0]
 800352e:	4413      	add	r3, r2
 8003530:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800353a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800353c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6818      	ldr	r0, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800354a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800354c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800354e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003550:	b29b      	uxth	r3, r3
 8003552:	f005 f8a9 	bl	80086a8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	881b      	ldrh	r3, [r3, #0]
 800355c:	b29a      	uxth	r2, r3
 800355e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003562:	4013      	ands	r3, r2
 8003564:	817b      	strh	r3, [r7, #10]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	897a      	ldrh	r2, [r7, #10]
 800356c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003570:	b292      	uxth	r2, r2
 8003572:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f00a f999 	bl	800d8ac <HAL_PCD_SetupStageCallback>
 800357a:	e291      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800357c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003580:	2b00      	cmp	r3, #0
 8003582:	f280 828d 	bge.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	881b      	ldrh	r3, [r3, #0]
 800358c:	b29a      	uxth	r2, r3
 800358e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003592:	4013      	ands	r3, r2
 8003594:	81fb      	strh	r3, [r7, #14]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	89fa      	ldrh	r2, [r7, #14]
 800359c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035a0:	b292      	uxth	r2, r2
 80035a2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	461a      	mov	r2, r3
 80035b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	4413      	add	r3, r2
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	4413      	add	r3, r2
 80035be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ca:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80035cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ce:	69db      	ldr	r3, [r3, #28]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d019      	beq.n	8003608 <PCD_EP_ISR_Handler+0x1da>
 80035d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d015      	beq.n	8003608 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e2:	6959      	ldr	r1, [r3, #20]
 80035e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80035e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ea:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	f005 f85b 	bl	80086a8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80035f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035f4:	695a      	ldr	r2, [r3, #20]
 80035f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	441a      	add	r2, r3
 80035fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035fe:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003600:	2100      	movs	r1, #0
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f00a f964 	bl	800d8d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	881b      	ldrh	r3, [r3, #0]
 800360e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003610:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003612:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003616:	2b00      	cmp	r3, #0
 8003618:	f040 8242 	bne.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
 800361c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800361e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003622:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003626:	f000 823b 	beq.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	881b      	ldrh	r3, [r3, #0]
 8003630:	b29b      	uxth	r3, r3
 8003632:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800363a:	81bb      	strh	r3, [r7, #12]
 800363c:	89bb      	ldrh	r3, [r7, #12]
 800363e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003642:	81bb      	strh	r3, [r7, #12]
 8003644:	89bb      	ldrh	r3, [r7, #12]
 8003646:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800364a:	81bb      	strh	r3, [r7, #12]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	89bb      	ldrh	r3, [r7, #12]
 8003652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800365a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800365e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003662:	b29b      	uxth	r3, r3
 8003664:	8013      	strh	r3, [r2, #0]
 8003666:	e21b      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800367a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800367e:	2b00      	cmp	r3, #0
 8003680:	f280 80f1 	bge.w	8003866 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	b29a      	uxth	r2, r3
 8003696:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800369a:	4013      	ands	r3, r2
 800369c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	4413      	add	r3, r2
 80036ac:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80036ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036b2:	b292      	uxth	r2, r2
 80036b4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80036b6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80036ba:	4613      	mov	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	4413      	add	r3, r2
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80036cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ce:	7b1b      	ldrb	r3, [r3, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d123      	bne.n	800371c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036dc:	b29b      	uxth	r3, r3
 80036de:	461a      	mov	r2, r3
 80036e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	4413      	add	r3, r2
 80036ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80036f2:	881b      	ldrh	r3, [r3, #0]
 80036f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036f8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80036fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 808b 	beq.w	800381c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6818      	ldr	r0, [r3, #0]
 800370a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800370c:	6959      	ldr	r1, [r3, #20]
 800370e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003710:	88da      	ldrh	r2, [r3, #6]
 8003712:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003716:	f004 ffc7 	bl	80086a8 <USB_ReadPMA>
 800371a:	e07f      	b.n	800381c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800371c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800371e:	78db      	ldrb	r3, [r3, #3]
 8003720:	2b02      	cmp	r3, #2
 8003722:	d109      	bne.n	8003738 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003724:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003726:	461a      	mov	r2, r3
 8003728:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f9c6 	bl	8003abc <HAL_PCD_EP_DB_Receive>
 8003730:	4603      	mov	r3, r0
 8003732:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003736:	e071      	b.n	800381c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	461a      	mov	r2, r3
 800373e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	b29b      	uxth	r3, r3
 800374a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800374e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003752:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	461a      	mov	r2, r3
 800375a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	441a      	add	r2, r3
 8003762:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003764:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003768:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800376c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003770:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003774:	b29b      	uxth	r3, r3
 8003776:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	461a      	mov	r2, r3
 800377e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	881b      	ldrh	r3, [r3, #0]
 8003788:	b29b      	uxth	r3, r3
 800378a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d022      	beq.n	80037d8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800379a:	b29b      	uxth	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	4413      	add	r3, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6812      	ldr	r2, [r2, #0]
 80037aa:	4413      	add	r3, r2
 80037ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037b6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80037ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d02c      	beq.n	800381c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c8:	6959      	ldr	r1, [r3, #20]
 80037ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037cc:	891a      	ldrh	r2, [r3, #8]
 80037ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037d2:	f004 ff69 	bl	80086a8 <USB_ReadPMA>
 80037d6:	e021      	b.n	800381c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	4413      	add	r3, r2
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	4413      	add	r3, r2
 80037f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037fc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003800:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003804:	2b00      	cmp	r3, #0
 8003806:	d009      	beq.n	800381c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800380e:	6959      	ldr	r1, [r3, #20]
 8003810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003812:	895a      	ldrh	r2, [r3, #10]
 8003814:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003818:	f004 ff46 	bl	80086a8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800381c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800381e:	69da      	ldr	r2, [r3, #28]
 8003820:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003824:	441a      	add	r2, r3
 8003826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003828:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800382a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800382c:	695a      	ldr	r2, [r3, #20]
 800382e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003832:	441a      	add	r2, r3
 8003834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003836:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <PCD_EP_ISR_Handler+0x41e>
 8003840:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	429a      	cmp	r2, r3
 800384a:	d206      	bcs.n	800385a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800384c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	4619      	mov	r1, r3
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f00a f83c 	bl	800d8d0 <HAL_PCD_DataOutStageCallback>
 8003858:	e005      	b.n	8003866 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003860:	4618      	mov	r0, r3
 8003862:	f003 fffa 	bl	800785a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003866:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 8117 	beq.w	8003aa0 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003872:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	3310      	adds	r3, #16
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	4413      	add	r3, r2
 8003884:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	b29b      	uxth	r3, r3
 8003898:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800389c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	441a      	add	r2, r3
 80038b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80038b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80038be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c0:	78db      	ldrb	r3, [r3, #3]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	f040 80a1 	bne.w	8003a0a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80038c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ca:	2200      	movs	r2, #0
 80038cc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80038ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d0:	7b1b      	ldrb	r3, [r3, #12]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 8092 	beq.w	80039fc <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80038d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d046      	beq.n	8003970 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	785b      	ldrb	r3, [r3, #1]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d126      	bne.n	8003938 <PCD_EP_ISR_Handler+0x50a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	4413      	add	r3, r2
 8003900:	617b      	str	r3, [r7, #20]
 8003902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	00da      	lsls	r2, r3, #3
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4413      	add	r3, r2
 800390c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	b29b      	uxth	r3, r3
 8003918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800391c:	b29a      	uxth	r2, r3
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	801a      	strh	r2, [r3, #0]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	b29b      	uxth	r3, r3
 8003928:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800392c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003930:	b29a      	uxth	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	801a      	strh	r2, [r3, #0]
 8003936:	e061      	b.n	80039fc <PCD_EP_ISR_Handler+0x5ce>
 8003938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800393a:	785b      	ldrb	r3, [r3, #1]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d15d      	bne.n	80039fc <PCD_EP_ISR_Handler+0x5ce>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	61fb      	str	r3, [r7, #28]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800394e:	b29b      	uxth	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	4413      	add	r3, r2
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	00da      	lsls	r2, r3, #3
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	4413      	add	r3, r2
 8003962:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003966:	61bb      	str	r3, [r7, #24]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2200      	movs	r2, #0
 800396c:	801a      	strh	r2, [r3, #0]
 800396e:	e045      	b.n	80039fc <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003978:	785b      	ldrb	r3, [r3, #1]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d126      	bne.n	80039cc <PCD_EP_ISR_Handler+0x59e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	627b      	str	r3, [r7, #36]	@ 0x24
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800398c:	b29b      	uxth	r3, r3
 800398e:	461a      	mov	r2, r3
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	4413      	add	r3, r2
 8003994:	627b      	str	r3, [r7, #36]	@ 0x24
 8003996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	00da      	lsls	r2, r3, #3
 800399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399e:	4413      	add	r3, r2
 80039a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80039a4:	623b      	str	r3, [r7, #32]
 80039a6:	6a3b      	ldr	r3, [r7, #32]
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	801a      	strh	r2, [r3, #0]
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	881b      	ldrh	r3, [r3, #0]
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	801a      	strh	r2, [r3, #0]
 80039ca:	e017      	b.n	80039fc <PCD_EP_ISR_Handler+0x5ce>
 80039cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ce:	785b      	ldrb	r3, [r3, #1]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d113      	bne.n	80039fc <PCD_EP_ISR_Handler+0x5ce>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039dc:	b29b      	uxth	r3, r3
 80039de:	461a      	mov	r2, r3
 80039e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e2:	4413      	add	r3, r2
 80039e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	00da      	lsls	r2, r3, #3
 80039ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ee:	4413      	add	r3, r2
 80039f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80039f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f8:	2200      	movs	r2, #0
 80039fa:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	4619      	mov	r1, r3
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f009 ff7f 	bl	800d906 <HAL_PCD_DataInStageCallback>
 8003a08:	e04a      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003a0a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d13f      	bne.n	8003a94 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	461a      	mov	r2, r3
 8003a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	4413      	add	r3, r2
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a32:	881b      	ldrh	r3, [r3, #0]
 8003a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a38:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a3c:	699a      	ldr	r2, [r3, #24]
 8003a3e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d906      	bls.n	8003a52 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003a44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a46:	699a      	ldr	r2, [r3, #24]
 8003a48:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a4a:	1ad2      	subs	r2, r2, r3
 8003a4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a4e:	619a      	str	r2, [r3, #24]
 8003a50:	e002      	b.n	8003a58 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a54:	2200      	movs	r2, #0
 8003a56:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003a58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d106      	bne.n	8003a6e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	4619      	mov	r1, r3
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f009 ff4d 	bl	800d906 <HAL_PCD_DataInStageCallback>
 8003a6c:	e018      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a74:	441a      	add	r2, r3
 8003a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a78:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a7c:	69da      	ldr	r2, [r3, #28]
 8003a7e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a80:	441a      	add	r2, r3
 8003a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a84:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f003 fee4 	bl	800785a <USB_EPStartXfer>
 8003a92:	e005      	b.n	8003aa0 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003a94:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a96:	461a      	mov	r2, r3
 8003a98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f917 	bl	8003cce <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	b21b      	sxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f6ff acc3 	blt.w	8003438 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3748      	adds	r7, #72	@ 0x48
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003aca:	88fb      	ldrh	r3, [r7, #6]
 8003acc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d07c      	beq.n	8003bce <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	461a      	mov	r2, r3
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	6812      	ldr	r2, [r2, #0]
 8003aec:	4413      	add	r3, r2
 8003aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003af8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	699a      	ldr	r2, [r3, #24]
 8003afe:	8b7b      	ldrh	r3, [r7, #26]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d306      	bcc.n	8003b12 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	699a      	ldr	r2, [r3, #24]
 8003b08:	8b7b      	ldrh	r3, [r7, #26]
 8003b0a:	1ad2      	subs	r2, r2, r3
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	619a      	str	r2, [r3, #24]
 8003b10:	e002      	b.n	8003b18 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2200      	movs	r2, #0
 8003b16:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d123      	bne.n	8003b68 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b3a:	833b      	strh	r3, [r7, #24]
 8003b3c:	8b3b      	ldrh	r3, [r7, #24]
 8003b3e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003b42:	833b      	strh	r3, [r7, #24]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	441a      	add	r2, r3
 8003b52:	8b3b      	ldrh	r3, [r7, #24]
 8003b54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b68:	88fb      	ldrh	r3, [r7, #6]
 8003b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d01f      	beq.n	8003bb2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	461a      	mov	r2, r3
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b8c:	82fb      	strh	r3, [r7, #22]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	441a      	add	r2, r3
 8003b9c:	8afb      	ldrh	r3, [r7, #22]
 8003b9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ba6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003baa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003bb2:	8b7b      	ldrh	r3, [r7, #26]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 8085 	beq.w	8003cc4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6818      	ldr	r0, [r3, #0]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	6959      	ldr	r1, [r3, #20]
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	891a      	ldrh	r2, [r3, #8]
 8003bc6:	8b7b      	ldrh	r3, [r7, #26]
 8003bc8:	f004 fd6e 	bl	80086a8 <USB_ReadPMA>
 8003bcc:	e07a      	b.n	8003cc4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	461a      	mov	r2, r3
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	4413      	add	r3, r2
 8003be8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bf2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	699a      	ldr	r2, [r3, #24]
 8003bf8:	8b7b      	ldrh	r3, [r7, #26]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d306      	bcc.n	8003c0c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	699a      	ldr	r2, [r3, #24]
 8003c02:	8b7b      	ldrh	r3, [r7, #26]
 8003c04:	1ad2      	subs	r2, r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	619a      	str	r2, [r3, #24]
 8003c0a:	e002      	b.n	8003c12 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d123      	bne.n	8003c62 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	4413      	add	r3, r2
 8003c28:	881b      	ldrh	r3, [r3, #0]
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c34:	83fb      	strh	r3, [r7, #30]
 8003c36:	8bfb      	ldrh	r3, [r7, #30]
 8003c38:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c3c:	83fb      	strh	r3, [r7, #30]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	441a      	add	r2, r3
 8003c4c:	8bfb      	ldrh	r3, [r7, #30]
 8003c4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d11f      	bne.n	8003cac <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	4413      	add	r3, r2
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c86:	83bb      	strh	r3, [r7, #28]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	441a      	add	r2, r3
 8003c96:	8bbb      	ldrh	r3, [r7, #28]
 8003c98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ca4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003cac:	8b7b      	ldrh	r3, [r7, #26]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6818      	ldr	r0, [r3, #0]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	6959      	ldr	r1, [r3, #20]
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	895a      	ldrh	r2, [r3, #10]
 8003cbe:	8b7b      	ldrh	r3, [r7, #26]
 8003cc0:	f004 fcf2 	bl	80086a8 <USB_ReadPMA>
    }
  }

  return count;
 8003cc4:	8b7b      	ldrh	r3, [r7, #26]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3720      	adds	r7, #32
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b0a6      	sub	sp, #152	@ 0x98
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	60f8      	str	r0, [r7, #12]
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 81f7 	beq.w	80040d6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	4413      	add	r3, r2
 8003d02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d0c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	699a      	ldr	r2, [r3, #24]
 8003d14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d907      	bls.n	8003d2c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	699a      	ldr	r2, [r3, #24]
 8003d20:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003d24:	1ad2      	subs	r2, r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	619a      	str	r2, [r3, #24]
 8003d2a:	e002      	b.n	8003d32 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f040 80e1 	bne.w	8003efe <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	785b      	ldrb	r3, [r3, #1]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d126      	bne.n	8003d92 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	461a      	mov	r2, r3
 8003d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d58:	4413      	add	r3, r2
 8003d5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	00da      	lsls	r2, r3, #3
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	4413      	add	r3, r2
 8003d66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6e:	881b      	ldrh	r3, [r3, #0]
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7a:	801a      	strh	r2, [r3, #0]
 8003d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8e:	801a      	strh	r2, [r3, #0]
 8003d90:	e01a      	b.n	8003dc8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	785b      	ldrb	r3, [r3, #1]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d116      	bne.n	8003dc8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	461a      	mov	r2, r3
 8003dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dae:	4413      	add	r3, r2
 8003db0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	00da      	lsls	r2, r3, #3
 8003db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dba:	4413      	add	r3, r2
 8003dbc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	785b      	ldrb	r3, [r3, #1]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d126      	bne.n	8003e24 <HAL_PCD_EP_DB_Transmit+0x156>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	623b      	str	r3, [r7, #32]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	461a      	mov	r2, r3
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	4413      	add	r3, r2
 8003dec:	623b      	str	r3, [r7, #32]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	00da      	lsls	r2, r3, #3
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	4413      	add	r3, r2
 8003df8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003dfc:	61fb      	str	r3, [r7, #28]
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	801a      	strh	r2, [r3, #0]
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	881b      	ldrh	r3, [r3, #0]
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	801a      	strh	r2, [r3, #0]
 8003e22:	e017      	b.n	8003e54 <HAL_PCD_EP_DB_Transmit+0x186>
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	785b      	ldrb	r3, [r3, #1]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d113      	bne.n	8003e54 <HAL_PCD_EP_DB_Transmit+0x186>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3a:	4413      	add	r3, r2
 8003e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	00da      	lsls	r2, r3, #3
 8003e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e46:	4413      	add	r3, r2
 8003e48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e50:	2200      	movs	r2, #0
 8003e52:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	78db      	ldrb	r3, [r3, #3]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d123      	bne.n	8003ea4 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	461a      	mov	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e76:	837b      	strh	r3, [r7, #26]
 8003e78:	8b7b      	ldrh	r3, [r7, #26]
 8003e7a:	f083 0320 	eor.w	r3, r3, #32
 8003e7e:	837b      	strh	r3, [r7, #26]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	461a      	mov	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	441a      	add	r2, r3
 8003e8e:	8b7b      	ldrh	r3, [r7, #26]
 8003e90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f009 fd2b 	bl	800d906 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01f      	beq.n	8003efa <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed4:	833b      	strh	r3, [r7, #24]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	441a      	add	r2, r3
 8003ee4:	8b3b      	ldrh	r3, [r7, #24]
 8003ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003eee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	e31f      	b.n	800453e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d021      	beq.n	8003f4c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f22:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	441a      	add	r2, r3
 8003f34:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003f38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	f040 82ca 	bne.w	80044ec <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f60:	441a      	add	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	69da      	ldr	r2, [r3, #28]
 8003f6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f6e:	441a      	add	r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6a1a      	ldr	r2, [r3, #32]
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d309      	bcc.n	8003f94 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	6a1a      	ldr	r2, [r3, #32]
 8003f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f8c:	1ad2      	subs	r2, r2, r3
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	621a      	str	r2, [r3, #32]
 8003f92:	e015      	b.n	8003fc0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d107      	bne.n	8003fac <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003f9c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003fa0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003faa:	e009      	b.n	8003fc0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	785b      	ldrb	r3, [r3, #1]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d15f      	bne.n	8004088 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	461a      	mov	r2, r3
 8003fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fdc:	4413      	add	r3, r2
 8003fde:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	00da      	lsls	r2, r3, #3
 8003fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fe8:	4413      	add	r3, r2
 8003fea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ffe:	801a      	strh	r2, [r3, #0]
 8004000:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10a      	bne.n	800401c <HAL_PCD_EP_DB_Transmit+0x34e>
 8004006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	b29b      	uxth	r3, r3
 800400c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004014:	b29a      	uxth	r2, r3
 8004016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004018:	801a      	strh	r2, [r3, #0]
 800401a:	e051      	b.n	80040c0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800401c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800401e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004020:	d816      	bhi.n	8004050 <HAL_PCD_EP_DB_Transmit+0x382>
 8004022:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004024:	085b      	lsrs	r3, r3, #1
 8004026:	653b      	str	r3, [r7, #80]	@ 0x50
 8004028:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004034:	3301      	adds	r3, #1
 8004036:	653b      	str	r3, [r7, #80]	@ 0x50
 8004038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	b29a      	uxth	r2, r3
 800403e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004040:	b29b      	uxth	r3, r3
 8004042:	029b      	lsls	r3, r3, #10
 8004044:	b29b      	uxth	r3, r3
 8004046:	4313      	orrs	r3, r2
 8004048:	b29a      	uxth	r2, r3
 800404a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800404c:	801a      	strh	r2, [r3, #0]
 800404e:	e037      	b.n	80040c0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004050:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004052:	095b      	lsrs	r3, r3, #5
 8004054:	653b      	str	r3, [r7, #80]	@ 0x50
 8004056:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <HAL_PCD_EP_DB_Transmit+0x398>
 8004060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004062:	3b01      	subs	r3, #1
 8004064:	653b      	str	r3, [r7, #80]	@ 0x50
 8004066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	b29a      	uxth	r2, r3
 800406c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800406e:	b29b      	uxth	r3, r3
 8004070:	029b      	lsls	r3, r3, #10
 8004072:	b29b      	uxth	r3, r3
 8004074:	4313      	orrs	r3, r2
 8004076:	b29b      	uxth	r3, r3
 8004078:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800407c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004080:	b29a      	uxth	r2, r3
 8004082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004084:	801a      	strh	r2, [r3, #0]
 8004086:	e01b      	b.n	80040c0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	785b      	ldrb	r3, [r3, #1]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d117      	bne.n	80040c0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800409e:	b29b      	uxth	r3, r3
 80040a0:	461a      	mov	r2, r3
 80040a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040a4:	4413      	add	r3, r2
 80040a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	00da      	lsls	r2, r3, #3
 80040ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040b0:	4413      	add	r3, r2
 80040b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80040b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040be:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6818      	ldr	r0, [r3, #0]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	6959      	ldr	r1, [r3, #20]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	891a      	ldrh	r2, [r3, #8]
 80040cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	f004 faa7 	bl	8008622 <USB_WritePMA>
 80040d4:	e20a      	b.n	80044ec <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040de:	b29b      	uxth	r3, r3
 80040e0:	461a      	mov	r2, r3
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	00db      	lsls	r3, r3, #3
 80040e8:	4413      	add	r3, r2
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	6812      	ldr	r2, [r2, #0]
 80040ee:	4413      	add	r3, r2
 80040f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040fa:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004106:	429a      	cmp	r2, r3
 8004108:	d307      	bcc.n	800411a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	699a      	ldr	r2, [r3, #24]
 800410e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004112:	1ad2      	subs	r2, r2, r3
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	619a      	str	r2, [r3, #24]
 8004118:	e002      	b.n	8004120 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2200      	movs	r2, #0
 800411e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	f040 80f6 	bne.w	8004316 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	785b      	ldrb	r3, [r3, #1]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d126      	bne.n	8004180 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	677b      	str	r3, [r7, #116]	@ 0x74
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004140:	b29b      	uxth	r3, r3
 8004142:	461a      	mov	r2, r3
 8004144:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004146:	4413      	add	r3, r2
 8004148:	677b      	str	r3, [r7, #116]	@ 0x74
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	00da      	lsls	r2, r3, #3
 8004150:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004152:	4413      	add	r3, r2
 8004154:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004158:	673b      	str	r3, [r7, #112]	@ 0x70
 800415a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800415c:	881b      	ldrh	r3, [r3, #0]
 800415e:	b29b      	uxth	r3, r3
 8004160:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004164:	b29a      	uxth	r2, r3
 8004166:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004168:	801a      	strh	r2, [r3, #0]
 800416a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800416c:	881b      	ldrh	r3, [r3, #0]
 800416e:	b29b      	uxth	r3, r3
 8004170:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004174:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004178:	b29a      	uxth	r2, r3
 800417a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800417c:	801a      	strh	r2, [r3, #0]
 800417e:	e01a      	b.n	80041b6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	785b      	ldrb	r3, [r3, #1]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d116      	bne.n	80041b6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004196:	b29b      	uxth	r3, r3
 8004198:	461a      	mov	r2, r3
 800419a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800419c:	4413      	add	r3, r2
 800419e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	00da      	lsls	r2, r3, #3
 80041a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041a8:	4413      	add	r3, r2
 80041aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80041ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041b2:	2200      	movs	r2, #0
 80041b4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	785b      	ldrb	r3, [r3, #1]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d12f      	bne.n	8004226 <HAL_PCD_EP_DB_Transmit+0x558>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	461a      	mov	r2, r3
 80041da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041de:	4413      	add	r3, r2
 80041e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	00da      	lsls	r2, r3, #3
 80041ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ee:	4413      	add	r3, r2
 80041f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004204:	b29a      	uxth	r2, r3
 8004206:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800420a:	801a      	strh	r2, [r3, #0]
 800420c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004210:	881b      	ldrh	r3, [r3, #0]
 8004212:	b29b      	uxth	r3, r3
 8004214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800421c:	b29a      	uxth	r2, r3
 800421e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004222:	801a      	strh	r2, [r3, #0]
 8004224:	e01c      	b.n	8004260 <HAL_PCD_EP_DB_Transmit+0x592>
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	785b      	ldrb	r3, [r3, #1]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d118      	bne.n	8004260 <HAL_PCD_EP_DB_Transmit+0x592>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004236:	b29b      	uxth	r3, r3
 8004238:	461a      	mov	r2, r3
 800423a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800423e:	4413      	add	r3, r2
 8004240:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	00da      	lsls	r2, r3, #3
 800424a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800424e:	4413      	add	r3, r2
 8004250:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004254:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004258:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800425c:	2200      	movs	r2, #0
 800425e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	78db      	ldrb	r3, [r3, #3]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d127      	bne.n	80042b8 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	461a      	mov	r2, r3
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	b29b      	uxth	r3, r3
 800427a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800427e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004282:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004286:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800428a:	f083 0320 	eor.w	r3, r3, #32
 800428e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	461a      	mov	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	441a      	add	r2, r3
 80042a0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80042a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	4619      	mov	r1, r3
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f009 fb21 	bl	800d906 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042c4:	88fb      	ldrh	r3, [r7, #6]
 80042c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d121      	bne.n	8004312 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	881b      	ldrh	r3, [r3, #0]
 80042de:	b29b      	uxth	r3, r3
 80042e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	461a      	mov	r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	441a      	add	r2, r3
 80042fa:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80042fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004302:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004306:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800430a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800430e:	b29b      	uxth	r3, r3
 8004310:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	e113      	b.n	800453e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d121      	bne.n	8004364 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	4413      	add	r3, r2
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	b29b      	uxth	r3, r3
 8004332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800433a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	441a      	add	r2, r3
 800434c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004350:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004354:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004358:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800435c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004360:	b29b      	uxth	r3, r3
 8004362:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800436a:	2b01      	cmp	r3, #1
 800436c:	f040 80be 	bne.w	80044ec <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	695a      	ldr	r2, [r3, #20]
 8004374:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004378:	441a      	add	r2, r3
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	69da      	ldr	r2, [r3, #28]
 8004382:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004386:	441a      	add	r2, r3
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	6a1a      	ldr	r2, [r3, #32]
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	429a      	cmp	r2, r3
 8004396:	d309      	bcc.n	80043ac <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	6a1a      	ldr	r2, [r3, #32]
 80043a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043a4:	1ad2      	subs	r2, r2, r3
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	621a      	str	r2, [r3, #32]
 80043aa:	e015      	b.n	80043d8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d107      	bne.n	80043c4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80043b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80043b8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80043c2:	e009      	b.n	80043d8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2200      	movs	r2, #0
 80043ce:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	785b      	ldrb	r3, [r3, #1]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d15f      	bne.n	80044a6 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	461a      	mov	r2, r3
 80043f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043fa:	4413      	add	r3, r2
 80043fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	00da      	lsls	r2, r3, #3
 8004404:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004406:	4413      	add	r3, r2
 8004408:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800440c:	667b      	str	r3, [r7, #100]	@ 0x64
 800440e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	b29b      	uxth	r3, r3
 8004414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004418:	b29a      	uxth	r2, r3
 800441a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800441c:	801a      	strh	r2, [r3, #0]
 800441e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10a      	bne.n	800443a <HAL_PCD_EP_DB_Transmit+0x76c>
 8004424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	b29b      	uxth	r3, r3
 800442a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800442e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004432:	b29a      	uxth	r2, r3
 8004434:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004436:	801a      	strh	r2, [r3, #0]
 8004438:	e04e      	b.n	80044d8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800443a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800443c:	2b3e      	cmp	r3, #62	@ 0x3e
 800443e:	d816      	bhi.n	800446e <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004440:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004442:	085b      	lsrs	r3, r3, #1
 8004444:	663b      	str	r3, [r7, #96]	@ 0x60
 8004446:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <HAL_PCD_EP_DB_Transmit+0x788>
 8004450:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004452:	3301      	adds	r3, #1
 8004454:	663b      	str	r3, [r7, #96]	@ 0x60
 8004456:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	b29a      	uxth	r2, r3
 800445c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800445e:	b29b      	uxth	r3, r3
 8004460:	029b      	lsls	r3, r3, #10
 8004462:	b29b      	uxth	r3, r3
 8004464:	4313      	orrs	r3, r2
 8004466:	b29a      	uxth	r2, r3
 8004468:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800446a:	801a      	strh	r2, [r3, #0]
 800446c:	e034      	b.n	80044d8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800446e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004470:	095b      	lsrs	r3, r3, #5
 8004472:	663b      	str	r3, [r7, #96]	@ 0x60
 8004474:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004476:	f003 031f 	and.w	r3, r3, #31
 800447a:	2b00      	cmp	r3, #0
 800447c:	d102      	bne.n	8004484 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800447e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004480:	3b01      	subs	r3, #1
 8004482:	663b      	str	r3, [r7, #96]	@ 0x60
 8004484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	b29a      	uxth	r2, r3
 800448a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800448c:	b29b      	uxth	r3, r3
 800448e:	029b      	lsls	r3, r3, #10
 8004490:	b29b      	uxth	r3, r3
 8004492:	4313      	orrs	r3, r2
 8004494:	b29b      	uxth	r3, r3
 8004496:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800449a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800449e:	b29a      	uxth	r2, r3
 80044a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044a2:	801a      	strh	r2, [r3, #0]
 80044a4:	e018      	b.n	80044d8 <HAL_PCD_EP_DB_Transmit+0x80a>
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	785b      	ldrb	r3, [r3, #1]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d114      	bne.n	80044d8 <HAL_PCD_EP_DB_Transmit+0x80a>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	461a      	mov	r2, r3
 80044ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044bc:	4413      	add	r3, r2
 80044be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	00da      	lsls	r2, r3, #3
 80044c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044c8:	4413      	add	r3, r2
 80044ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044d6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	6959      	ldr	r1, [r3, #20]
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	895a      	ldrh	r2, [r3, #10]
 80044e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	f004 f89b 	bl	8008622 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4413      	add	r3, r2
 80044fa:	881b      	ldrh	r3, [r3, #0]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004502:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004506:	82fb      	strh	r3, [r7, #22]
 8004508:	8afb      	ldrh	r3, [r7, #22]
 800450a:	f083 0310 	eor.w	r3, r3, #16
 800450e:	82fb      	strh	r3, [r7, #22]
 8004510:	8afb      	ldrh	r3, [r7, #22]
 8004512:	f083 0320 	eor.w	r3, r3, #32
 8004516:	82fb      	strh	r3, [r7, #22]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	461a      	mov	r2, r3
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	441a      	add	r2, r3
 8004526:	8afb      	ldrh	r3, [r7, #22]
 8004528:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800452c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004538:	b29b      	uxth	r3, r3
 800453a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3798      	adds	r7, #152	@ 0x98
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004546:	b480      	push	{r7}
 8004548:	b087      	sub	sp, #28
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	607b      	str	r3, [r7, #4]
 8004550:	460b      	mov	r3, r1
 8004552:	817b      	strh	r3, [r7, #10]
 8004554:	4613      	mov	r3, r2
 8004556:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004558:	897b      	ldrh	r3, [r7, #10]
 800455a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800455e:	b29b      	uxth	r3, r3
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00b      	beq.n	800457c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004564:	897b      	ldrh	r3, [r7, #10]
 8004566:	f003 0207 	and.w	r2, r3, #7
 800456a:	4613      	mov	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	3310      	adds	r3, #16
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4413      	add	r3, r2
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	e009      	b.n	8004590 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800457c:	897a      	ldrh	r2, [r7, #10]
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004590:	893b      	ldrh	r3, [r7, #8]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d107      	bne.n	80045a6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2200      	movs	r2, #0
 800459a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	b29a      	uxth	r2, r3
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	80da      	strh	r2, [r3, #6]
 80045a4:	e00b      	b.n	80045be <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2201      	movs	r2, #1
 80045aa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	0c1b      	lsrs	r3, r3, #16
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	371c      	adds	r7, #28
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	f043 0301 	orr.w	r3, r3, #1
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004604:	b29b      	uxth	r3, r3
 8004606:	f043 0302 	orr.w	r3, r3, #2
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d141      	bne.n	80046b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800462e:	4b4b      	ldr	r3, [pc, #300]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463a:	d131      	bne.n	80046a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800463c:	4b47      	ldr	r3, [pc, #284]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800463e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004642:	4a46      	ldr	r2, [pc, #280]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004648:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800464c:	4b43      	ldr	r3, [pc, #268]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004654:	4a41      	ldr	r2, [pc, #260]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004656:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800465a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800465c:	4b40      	ldr	r3, [pc, #256]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2232      	movs	r2, #50	@ 0x32
 8004662:	fb02 f303 	mul.w	r3, r2, r3
 8004666:	4a3f      	ldr	r2, [pc, #252]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004668:	fba2 2303 	umull	r2, r3, r2, r3
 800466c:	0c9b      	lsrs	r3, r3, #18
 800466e:	3301      	adds	r3, #1
 8004670:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004672:	e002      	b.n	800467a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3b01      	subs	r3, #1
 8004678:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800467a:	4b38      	ldr	r3, [pc, #224]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004686:	d102      	bne.n	800468e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1f2      	bne.n	8004674 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800468e:	4b33      	ldr	r3, [pc, #204]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469a:	d158      	bne.n	800474e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e057      	b.n	8004750 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046a0:	4b2e      	ldr	r3, [pc, #184]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046a6:	4a2d      	ldr	r2, [pc, #180]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046b0:	e04d      	b.n	800474e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b8:	d141      	bne.n	800473e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046ba:	4b28      	ldr	r3, [pc, #160]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c6:	d131      	bne.n	800472c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046c8:	4b24      	ldr	r3, [pc, #144]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ce:	4a23      	ldr	r2, [pc, #140]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046d8:	4b20      	ldr	r3, [pc, #128]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046e0:	4a1e      	ldr	r2, [pc, #120]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2232      	movs	r2, #50	@ 0x32
 80046ee:	fb02 f303 	mul.w	r3, r2, r3
 80046f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046f4:	fba2 2303 	umull	r2, r3, r2, r3
 80046f8:	0c9b      	lsrs	r3, r3, #18
 80046fa:	3301      	adds	r3, #1
 80046fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046fe:	e002      	b.n	8004706 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	3b01      	subs	r3, #1
 8004704:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004706:	4b15      	ldr	r3, [pc, #84]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800470e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004712:	d102      	bne.n	800471a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f2      	bne.n	8004700 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800471a:	4b10      	ldr	r3, [pc, #64]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004726:	d112      	bne.n	800474e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e011      	b.n	8004750 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800472c:	4b0b      	ldr	r3, [pc, #44]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800472e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004732:	4a0a      	ldr	r2, [pc, #40]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004738:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800473c:	e007      	b.n	800474e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800473e:	4b07      	ldr	r3, [pc, #28]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004746:	4a05      	ldr	r2, [pc, #20]	@ (800475c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004748:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800474c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr
 800475c:	40007000 	.word	0x40007000
 8004760:	20000000 	.word	0x20000000
 8004764:	431bde83 	.word	0x431bde83

08004768 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800476c:	4b05      	ldr	r3, [pc, #20]	@ (8004784 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	4a04      	ldr	r2, [pc, #16]	@ (8004784 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004776:	6093      	str	r3, [r2, #8]
}
 8004778:	bf00      	nop
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40007000 	.word	0x40007000

08004788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e2fe      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d075      	beq.n	8004892 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047a6:	4b97      	ldr	r3, [pc, #604]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 030c 	and.w	r3, r3, #12
 80047ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047b0:	4b94      	ldr	r3, [pc, #592]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f003 0303 	and.w	r3, r3, #3
 80047b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	2b0c      	cmp	r3, #12
 80047be:	d102      	bne.n	80047c6 <HAL_RCC_OscConfig+0x3e>
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2b03      	cmp	r3, #3
 80047c4:	d002      	beq.n	80047cc <HAL_RCC_OscConfig+0x44>
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d10b      	bne.n	80047e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047cc:	4b8d      	ldr	r3, [pc, #564]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d05b      	beq.n	8004890 <HAL_RCC_OscConfig+0x108>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d157      	bne.n	8004890 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e2d9      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ec:	d106      	bne.n	80047fc <HAL_RCC_OscConfig+0x74>
 80047ee:	4b85      	ldr	r3, [pc, #532]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a84      	ldr	r2, [pc, #528]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80047f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e01d      	b.n	8004838 <HAL_RCC_OscConfig+0xb0>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004804:	d10c      	bne.n	8004820 <HAL_RCC_OscConfig+0x98>
 8004806:	4b7f      	ldr	r3, [pc, #508]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800480c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	4b7c      	ldr	r3, [pc, #496]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a7b      	ldr	r2, [pc, #492]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	e00b      	b.n	8004838 <HAL_RCC_OscConfig+0xb0>
 8004820:	4b78      	ldr	r3, [pc, #480]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a77      	ldr	r2, [pc, #476]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800482a:	6013      	str	r3, [r2, #0]
 800482c:	4b75      	ldr	r3, [pc, #468]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a74      	ldr	r2, [pc, #464]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d013      	beq.n	8004868 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7fc feb2 	bl	80015a8 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004848:	f7fc feae 	bl	80015a8 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b64      	cmp	r3, #100	@ 0x64
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e29e      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800485a:	4b6a      	ldr	r3, [pc, #424]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0f0      	beq.n	8004848 <HAL_RCC_OscConfig+0xc0>
 8004866:	e014      	b.n	8004892 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004868:	f7fc fe9e 	bl	80015a8 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004870:	f7fc fe9a 	bl	80015a8 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b64      	cmp	r3, #100	@ 0x64
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e28a      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004882:	4b60      	ldr	r3, [pc, #384]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0xe8>
 800488e:	e000      	b.n	8004892 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d075      	beq.n	800498a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800489e:	4b59      	ldr	r3, [pc, #356]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 030c 	and.w	r3, r3, #12
 80048a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048a8:	4b56      	ldr	r3, [pc, #344]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b0c      	cmp	r3, #12
 80048b6:	d102      	bne.n	80048be <HAL_RCC_OscConfig+0x136>
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d002      	beq.n	80048c4 <HAL_RCC_OscConfig+0x13c>
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d11f      	bne.n	8004904 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048c4:	4b4f      	ldr	r3, [pc, #316]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d005      	beq.n	80048dc <HAL_RCC_OscConfig+0x154>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e25d      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048dc:	4b49      	ldr	r3, [pc, #292]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	061b      	lsls	r3, r3, #24
 80048ea:	4946      	ldr	r1, [pc, #280]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048f0:	4b45      	ldr	r3, [pc, #276]	@ (8004a08 <HAL_RCC_OscConfig+0x280>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fc fd1f 	bl	8001338 <HAL_InitTick>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d043      	beq.n	8004988 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e249      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d023      	beq.n	8004954 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800490c:	4b3d      	ldr	r3, [pc, #244]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a3c      	ldr	r2, [pc, #240]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004912:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004918:	f7fc fe46 	bl	80015a8 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004920:	f7fc fe42 	bl	80015a8 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e232      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004932:	4b34      	ldr	r3, [pc, #208]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0f0      	beq.n	8004920 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800493e:	4b31      	ldr	r3, [pc, #196]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	061b      	lsls	r3, r3, #24
 800494c:	492d      	ldr	r1, [pc, #180]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800494e:	4313      	orrs	r3, r2
 8004950:	604b      	str	r3, [r1, #4]
 8004952:	e01a      	b.n	800498a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004954:	4b2b      	ldr	r3, [pc, #172]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a2a      	ldr	r2, [pc, #168]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800495a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800495e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004960:	f7fc fe22 	bl	80015a8 <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004968:	f7fc fe1e 	bl	80015a8 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e20e      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800497a:	4b22      	ldr	r3, [pc, #136]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f0      	bne.n	8004968 <HAL_RCC_OscConfig+0x1e0>
 8004986:	e000      	b.n	800498a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004988:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d041      	beq.n	8004a1a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d01c      	beq.n	80049d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800499e:	4b19      	ldr	r3, [pc, #100]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80049a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049a4:	4a17      	ldr	r2, [pc, #92]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80049a6:	f043 0301 	orr.w	r3, r3, #1
 80049aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ae:	f7fc fdfb 	bl	80015a8 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b6:	f7fc fdf7 	bl	80015a8 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e1e7      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80049ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0ef      	beq.n	80049b6 <HAL_RCC_OscConfig+0x22e>
 80049d6:	e020      	b.n	8004a1a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80049da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049de:	4a09      	ldr	r2, [pc, #36]	@ (8004a04 <HAL_RCC_OscConfig+0x27c>)
 80049e0:	f023 0301 	bic.w	r3, r3, #1
 80049e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e8:	f7fc fdde 	bl	80015a8 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ee:	e00d      	b.n	8004a0c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f0:	f7fc fdda 	bl	80015a8 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d906      	bls.n	8004a0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e1ca      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a0c:	4b8c      	ldr	r3, [pc, #560]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1ea      	bne.n	80049f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 80a6 	beq.w	8004b74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a2c:	4b84      	ldr	r3, [pc, #528]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_RCC_OscConfig+0x2b4>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_RCC_OscConfig+0x2b6>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00d      	beq.n	8004a5e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a42:	4b7f      	ldr	r3, [pc, #508]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a46:	4a7e      	ldr	r2, [pc, #504]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a4e:	4b7c      	ldr	r3, [pc, #496]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a5e:	4b79      	ldr	r3, [pc, #484]	@ (8004c44 <HAL_RCC_OscConfig+0x4bc>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d118      	bne.n	8004a9c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a6a:	4b76      	ldr	r3, [pc, #472]	@ (8004c44 <HAL_RCC_OscConfig+0x4bc>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a75      	ldr	r2, [pc, #468]	@ (8004c44 <HAL_RCC_OscConfig+0x4bc>)
 8004a70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a76:	f7fc fd97 	bl	80015a8 <HAL_GetTick>
 8004a7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a7c:	e008      	b.n	8004a90 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a7e:	f7fc fd93 	bl	80015a8 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d901      	bls.n	8004a90 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e183      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a90:	4b6c      	ldr	r3, [pc, #432]	@ (8004c44 <HAL_RCC_OscConfig+0x4bc>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d0f0      	beq.n	8004a7e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d108      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x32e>
 8004aa4:	4b66      	ldr	r3, [pc, #408]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aaa:	4a65      	ldr	r2, [pc, #404]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ab4:	e024      	b.n	8004b00 <HAL_RCC_OscConfig+0x378>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b05      	cmp	r3, #5
 8004abc:	d110      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x358>
 8004abe:	4b60      	ldr	r3, [pc, #384]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac4:	4a5e      	ldr	r2, [pc, #376]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ac6:	f043 0304 	orr.w	r3, r3, #4
 8004aca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ace:	4b5c      	ldr	r3, [pc, #368]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad4:	4a5a      	ldr	r2, [pc, #360]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ade:	e00f      	b.n	8004b00 <HAL_RCC_OscConfig+0x378>
 8004ae0:	4b57      	ldr	r3, [pc, #348]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae6:	4a56      	ldr	r2, [pc, #344]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004af0:	4b53      	ldr	r3, [pc, #332]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af6:	4a52      	ldr	r2, [pc, #328]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004af8:	f023 0304 	bic.w	r3, r3, #4
 8004afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d016      	beq.n	8004b36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b08:	f7fc fd4e 	bl	80015a8 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b0e:	e00a      	b.n	8004b26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b10:	f7fc fd4a 	bl	80015a8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e138      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b26:	4b46      	ldr	r3, [pc, #280]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0ed      	beq.n	8004b10 <HAL_RCC_OscConfig+0x388>
 8004b34:	e015      	b.n	8004b62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b36:	f7fc fd37 	bl	80015a8 <HAL_GetTick>
 8004b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b3c:	e00a      	b.n	8004b54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b3e:	f7fc fd33 	bl	80015a8 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e121      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b54:	4b3a      	ldr	r3, [pc, #232]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1ed      	bne.n	8004b3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b62:	7ffb      	ldrb	r3, [r7, #31]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d105      	bne.n	8004b74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b68:	4b35      	ldr	r3, [pc, #212]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6c:	4a34      	ldr	r2, [pc, #208]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0320 	and.w	r3, r3, #32
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d03c      	beq.n	8004bfa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01c      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b88:	4b2d      	ldr	r3, [pc, #180]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b98:	f7fc fd06 	bl	80015a8 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ba0:	f7fc fd02 	bl	80015a8 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e0f2      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bb2:	4b23      	ldr	r3, [pc, #140]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004bb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0ef      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x418>
 8004bc0:	e01b      	b.n	8004bfa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004bc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd2:	f7fc fce9 	bl	80015a8 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bda:	f7fc fce5 	bl	80015a8 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e0d5      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bec:	4b14      	ldr	r3, [pc, #80]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004bee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1ef      	bne.n	8004bda <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 80c9 	beq.w	8004d96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c04:	4b0e      	ldr	r3, [pc, #56]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 030c 	and.w	r3, r3, #12
 8004c0c:	2b0c      	cmp	r3, #12
 8004c0e:	f000 8083 	beq.w	8004d18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d15e      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c1a:	4b09      	ldr	r3, [pc, #36]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a08      	ldr	r2, [pc, #32]	@ (8004c40 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c26:	f7fc fcbf 	bl	80015a8 <HAL_GetTick>
 8004c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c2c:	e00c      	b.n	8004c48 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c2e:	f7fc fcbb 	bl	80015a8 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d905      	bls.n	8004c48 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e0ab      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
 8004c40:	40021000 	.word	0x40021000
 8004c44:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c48:	4b55      	ldr	r3, [pc, #340]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1ec      	bne.n	8004c2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c54:	4b52      	ldr	r3, [pc, #328]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004c56:	68da      	ldr	r2, [r3, #12]
 8004c58:	4b52      	ldr	r3, [pc, #328]	@ (8004da4 <HAL_RCC_OscConfig+0x61c>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6a11      	ldr	r1, [r2, #32]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c64:	3a01      	subs	r2, #1
 8004c66:	0112      	lsls	r2, r2, #4
 8004c68:	4311      	orrs	r1, r2
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c6e:	0212      	lsls	r2, r2, #8
 8004c70:	4311      	orrs	r1, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c76:	0852      	lsrs	r2, r2, #1
 8004c78:	3a01      	subs	r2, #1
 8004c7a:	0552      	lsls	r2, r2, #21
 8004c7c:	4311      	orrs	r1, r2
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c82:	0852      	lsrs	r2, r2, #1
 8004c84:	3a01      	subs	r2, #1
 8004c86:	0652      	lsls	r2, r2, #25
 8004c88:	4311      	orrs	r1, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c8e:	06d2      	lsls	r2, r2, #27
 8004c90:	430a      	orrs	r2, r1
 8004c92:	4943      	ldr	r1, [pc, #268]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c98:	4b41      	ldr	r3, [pc, #260]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a40      	ldr	r2, [pc, #256]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004c9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ca2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ca4:	4b3e      	ldr	r3, [pc, #248]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fc fc7a 	bl	80015a8 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb8:	f7fc fc76 	bl	80015a8 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e066      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cca:	4b35      	ldr	r3, [pc, #212]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0f0      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x530>
 8004cd6:	e05e      	b.n	8004d96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cd8:	4b31      	ldr	r3, [pc, #196]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a30      	ldr	r2, [pc, #192]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004cde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce4:	f7fc fc60 	bl	80015a8 <HAL_GetTick>
 8004ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cea:	e008      	b.n	8004cfe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cec:	f7fc fc5c 	bl	80015a8 <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e04c      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cfe:	4b28      	ldr	r3, [pc, #160]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1f0      	bne.n	8004cec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d0a:	4b25      	ldr	r3, [pc, #148]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	4924      	ldr	r1, [pc, #144]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004d10:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <HAL_RCC_OscConfig+0x620>)
 8004d12:	4013      	ands	r3, r2
 8004d14:	60cb      	str	r3, [r1, #12]
 8004d16:	e03e      	b.n	8004d96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d101      	bne.n	8004d24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e039      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004d24:	4b1e      	ldr	r3, [pc, #120]	@ (8004da0 <HAL_RCC_OscConfig+0x618>)
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f003 0203 	and.w	r2, r3, #3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d12c      	bne.n	8004d92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	3b01      	subs	r3, #1
 8004d44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d123      	bne.n	8004d92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d11b      	bne.n	8004d92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d113      	bne.n	8004d92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d74:	085b      	lsrs	r3, r3, #1
 8004d76:	3b01      	subs	r3, #1
 8004d78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d109      	bne.n	8004d92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d88:	085b      	lsrs	r3, r3, #1
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d001      	beq.n	8004d96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3720      	adds	r7, #32
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40021000 	.word	0x40021000
 8004da4:	019f800c 	.word	0x019f800c
 8004da8:	feeefffc 	.word	0xfeeefffc

08004dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004db6:	2300      	movs	r3, #0
 8004db8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e11e      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc4:	4b91      	ldr	r3, [pc, #580]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 030f 	and.w	r3, r3, #15
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d910      	bls.n	8004df4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd2:	4b8e      	ldr	r3, [pc, #568]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 020f 	bic.w	r2, r3, #15
 8004dda:	498c      	ldr	r1, [pc, #560]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b8a      	ldr	r3, [pc, #552]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e106      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d073      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d129      	bne.n	8004e5c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e08:	4b81      	ldr	r3, [pc, #516]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0f4      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004e18:	f000 f9d0 	bl	80051bc <RCC_GetSysClockFreqFromPLLSource>
 8004e1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4a7c      	ldr	r2, [pc, #496]	@ (8005014 <HAL_RCC_ClockConfig+0x268>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d93f      	bls.n	8004ea6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e26:	4b7a      	ldr	r3, [pc, #488]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d009      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d033      	beq.n	8004ea6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d12f      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e46:	4b72      	ldr	r3, [pc, #456]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e4e:	4a70      	ldr	r2, [pc, #448]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e56:	2380      	movs	r3, #128	@ 0x80
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	e024      	b.n	8004ea6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d107      	bne.n	8004e74 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e64:	4b6a      	ldr	r3, [pc, #424]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d109      	bne.n	8004e84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e0c6      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e74:	4b66      	ldr	r3, [pc, #408]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e0be      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e84:	f000 f8ce 	bl	8005024 <HAL_RCC_GetSysClockFreq>
 8004e88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	4a61      	ldr	r2, [pc, #388]	@ (8005014 <HAL_RCC_ClockConfig+0x268>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d909      	bls.n	8004ea6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e92:	4b5f      	ldr	r3, [pc, #380]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e9a:	4a5d      	ldr	r2, [pc, #372]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004ea2:	2380      	movs	r3, #128	@ 0x80
 8004ea4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ea6:	4b5a      	ldr	r3, [pc, #360]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f023 0203 	bic.w	r2, r3, #3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	4957      	ldr	r1, [pc, #348]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb8:	f7fc fb76 	bl	80015a8 <HAL_GetTick>
 8004ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec0:	f7fc fb72 	bl	80015a8 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e095      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed6:	4b4e      	ldr	r3, [pc, #312]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 020c 	and.w	r2, r3, #12
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d1eb      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d023      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f00:	4b43      	ldr	r3, [pc, #268]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	4a42      	ldr	r2, [pc, #264]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0308 	and.w	r3, r3, #8
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d007      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004f18:	4b3d      	ldr	r3, [pc, #244]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f20:	4a3b      	ldr	r2, [pc, #236]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f28:	4b39      	ldr	r3, [pc, #228]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	4936      	ldr	r1, [pc, #216]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	608b      	str	r3, [r1, #8]
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2b80      	cmp	r3, #128	@ 0x80
 8004f40:	d105      	bne.n	8004f4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f42:	4b33      	ldr	r3, [pc, #204]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	4a32      	ldr	r2, [pc, #200]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004f48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f4e:	4b2f      	ldr	r3, [pc, #188]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d21d      	bcs.n	8004f98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f023 020f 	bic.w	r2, r3, #15
 8004f64:	4929      	ldr	r1, [pc, #164]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f6c:	f7fc fb1c 	bl	80015a8 <HAL_GetTick>
 8004f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f72:	e00a      	b.n	8004f8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f74:	f7fc fb18 	bl	80015a8 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e03b      	b.n	8005002 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8a:	4b20      	ldr	r3, [pc, #128]	@ (800500c <HAL_RCC_ClockConfig+0x260>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d1ed      	bne.n	8004f74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0304 	and.w	r3, r3, #4
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	4917      	ldr	r1, [pc, #92]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d009      	beq.n	8004fd6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fc2:	4b13      	ldr	r3, [pc, #76]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	490f      	ldr	r1, [pc, #60]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fd6:	f000 f825 	bl	8005024 <HAL_RCC_GetSysClockFreq>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8005010 <HAL_RCC_ClockConfig+0x264>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	091b      	lsrs	r3, r3, #4
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	490c      	ldr	r1, [pc, #48]	@ (8005018 <HAL_RCC_ClockConfig+0x26c>)
 8004fe8:	5ccb      	ldrb	r3, [r1, r3]
 8004fea:	f003 031f 	and.w	r3, r3, #31
 8004fee:	fa22 f303 	lsr.w	r3, r2, r3
 8004ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800501c <HAL_RCC_ClockConfig+0x270>)
 8004ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8005020 <HAL_RCC_ClockConfig+0x274>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fc f99c 	bl	8001338 <HAL_InitTick>
 8005000:	4603      	mov	r3, r0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3718      	adds	r7, #24
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	40022000 	.word	0x40022000
 8005010:	40021000 	.word	0x40021000
 8005014:	04c4b400 	.word	0x04c4b400
 8005018:	0800ec9c 	.word	0x0800ec9c
 800501c:	20000000 	.word	0x20000000
 8005020:	20000004 	.word	0x20000004

08005024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800502a:	4b2c      	ldr	r3, [pc, #176]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b04      	cmp	r3, #4
 8005034:	d102      	bne.n	800503c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005036:	4b2a      	ldr	r3, [pc, #168]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005038:	613b      	str	r3, [r7, #16]
 800503a:	e047      	b.n	80050cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800503c:	4b27      	ldr	r3, [pc, #156]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f003 030c 	and.w	r3, r3, #12
 8005044:	2b08      	cmp	r3, #8
 8005046:	d102      	bne.n	800504e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005048:	4b26      	ldr	r3, [pc, #152]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800504a:	613b      	str	r3, [r7, #16]
 800504c:	e03e      	b.n	80050cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800504e:	4b23      	ldr	r3, [pc, #140]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b0c      	cmp	r3, #12
 8005058:	d136      	bne.n	80050c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800505a:	4b20      	ldr	r3, [pc, #128]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005064:	4b1d      	ldr	r3, [pc, #116]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	091b      	lsrs	r3, r3, #4
 800506a:	f003 030f 	and.w	r3, r3, #15
 800506e:	3301      	adds	r3, #1
 8005070:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2b03      	cmp	r3, #3
 8005076:	d10c      	bne.n	8005092 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005078:	4a1a      	ldr	r2, [pc, #104]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005080:	4a16      	ldr	r2, [pc, #88]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005082:	68d2      	ldr	r2, [r2, #12]
 8005084:	0a12      	lsrs	r2, r2, #8
 8005086:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800508a:	fb02 f303 	mul.w	r3, r2, r3
 800508e:	617b      	str	r3, [r7, #20]
      break;
 8005090:	e00c      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005092:	4a13      	ldr	r2, [pc, #76]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	fbb2 f3f3 	udiv	r3, r2, r3
 800509a:	4a10      	ldr	r2, [pc, #64]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800509c:	68d2      	ldr	r2, [r2, #12]
 800509e:	0a12      	lsrs	r2, r2, #8
 80050a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	617b      	str	r3, [r7, #20]
      break;
 80050aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050ac:	4b0b      	ldr	r3, [pc, #44]	@ (80050dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	0e5b      	lsrs	r3, r3, #25
 80050b2:	f003 0303 	and.w	r3, r3, #3
 80050b6:	3301      	adds	r3, #1
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c4:	613b      	str	r3, [r7, #16]
 80050c6:	e001      	b.n	80050cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80050cc:	693b      	ldr	r3, [r7, #16]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40021000 	.word	0x40021000
 80050e0:	00f42400 	.word	0x00f42400
 80050e4:	007a1200 	.word	0x007a1200

080050e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050ec:	4b03      	ldr	r3, [pc, #12]	@ (80050fc <HAL_RCC_GetHCLKFreq+0x14>)
 80050ee:	681b      	ldr	r3, [r3, #0]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	20000000 	.word	0x20000000

08005100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005104:	f7ff fff0 	bl	80050e8 <HAL_RCC_GetHCLKFreq>
 8005108:	4602      	mov	r2, r0
 800510a:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <HAL_RCC_GetPCLK1Freq+0x24>)
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	0a1b      	lsrs	r3, r3, #8
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	4904      	ldr	r1, [pc, #16]	@ (8005128 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005116:	5ccb      	ldrb	r3, [r1, r3]
 8005118:	f003 031f 	and.w	r3, r3, #31
 800511c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005120:	4618      	mov	r0, r3
 8005122:	bd80      	pop	{r7, pc}
 8005124:	40021000 	.word	0x40021000
 8005128:	0800ecac 	.word	0x0800ecac

0800512c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005130:	f7ff ffda 	bl	80050e8 <HAL_RCC_GetHCLKFreq>
 8005134:	4602      	mov	r2, r0
 8005136:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	0adb      	lsrs	r3, r3, #11
 800513c:	f003 0307 	and.w	r3, r3, #7
 8005140:	4904      	ldr	r1, [pc, #16]	@ (8005154 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005142:	5ccb      	ldrb	r3, [r1, r3]
 8005144:	f003 031f 	and.w	r3, r3, #31
 8005148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800514c:	4618      	mov	r0, r3
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40021000 	.word	0x40021000
 8005154:	0800ecac 	.word	0x0800ecac

08005158 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	220f      	movs	r2, #15
 8005166:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005168:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <HAL_RCC_GetClockConfig+0x5c>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 0203 	and.w	r2, r3, #3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005174:	4b0f      	ldr	r3, [pc, #60]	@ (80051b4 <HAL_RCC_GetClockConfig+0x5c>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005180:	4b0c      	ldr	r3, [pc, #48]	@ (80051b4 <HAL_RCC_GetClockConfig+0x5c>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800518c:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <HAL_RCC_GetClockConfig+0x5c>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	08db      	lsrs	r3, r3, #3
 8005192:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800519a:	4b07      	ldr	r3, [pc, #28]	@ (80051b8 <HAL_RCC_GetClockConfig+0x60>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 020f 	and.w	r2, r3, #15
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	601a      	str	r2, [r3, #0]
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40021000 	.word	0x40021000
 80051b8:	40022000 	.word	0x40022000

080051bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051c2:	4b1e      	ldr	r3, [pc, #120]	@ (800523c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051cc:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	f003 030f 	and.w	r3, r3, #15
 80051d6:	3301      	adds	r3, #1
 80051d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	2b03      	cmp	r3, #3
 80051de:	d10c      	bne.n	80051fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051e0:	4a17      	ldr	r2, [pc, #92]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e8:	4a14      	ldr	r2, [pc, #80]	@ (800523c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051ea:	68d2      	ldr	r2, [r2, #12]
 80051ec:	0a12      	lsrs	r2, r2, #8
 80051ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051f2:	fb02 f303 	mul.w	r3, r2, r3
 80051f6:	617b      	str	r3, [r7, #20]
    break;
 80051f8:	e00c      	b.n	8005214 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051fa:	4a12      	ldr	r2, [pc, #72]	@ (8005244 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005202:	4a0e      	ldr	r2, [pc, #56]	@ (800523c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005204:	68d2      	ldr	r2, [r2, #12]
 8005206:	0a12      	lsrs	r2, r2, #8
 8005208:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800520c:	fb02 f303 	mul.w	r3, r2, r3
 8005210:	617b      	str	r3, [r7, #20]
    break;
 8005212:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005214:	4b09      	ldr	r3, [pc, #36]	@ (800523c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	0e5b      	lsrs	r3, r3, #25
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	3301      	adds	r3, #1
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	fbb2 f3f3 	udiv	r3, r2, r3
 800522c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800522e:	687b      	ldr	r3, [r7, #4]
}
 8005230:	4618      	mov	r0, r3
 8005232:	371c      	adds	r7, #28
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	40021000 	.word	0x40021000
 8005240:	007a1200 	.word	0x007a1200
 8005244:	00f42400 	.word	0x00f42400

08005248 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005250:	2300      	movs	r3, #0
 8005252:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005254:	2300      	movs	r3, #0
 8005256:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 8098 	beq.w	8005396 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005266:	2300      	movs	r3, #0
 8005268:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800526a:	4b43      	ldr	r3, [pc, #268]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800526c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10d      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005276:	4b40      	ldr	r3, [pc, #256]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527a:	4a3f      	ldr	r2, [pc, #252]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800527c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005280:	6593      	str	r3, [r2, #88]	@ 0x58
 8005282:	4b3d      	ldr	r3, [pc, #244]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800528e:	2301      	movs	r3, #1
 8005290:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005292:	4b3a      	ldr	r3, [pc, #232]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a39      	ldr	r2, [pc, #228]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800529c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800529e:	f7fc f983 	bl	80015a8 <HAL_GetTick>
 80052a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052a4:	e009      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a6:	f7fc f97f 	bl	80015a8 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d902      	bls.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	74fb      	strb	r3, [r7, #19]
        break;
 80052b8:	e005      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052ba:	4b30      	ldr	r3, [pc, #192]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d0ef      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80052c6:	7cfb      	ldrb	r3, [r7, #19]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d159      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d01e      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d019      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052e8:	4b23      	ldr	r3, [pc, #140]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052f4:	4b20      	ldr	r3, [pc, #128]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fa:	4a1f      	ldr	r2, [pc, #124]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005300:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005304:	4b1c      	ldr	r3, [pc, #112]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800530a:	4a1b      	ldr	r2, [pc, #108]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800530c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005314:	4a18      	ldr	r2, [pc, #96]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d016      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005326:	f7fc f93f 	bl	80015a8 <HAL_GetTick>
 800532a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800532c:	e00b      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800532e:	f7fc f93b 	bl	80015a8 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800533c:	4293      	cmp	r3, r2
 800533e:	d902      	bls.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	74fb      	strb	r3, [r7, #19]
            break;
 8005344:	e006      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005346:	4b0c      	ldr	r3, [pc, #48]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d0ec      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005354:	7cfb      	ldrb	r3, [r7, #19]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10b      	bne.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800535a:	4b07      	ldr	r3, [pc, #28]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800535c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005360:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005368:	4903      	ldr	r1, [pc, #12]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005370:	e008      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005372:	7cfb      	ldrb	r3, [r7, #19]
 8005374:	74bb      	strb	r3, [r7, #18]
 8005376:	e005      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005378:	40021000 	.word	0x40021000
 800537c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005380:	7cfb      	ldrb	r3, [r7, #19]
 8005382:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005384:	7c7b      	ldrb	r3, [r7, #17]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d105      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538a:	4ba7      	ldr	r3, [pc, #668]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800538c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538e:	4aa6      	ldr	r2, [pc, #664]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005390:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005394:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00a      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053a2:	4ba1      	ldr	r3, [pc, #644]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a8:	f023 0203 	bic.w	r2, r3, #3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	499d      	ldr	r1, [pc, #628]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00a      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053c4:	4b98      	ldr	r3, [pc, #608]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ca:	f023 020c 	bic.w	r2, r3, #12
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	4995      	ldr	r1, [pc, #596]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053e6:	4b90      	ldr	r3, [pc, #576]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	498c      	ldr	r1, [pc, #560]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0308 	and.w	r3, r3, #8
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00a      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005408:	4b87      	ldr	r3, [pc, #540]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	4984      	ldr	r1, [pc, #528]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800542a:	4b7f      	ldr	r3, [pc, #508]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800542c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005430:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	497b      	ldr	r1, [pc, #492]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543a:	4313      	orrs	r3, r2
 800543c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0320 	and.w	r3, r3, #32
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00a      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800544c:	4b76      	ldr	r3, [pc, #472]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005452:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	4973      	ldr	r1, [pc, #460]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545c:	4313      	orrs	r3, r2
 800545e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800546e:	4b6e      	ldr	r3, [pc, #440]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005474:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	496a      	ldr	r1, [pc, #424]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547e:	4313      	orrs	r3, r2
 8005480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005490:	4b65      	ldr	r3, [pc, #404]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005496:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	4962      	ldr	r1, [pc, #392]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054b2:	4b5d      	ldr	r3, [pc, #372]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c0:	4959      	ldr	r1, [pc, #356]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00a      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054d4:	4b54      	ldr	r3, [pc, #336]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054da:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e2:	4951      	ldr	r1, [pc, #324]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d015      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005504:	4948      	ldr	r1, [pc, #288]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005514:	d105      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005516:	4b44      	ldr	r3, [pc, #272]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	4a43      	ldr	r2, [pc, #268]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800551c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005520:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800552a:	2b00      	cmp	r3, #0
 800552c:	d015      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800552e:	4b3e      	ldr	r3, [pc, #248]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005534:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553c:	493a      	ldr	r1, [pc, #232]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800553e:	4313      	orrs	r3, r2
 8005540:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005548:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800554c:	d105      	bne.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800554e:	4b36      	ldr	r3, [pc, #216]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	4a35      	ldr	r2, [pc, #212]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005554:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005558:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d015      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005566:	4b30      	ldr	r3, [pc, #192]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800556c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005574:	492c      	ldr	r1, [pc, #176]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005576:	4313      	orrs	r3, r2
 8005578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005584:	d105      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005586:	4b28      	ldr	r3, [pc, #160]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	4a27      	ldr	r2, [pc, #156]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800558c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005590:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d015      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800559e:	4b22      	ldr	r3, [pc, #136]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ac:	491e      	ldr	r1, [pc, #120]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055bc:	d105      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055be:	4b1a      	ldr	r3, [pc, #104]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	4a19      	ldr	r2, [pc, #100]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055c8:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d015      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055d6:	4b14      	ldr	r3, [pc, #80]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e4:	4910      	ldr	r1, [pc, #64]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055f4:	d105      	bne.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	4a0b      	ldr	r2, [pc, #44]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005600:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d018      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800560e:	4b06      	ldr	r3, [pc, #24]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005614:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561c:	4902      	ldr	r1, [pc, #8]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800561e:	4313      	orrs	r3, r2
 8005620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	e001      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005628:	40021000 	.word	0x40021000
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005632:	d105      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005634:	4b21      	ldr	r3, [pc, #132]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	4a20      	ldr	r2, [pc, #128]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800563a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800563e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d015      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800564c:	4b1b      	ldr	r3, [pc, #108]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565a:	4918      	ldr	r1, [pc, #96]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566a:	d105      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800566c:	4b13      	ldr	r3, [pc, #76]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4a12      	ldr	r2, [pc, #72]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005676:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d015      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005684:	4b0d      	ldr	r3, [pc, #52]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005686:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800568a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005692:	490a      	ldr	r1, [pc, #40]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005694:	4313      	orrs	r3, r2
 8005696:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800569e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056a2:	d105      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a4:	4b05      	ldr	r3, [pc, #20]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	4a04      	ldr	r2, [pc, #16]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80056aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80056b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	40021000 	.word	0x40021000

080056c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e049      	b.n	8005766 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f841 	bl	800576e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	3304      	adds	r3, #4
 80056fc:	4619      	mov	r1, r3
 80056fe:	4610      	mov	r0, r2
 8005700:	f000 fa28 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800576e:	b480      	push	{r7}
 8005770:	b083      	sub	sp, #12
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
	...

08005784 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b01      	cmp	r3, #1
 8005796:	d001      	beq.n	800579c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e04f      	b.n	800583c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f042 0201 	orr.w	r2, r2, #1
 80057b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a23      	ldr	r2, [pc, #140]	@ (8005848 <HAL_TIM_Base_Start_IT+0xc4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d01d      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057c6:	d018      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a1f      	ldr	r2, [pc, #124]	@ (800584c <HAL_TIM_Base_Start_IT+0xc8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d013      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_TIM_Base_Start_IT+0xcc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00e      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005854 <HAL_TIM_Base_Start_IT+0xd0>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d009      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005858 <HAL_TIM_Base_Start_IT+0xd4>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d004      	beq.n	80057fa <HAL_TIM_Base_Start_IT+0x76>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a19      	ldr	r2, [pc, #100]	@ (800585c <HAL_TIM_Base_Start_IT+0xd8>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d115      	bne.n	8005826 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	689a      	ldr	r2, [r3, #8]
 8005800:	4b17      	ldr	r3, [pc, #92]	@ (8005860 <HAL_TIM_Base_Start_IT+0xdc>)
 8005802:	4013      	ands	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2b06      	cmp	r3, #6
 800580a:	d015      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0xb4>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005812:	d011      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0201 	orr.w	r2, r2, #1
 8005822:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005824:	e008      	b.n	8005838 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f042 0201 	orr.w	r2, r2, #1
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	e000      	b.n	800583a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005838:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3714      	adds	r7, #20
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr
 8005848:	40012c00 	.word	0x40012c00
 800584c:	40000400 	.word	0x40000400
 8005850:	40000800 	.word	0x40000800
 8005854:	40013400 	.word	0x40013400
 8005858:	40014000 	.word	0x40014000
 800585c:	40015000 	.word	0x40015000
 8005860:	00010007 	.word	0x00010007

08005864 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d020      	beq.n	80058c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01b      	beq.n	80058c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0202 	mvn.w	r2, #2
 8005898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f003 0303 	and.w	r3, r3, #3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f931 	bl	8005b16 <HAL_TIM_IC_CaptureCallback>
 80058b4:	e005      	b.n	80058c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f923 	bl	8005b02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f934 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d020      	beq.n	8005914 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d01b      	beq.n	8005914 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f06f 0204 	mvn.w	r2, #4
 80058e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2202      	movs	r2, #2
 80058ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f90b 	bl	8005b16 <HAL_TIM_IC_CaptureCallback>
 8005900:	e005      	b.n	800590e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f8fd 	bl	8005b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f90e 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d020      	beq.n	8005960 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b00      	cmp	r3, #0
 8005926:	d01b      	beq.n	8005960 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f06f 0208 	mvn.w	r2, #8
 8005930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2204      	movs	r2, #4
 8005936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	f003 0303 	and.w	r3, r3, #3
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f8e5 	bl	8005b16 <HAL_TIM_IC_CaptureCallback>
 800594c:	e005      	b.n	800595a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 f8d7 	bl	8005b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f8e8 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	2b00      	cmp	r3, #0
 8005968:	d020      	beq.n	80059ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f003 0310 	and.w	r3, r3, #16
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01b      	beq.n	80059ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f06f 0210 	mvn.w	r2, #16
 800597c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2208      	movs	r2, #8
 8005982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f8bf 	bl	8005b16 <HAL_TIM_IC_CaptureCallback>
 8005998:	e005      	b.n	80059a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f8b1 	bl	8005b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f8c2 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00c      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0201 	mvn.w	r2, #1
 80059c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7fb fb66 	bl	800109c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d104      	bne.n	80059e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00c      	beq.n	80059fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80059f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f95f 	bl	8005cbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00c      	beq.n	8005a22 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d007      	beq.n	8005a22 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f957 	bl	8005cd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00c      	beq.n	8005a46 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d007      	beq.n	8005a46 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f87c 	bl	8005b3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	f003 0320 	and.w	r3, r3, #32
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00c      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f06f 0220 	mvn.w	r2, #32
 8005a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f91f 	bl	8005ca8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00c      	beq.n	8005a8e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f92b 	bl	8005ce4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00c      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d007      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f923 	bl	8005cf8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00c      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f91b 	bl	8005d0c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00c      	beq.n	8005afa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d007      	beq.n	8005afa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f913 	bl	8005d20 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005afa:	bf00      	nop
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b083      	sub	sp, #12
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr

08005b16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b16:	b480      	push	{r7}
 8005b18:	b083      	sub	sp, #12
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b1e:	bf00      	nop
 8005b20:	370c      	adds	r7, #12
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b083      	sub	sp, #12
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b32:	bf00      	nop
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
	...

08005b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a48      	ldr	r2, [pc, #288]	@ (8005c88 <TIM_Base_SetConfig+0x134>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b72:	d00f      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a45      	ldr	r2, [pc, #276]	@ (8005c8c <TIM_Base_SetConfig+0x138>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00b      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a44      	ldr	r2, [pc, #272]	@ (8005c90 <TIM_Base_SetConfig+0x13c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a43      	ldr	r2, [pc, #268]	@ (8005c94 <TIM_Base_SetConfig+0x140>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a42      	ldr	r2, [pc, #264]	@ (8005c98 <TIM_Base_SetConfig+0x144>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d108      	bne.n	8005ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a37      	ldr	r2, [pc, #220]	@ (8005c88 <TIM_Base_SetConfig+0x134>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d01f      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bb4:	d01b      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a34      	ldr	r2, [pc, #208]	@ (8005c8c <TIM_Base_SetConfig+0x138>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d017      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a33      	ldr	r2, [pc, #204]	@ (8005c90 <TIM_Base_SetConfig+0x13c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d013      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a32      	ldr	r2, [pc, #200]	@ (8005c94 <TIM_Base_SetConfig+0x140>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00f      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a32      	ldr	r2, [pc, #200]	@ (8005c9c <TIM_Base_SetConfig+0x148>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00b      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a31      	ldr	r2, [pc, #196]	@ (8005ca0 <TIM_Base_SetConfig+0x14c>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d007      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a30      	ldr	r2, [pc, #192]	@ (8005ca4 <TIM_Base_SetConfig+0x150>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d003      	beq.n	8005bee <TIM_Base_SetConfig+0x9a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a2b      	ldr	r2, [pc, #172]	@ (8005c98 <TIM_Base_SetConfig+0x144>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d108      	bne.n	8005c00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a18      	ldr	r2, [pc, #96]	@ (8005c88 <TIM_Base_SetConfig+0x134>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d013      	beq.n	8005c54 <TIM_Base_SetConfig+0x100>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a19      	ldr	r2, [pc, #100]	@ (8005c94 <TIM_Base_SetConfig+0x140>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d00f      	beq.n	8005c54 <TIM_Base_SetConfig+0x100>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a19      	ldr	r2, [pc, #100]	@ (8005c9c <TIM_Base_SetConfig+0x148>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d00b      	beq.n	8005c54 <TIM_Base_SetConfig+0x100>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a18      	ldr	r2, [pc, #96]	@ (8005ca0 <TIM_Base_SetConfig+0x14c>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d007      	beq.n	8005c54 <TIM_Base_SetConfig+0x100>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a17      	ldr	r2, [pc, #92]	@ (8005ca4 <TIM_Base_SetConfig+0x150>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d003      	beq.n	8005c54 <TIM_Base_SetConfig+0x100>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a12      	ldr	r2, [pc, #72]	@ (8005c98 <TIM_Base_SetConfig+0x144>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d103      	bne.n	8005c5c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	691a      	ldr	r2, [r3, #16]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d105      	bne.n	8005c7a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	f023 0201 	bic.w	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	611a      	str	r2, [r3, #16]
  }
}
 8005c7a:	bf00      	nop
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40012c00 	.word	0x40012c00
 8005c8c:	40000400 	.word	0x40000400
 8005c90:	40000800 	.word	0x40000800
 8005c94:	40013400 	.word	0x40013400
 8005c98:	40015000 	.word	0x40015000
 8005c9c:	40014000 	.word	0x40014000
 8005ca0:	40014400 	.word	0x40014400
 8005ca4:	40014800 	.word	0x40014800

08005ca8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e042      	b.n	8005dcc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d106      	bne.n	8005d5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f7fb fa95 	bl	8001288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2224      	movs	r2, #36	@ 0x24
 8005d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0201 	bic.w	r2, r2, #1
 8005d74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fb24 	bl	80063cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f825 	bl	8005dd4 <UART_SetConfig>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d101      	bne.n	8005d94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e01b      	b.n	8005dcc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005da2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005db2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f042 0201 	orr.w	r2, r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fba3 	bl	8006510 <UART_CheckIdleState>
 8005dca:	4603      	mov	r3, r0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3708      	adds	r7, #8
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dd8:	b08c      	sub	sp, #48	@ 0x30
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	689a      	ldr	r2, [r3, #8]
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	431a      	orrs	r2, r3
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4baa      	ldr	r3, [pc, #680]	@ (80060ac <UART_SetConfig+0x2d8>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	68da      	ldr	r2, [r3, #12]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a9f      	ldr	r2, [pc, #636]	@ (80060b0 <UART_SetConfig+0x2dc>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005e4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e54:	430b      	orrs	r3, r1
 8005e56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5e:	f023 010f 	bic.w	r1, r3, #15
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a90      	ldr	r2, [pc, #576]	@ (80060b4 <UART_SetConfig+0x2e0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d125      	bne.n	8005ec4 <UART_SetConfig+0xf0>
 8005e78:	4b8f      	ldr	r3, [pc, #572]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e7e:	f003 0303 	and.w	r3, r3, #3
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d81a      	bhi.n	8005ebc <UART_SetConfig+0xe8>
 8005e86:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <UART_SetConfig+0xb8>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005e9d 	.word	0x08005e9d
 8005e90:	08005ead 	.word	0x08005ead
 8005e94:	08005ea5 	.word	0x08005ea5
 8005e98:	08005eb5 	.word	0x08005eb5
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ea2:	e116      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eaa:	e112      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005eac:	2304      	movs	r3, #4
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e10e      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005eb4:	2308      	movs	r3, #8
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eba:	e10a      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005ebc:	2310      	movs	r3, #16
 8005ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ec2:	e106      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a7c      	ldr	r2, [pc, #496]	@ (80060bc <UART_SetConfig+0x2e8>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d138      	bne.n	8005f40 <UART_SetConfig+0x16c>
 8005ece:	4b7a      	ldr	r3, [pc, #488]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed4:	f003 030c 	and.w	r3, r3, #12
 8005ed8:	2b0c      	cmp	r3, #12
 8005eda:	d82d      	bhi.n	8005f38 <UART_SetConfig+0x164>
 8005edc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ee4 <UART_SetConfig+0x110>)
 8005ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee2:	bf00      	nop
 8005ee4:	08005f19 	.word	0x08005f19
 8005ee8:	08005f39 	.word	0x08005f39
 8005eec:	08005f39 	.word	0x08005f39
 8005ef0:	08005f39 	.word	0x08005f39
 8005ef4:	08005f29 	.word	0x08005f29
 8005ef8:	08005f39 	.word	0x08005f39
 8005efc:	08005f39 	.word	0x08005f39
 8005f00:	08005f39 	.word	0x08005f39
 8005f04:	08005f21 	.word	0x08005f21
 8005f08:	08005f39 	.word	0x08005f39
 8005f0c:	08005f39 	.word	0x08005f39
 8005f10:	08005f39 	.word	0x08005f39
 8005f14:	08005f31 	.word	0x08005f31
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f1e:	e0d8      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f20:	2302      	movs	r3, #2
 8005f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f26:	e0d4      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f28:	2304      	movs	r3, #4
 8005f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f2e:	e0d0      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f30:	2308      	movs	r3, #8
 8005f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f36:	e0cc      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f38:	2310      	movs	r3, #16
 8005f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f3e:	e0c8      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a5e      	ldr	r2, [pc, #376]	@ (80060c0 <UART_SetConfig+0x2ec>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d125      	bne.n	8005f96 <UART_SetConfig+0x1c2>
 8005f4a:	4b5b      	ldr	r3, [pc, #364]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f54:	2b30      	cmp	r3, #48	@ 0x30
 8005f56:	d016      	beq.n	8005f86 <UART_SetConfig+0x1b2>
 8005f58:	2b30      	cmp	r3, #48	@ 0x30
 8005f5a:	d818      	bhi.n	8005f8e <UART_SetConfig+0x1ba>
 8005f5c:	2b20      	cmp	r3, #32
 8005f5e:	d00a      	beq.n	8005f76 <UART_SetConfig+0x1a2>
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d814      	bhi.n	8005f8e <UART_SetConfig+0x1ba>
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d002      	beq.n	8005f6e <UART_SetConfig+0x19a>
 8005f68:	2b10      	cmp	r3, #16
 8005f6a:	d008      	beq.n	8005f7e <UART_SetConfig+0x1aa>
 8005f6c:	e00f      	b.n	8005f8e <UART_SetConfig+0x1ba>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f74:	e0ad      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f76:	2302      	movs	r3, #2
 8005f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f7c:	e0a9      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f7e:	2304      	movs	r3, #4
 8005f80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f84:	e0a5      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f86:	2308      	movs	r3, #8
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8c:	e0a1      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f8e:	2310      	movs	r3, #16
 8005f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f94:	e09d      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a4a      	ldr	r2, [pc, #296]	@ (80060c4 <UART_SetConfig+0x2f0>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d125      	bne.n	8005fec <UART_SetConfig+0x218>
 8005fa0:	4b45      	ldr	r3, [pc, #276]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fa6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fac:	d016      	beq.n	8005fdc <UART_SetConfig+0x208>
 8005fae:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fb0:	d818      	bhi.n	8005fe4 <UART_SetConfig+0x210>
 8005fb2:	2b80      	cmp	r3, #128	@ 0x80
 8005fb4:	d00a      	beq.n	8005fcc <UART_SetConfig+0x1f8>
 8005fb6:	2b80      	cmp	r3, #128	@ 0x80
 8005fb8:	d814      	bhi.n	8005fe4 <UART_SetConfig+0x210>
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <UART_SetConfig+0x1f0>
 8005fbe:	2b40      	cmp	r3, #64	@ 0x40
 8005fc0:	d008      	beq.n	8005fd4 <UART_SetConfig+0x200>
 8005fc2:	e00f      	b.n	8005fe4 <UART_SetConfig+0x210>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fca:	e082      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005fcc:	2302      	movs	r3, #2
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	e07e      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005fd4:	2304      	movs	r3, #4
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fda:	e07a      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005fdc:	2308      	movs	r3, #8
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe2:	e076      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fea:	e072      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a35      	ldr	r2, [pc, #212]	@ (80060c8 <UART_SetConfig+0x2f4>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d12a      	bne.n	800604c <UART_SetConfig+0x278>
 8005ff6:	4b30      	ldr	r3, [pc, #192]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8005ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006000:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006004:	d01a      	beq.n	800603c <UART_SetConfig+0x268>
 8006006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800600a:	d81b      	bhi.n	8006044 <UART_SetConfig+0x270>
 800600c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006010:	d00c      	beq.n	800602c <UART_SetConfig+0x258>
 8006012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006016:	d815      	bhi.n	8006044 <UART_SetConfig+0x270>
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <UART_SetConfig+0x250>
 800601c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006020:	d008      	beq.n	8006034 <UART_SetConfig+0x260>
 8006022:	e00f      	b.n	8006044 <UART_SetConfig+0x270>
 8006024:	2300      	movs	r3, #0
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602a:	e052      	b.n	80060d2 <UART_SetConfig+0x2fe>
 800602c:	2302      	movs	r3, #2
 800602e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006032:	e04e      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8006034:	2304      	movs	r3, #4
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603a:	e04a      	b.n	80060d2 <UART_SetConfig+0x2fe>
 800603c:	2308      	movs	r3, #8
 800603e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006042:	e046      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8006044:	2310      	movs	r3, #16
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604a:	e042      	b.n	80060d2 <UART_SetConfig+0x2fe>
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a17      	ldr	r2, [pc, #92]	@ (80060b0 <UART_SetConfig+0x2dc>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d13a      	bne.n	80060cc <UART_SetConfig+0x2f8>
 8006056:	4b18      	ldr	r3, [pc, #96]	@ (80060b8 <UART_SetConfig+0x2e4>)
 8006058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800605c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006060:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006064:	d01a      	beq.n	800609c <UART_SetConfig+0x2c8>
 8006066:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800606a:	d81b      	bhi.n	80060a4 <UART_SetConfig+0x2d0>
 800606c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006070:	d00c      	beq.n	800608c <UART_SetConfig+0x2b8>
 8006072:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006076:	d815      	bhi.n	80060a4 <UART_SetConfig+0x2d0>
 8006078:	2b00      	cmp	r3, #0
 800607a:	d003      	beq.n	8006084 <UART_SetConfig+0x2b0>
 800607c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006080:	d008      	beq.n	8006094 <UART_SetConfig+0x2c0>
 8006082:	e00f      	b.n	80060a4 <UART_SetConfig+0x2d0>
 8006084:	2300      	movs	r3, #0
 8006086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608a:	e022      	b.n	80060d2 <UART_SetConfig+0x2fe>
 800608c:	2302      	movs	r3, #2
 800608e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006092:	e01e      	b.n	80060d2 <UART_SetConfig+0x2fe>
 8006094:	2304      	movs	r3, #4
 8006096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609a:	e01a      	b.n	80060d2 <UART_SetConfig+0x2fe>
 800609c:	2308      	movs	r3, #8
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060a2:	e016      	b.n	80060d2 <UART_SetConfig+0x2fe>
 80060a4:	2310      	movs	r3, #16
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060aa:	e012      	b.n	80060d2 <UART_SetConfig+0x2fe>
 80060ac:	cfff69f3 	.word	0xcfff69f3
 80060b0:	40008000 	.word	0x40008000
 80060b4:	40013800 	.word	0x40013800
 80060b8:	40021000 	.word	0x40021000
 80060bc:	40004400 	.word	0x40004400
 80060c0:	40004800 	.word	0x40004800
 80060c4:	40004c00 	.word	0x40004c00
 80060c8:	40005000 	.word	0x40005000
 80060cc:	2310      	movs	r3, #16
 80060ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4aae      	ldr	r2, [pc, #696]	@ (8006390 <UART_SetConfig+0x5bc>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	f040 8097 	bne.w	800620c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80060de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060e2:	2b08      	cmp	r3, #8
 80060e4:	d823      	bhi.n	800612e <UART_SetConfig+0x35a>
 80060e6:	a201      	add	r2, pc, #4	@ (adr r2, 80060ec <UART_SetConfig+0x318>)
 80060e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ec:	08006111 	.word	0x08006111
 80060f0:	0800612f 	.word	0x0800612f
 80060f4:	08006119 	.word	0x08006119
 80060f8:	0800612f 	.word	0x0800612f
 80060fc:	0800611f 	.word	0x0800611f
 8006100:	0800612f 	.word	0x0800612f
 8006104:	0800612f 	.word	0x0800612f
 8006108:	0800612f 	.word	0x0800612f
 800610c:	08006127 	.word	0x08006127
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006110:	f7fe fff6 	bl	8005100 <HAL_RCC_GetPCLK1Freq>
 8006114:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006116:	e010      	b.n	800613a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006118:	4b9e      	ldr	r3, [pc, #632]	@ (8006394 <UART_SetConfig+0x5c0>)
 800611a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800611c:	e00d      	b.n	800613a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800611e:	f7fe ff81 	bl	8005024 <HAL_RCC_GetSysClockFreq>
 8006122:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006124:	e009      	b.n	800613a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800612a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800612c:	e005      	b.n	800613a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800612e:	2300      	movs	r3, #0
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006138:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800613a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 8130 	beq.w	80063a2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006146:	4a94      	ldr	r2, [pc, #592]	@ (8006398 <UART_SetConfig+0x5c4>)
 8006148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800614c:	461a      	mov	r2, r3
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	fbb3 f3f2 	udiv	r3, r3, r2
 8006154:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	4613      	mov	r3, r2
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	4413      	add	r3, r2
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	429a      	cmp	r2, r3
 8006164:	d305      	bcc.n	8006172 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	429a      	cmp	r2, r3
 8006170:	d903      	bls.n	800617a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006178:	e113      	b.n	80063a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800617a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617c:	2200      	movs	r2, #0
 800617e:	60bb      	str	r3, [r7, #8]
 8006180:	60fa      	str	r2, [r7, #12]
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006186:	4a84      	ldr	r2, [pc, #528]	@ (8006398 <UART_SetConfig+0x5c4>)
 8006188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800618c:	b29b      	uxth	r3, r3
 800618e:	2200      	movs	r2, #0
 8006190:	603b      	str	r3, [r7, #0]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006198:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800619c:	f7fa f890 	bl	80002c0 <__aeabi_uldivmod>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4610      	mov	r0, r2
 80061a6:	4619      	mov	r1, r3
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	f04f 0300 	mov.w	r3, #0
 80061b0:	020b      	lsls	r3, r1, #8
 80061b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80061b6:	0202      	lsls	r2, r0, #8
 80061b8:	6979      	ldr	r1, [r7, #20]
 80061ba:	6849      	ldr	r1, [r1, #4]
 80061bc:	0849      	lsrs	r1, r1, #1
 80061be:	2000      	movs	r0, #0
 80061c0:	460c      	mov	r4, r1
 80061c2:	4605      	mov	r5, r0
 80061c4:	eb12 0804 	adds.w	r8, r2, r4
 80061c8:	eb43 0905 	adc.w	r9, r3, r5
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	469a      	mov	sl, r3
 80061d4:	4693      	mov	fp, r2
 80061d6:	4652      	mov	r2, sl
 80061d8:	465b      	mov	r3, fp
 80061da:	4640      	mov	r0, r8
 80061dc:	4649      	mov	r1, r9
 80061de:	f7fa f86f 	bl	80002c0 <__aeabi_uldivmod>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	4613      	mov	r3, r2
 80061e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061f0:	d308      	bcc.n	8006204 <UART_SetConfig+0x430>
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f8:	d204      	bcs.n	8006204 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6a3a      	ldr	r2, [r7, #32]
 8006200:	60da      	str	r2, [r3, #12]
 8006202:	e0ce      	b.n	80063a2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800620a:	e0ca      	b.n	80063a2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006214:	d166      	bne.n	80062e4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006216:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800621a:	2b08      	cmp	r3, #8
 800621c:	d827      	bhi.n	800626e <UART_SetConfig+0x49a>
 800621e:	a201      	add	r2, pc, #4	@ (adr r2, 8006224 <UART_SetConfig+0x450>)
 8006220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006224:	08006249 	.word	0x08006249
 8006228:	08006251 	.word	0x08006251
 800622c:	08006259 	.word	0x08006259
 8006230:	0800626f 	.word	0x0800626f
 8006234:	0800625f 	.word	0x0800625f
 8006238:	0800626f 	.word	0x0800626f
 800623c:	0800626f 	.word	0x0800626f
 8006240:	0800626f 	.word	0x0800626f
 8006244:	08006267 	.word	0x08006267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006248:	f7fe ff5a 	bl	8005100 <HAL_RCC_GetPCLK1Freq>
 800624c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800624e:	e014      	b.n	800627a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006250:	f7fe ff6c 	bl	800512c <HAL_RCC_GetPCLK2Freq>
 8006254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006256:	e010      	b.n	800627a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006258:	4b4e      	ldr	r3, [pc, #312]	@ (8006394 <UART_SetConfig+0x5c0>)
 800625a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800625c:	e00d      	b.n	800627a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800625e:	f7fe fee1 	bl	8005024 <HAL_RCC_GetSysClockFreq>
 8006262:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006264:	e009      	b.n	800627a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800626a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800626c:	e005      	b.n	800627a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006278:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800627a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8090 	beq.w	80063a2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006286:	4a44      	ldr	r2, [pc, #272]	@ (8006398 <UART_SetConfig+0x5c4>)
 8006288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800628c:	461a      	mov	r2, r3
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	fbb3 f3f2 	udiv	r3, r3, r2
 8006294:	005a      	lsls	r2, r3, #1
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	085b      	lsrs	r3, r3, #1
 800629c:	441a      	add	r2, r3
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	2b0f      	cmp	r3, #15
 80062ac:	d916      	bls.n	80062dc <UART_SetConfig+0x508>
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062b4:	d212      	bcs.n	80062dc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	f023 030f 	bic.w	r3, r3, #15
 80062be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062c0:	6a3b      	ldr	r3, [r7, #32]
 80062c2:	085b      	lsrs	r3, r3, #1
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	8bfb      	ldrh	r3, [r7, #30]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	8bfa      	ldrh	r2, [r7, #30]
 80062d8:	60da      	str	r2, [r3, #12]
 80062da:	e062      	b.n	80063a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062e2:	e05e      	b.n	80063a2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d828      	bhi.n	800633e <UART_SetConfig+0x56a>
 80062ec:	a201      	add	r2, pc, #4	@ (adr r2, 80062f4 <UART_SetConfig+0x520>)
 80062ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f2:	bf00      	nop
 80062f4:	08006319 	.word	0x08006319
 80062f8:	08006321 	.word	0x08006321
 80062fc:	08006329 	.word	0x08006329
 8006300:	0800633f 	.word	0x0800633f
 8006304:	0800632f 	.word	0x0800632f
 8006308:	0800633f 	.word	0x0800633f
 800630c:	0800633f 	.word	0x0800633f
 8006310:	0800633f 	.word	0x0800633f
 8006314:	08006337 	.word	0x08006337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006318:	f7fe fef2 	bl	8005100 <HAL_RCC_GetPCLK1Freq>
 800631c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800631e:	e014      	b.n	800634a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006320:	f7fe ff04 	bl	800512c <HAL_RCC_GetPCLK2Freq>
 8006324:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006326:	e010      	b.n	800634a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006328:	4b1a      	ldr	r3, [pc, #104]	@ (8006394 <UART_SetConfig+0x5c0>)
 800632a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800632c:	e00d      	b.n	800634a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800632e:	f7fe fe79 	bl	8005024 <HAL_RCC_GetSysClockFreq>
 8006332:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006334:	e009      	b.n	800634a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800633a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800633c:	e005      	b.n	800634a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006348:	bf00      	nop
    }

    if (pclk != 0U)
 800634a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634c:	2b00      	cmp	r3, #0
 800634e:	d028      	beq.n	80063a2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	4a10      	ldr	r2, [pc, #64]	@ (8006398 <UART_SetConfig+0x5c4>)
 8006356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800635a:	461a      	mov	r2, r3
 800635c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	085b      	lsrs	r3, r3, #1
 8006368:	441a      	add	r2, r3
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006372:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	2b0f      	cmp	r3, #15
 8006378:	d910      	bls.n	800639c <UART_SetConfig+0x5c8>
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006380:	d20c      	bcs.n	800639c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	b29a      	uxth	r2, r3
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60da      	str	r2, [r3, #12]
 800638c:	e009      	b.n	80063a2 <UART_SetConfig+0x5ce>
 800638e:	bf00      	nop
 8006390:	40008000 	.word	0x40008000
 8006394:	00f42400 	.word	0x00f42400
 8006398:	0800ecb4 	.word	0x0800ecb4
      }
      else
      {
        ret = HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2200      	movs	r2, #0
 80063b6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2200      	movs	r2, #0
 80063bc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80063be:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3730      	adds	r7, #48	@ 0x30
 80063c6:	46bd      	mov	sp, r7
 80063c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080063cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d8:	f003 0308 	and.w	r3, r3, #8
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00a      	beq.n	80063f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00a      	beq.n	8006418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	430a      	orrs	r2, r1
 8006416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00a      	beq.n	800643a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00a      	beq.n	800645c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	430a      	orrs	r2, r1
 800645a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00a      	beq.n	800647e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	430a      	orrs	r2, r1
 800647c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006482:	f003 0320 	and.w	r3, r3, #32
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00a      	beq.n	80064a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	430a      	orrs	r2, r1
 800649e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d01a      	beq.n	80064e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	430a      	orrs	r2, r1
 80064c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064ca:	d10a      	bne.n	80064e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  }
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b098      	sub	sp, #96	@ 0x60
 8006514:	af02      	add	r7, sp, #8
 8006516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006520:	f7fb f842 	bl	80015a8 <HAL_GetTick>
 8006524:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0308 	and.w	r3, r3, #8
 8006530:	2b08      	cmp	r3, #8
 8006532:	d12f      	bne.n	8006594 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006534:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800653c:	2200      	movs	r2, #0
 800653e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f88e 	bl	8006664 <UART_WaitOnFlagUntilTimeout>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d022      	beq.n	8006594 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006556:	e853 3f00 	ldrex	r3, [r3]
 800655a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800655c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006562:	653b      	str	r3, [r7, #80]	@ 0x50
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	461a      	mov	r2, r3
 800656a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800656c:	647b      	str	r3, [r7, #68]	@ 0x44
 800656e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006570:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006574:	e841 2300 	strex	r3, r2, [r1]
 8006578:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800657a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e6      	bne.n	800654e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2220      	movs	r2, #32
 8006584:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e063      	b.n	800665c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0304 	and.w	r3, r3, #4
 800659e:	2b04      	cmp	r3, #4
 80065a0:	d149      	bne.n	8006636 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065aa:	2200      	movs	r2, #0
 80065ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f000 f857 	bl	8006664 <UART_WaitOnFlagUntilTimeout>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d03c      	beq.n	8006636 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c4:	e853 3f00 	ldrex	r3, [r3]
 80065c8:	623b      	str	r3, [r7, #32]
   return(result);
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	461a      	mov	r2, r3
 80065d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065da:	633b      	str	r3, [r7, #48]	@ 0x30
 80065dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e6      	bne.n	80065bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	3308      	adds	r3, #8
 80065f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	e853 3f00 	ldrex	r3, [r3]
 80065fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f023 0301 	bic.w	r3, r3, #1
 8006604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	3308      	adds	r3, #8
 800660c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800660e:	61fa      	str	r2, [r7, #28]
 8006610:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006612:	69b9      	ldr	r1, [r7, #24]
 8006614:	69fa      	ldr	r2, [r7, #28]
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	617b      	str	r3, [r7, #20]
   return(result);
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e5      	bne.n	80065ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2220      	movs	r2, #32
 8006626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e012      	b.n	800665c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2220      	movs	r2, #32
 800663a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2220      	movs	r2, #32
 8006642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3758      	adds	r7, #88	@ 0x58
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	603b      	str	r3, [r7, #0]
 8006670:	4613      	mov	r3, r2
 8006672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006674:	e04f      	b.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667c:	d04b      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667e:	f7fa ff93 	bl	80015a8 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	429a      	cmp	r2, r3
 800668c:	d302      	bcc.n	8006694 <UART_WaitOnFlagUntilTimeout+0x30>
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e04e      	b.n	8006736 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0304 	and.w	r3, r3, #4
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d037      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b80      	cmp	r3, #128	@ 0x80
 80066aa:	d034      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	2b40      	cmp	r3, #64	@ 0x40
 80066b0:	d031      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	69db      	ldr	r3, [r3, #28]
 80066b8:	f003 0308 	and.w	r3, r3, #8
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d110      	bne.n	80066e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2208      	movs	r2, #8
 80066c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 f838 	bl	800673e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2208      	movs	r2, #8
 80066d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e029      	b.n	8006736 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	69db      	ldr	r3, [r3, #28]
 80066e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066f0:	d111      	bne.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 f81e 	bl	800673e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2220      	movs	r2, #32
 8006706:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e00f      	b.n	8006736 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69da      	ldr	r2, [r3, #28]
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	4013      	ands	r3, r2
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	429a      	cmp	r2, r3
 8006724:	bf0c      	ite	eq
 8006726:	2301      	moveq	r3, #1
 8006728:	2300      	movne	r3, #0
 800672a:	b2db      	uxtb	r3, r3
 800672c:	461a      	mov	r2, r3
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	429a      	cmp	r2, r3
 8006732:	d0a0      	beq.n	8006676 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800673e:	b480      	push	{r7}
 8006740:	b095      	sub	sp, #84	@ 0x54
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800675a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	461a      	mov	r2, r3
 8006762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006764:	643b      	str	r3, [r7, #64]	@ 0x40
 8006766:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800676a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800676c:	e841 2300 	strex	r3, r2, [r1]
 8006770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1e6      	bne.n	8006746 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3308      	adds	r3, #8
 800677e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	6a3b      	ldr	r3, [r7, #32]
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	61fb      	str	r3, [r7, #28]
   return(result);
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800678e:	f023 0301 	bic.w	r3, r3, #1
 8006792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	3308      	adds	r3, #8
 800679a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800679c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800679e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067a4:	e841 2300 	strex	r3, r2, [r1]
 80067a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1e3      	bne.n	8006778 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d118      	bne.n	80067ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	e853 3f00 	ldrex	r3, [r3]
 80067c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	f023 0310 	bic.w	r3, r3, #16
 80067cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	461a      	mov	r2, r3
 80067d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d6:	61bb      	str	r3, [r7, #24]
 80067d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067da:	6979      	ldr	r1, [r7, #20]
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	e841 2300 	strex	r3, r2, [r1]
 80067e2:	613b      	str	r3, [r7, #16]
   return(result);
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1e6      	bne.n	80067b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80067fe:	bf00      	nop
 8006800:	3754      	adds	r7, #84	@ 0x54
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800680a:	b480      	push	{r7}
 800680c:	b085      	sub	sp, #20
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006818:	2b01      	cmp	r3, #1
 800681a:	d101      	bne.n	8006820 <HAL_UARTEx_DisableFifoMode+0x16>
 800681c:	2302      	movs	r3, #2
 800681e:	e027      	b.n	8006870 <HAL_UARTEx_DisableFifoMode+0x66>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2224      	movs	r2, #36	@ 0x24
 800682c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f022 0201 	bic.w	r2, r2, #1
 8006846:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800684e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2220      	movs	r2, #32
 8006862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800688c:	2b01      	cmp	r3, #1
 800688e:	d101      	bne.n	8006894 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006890:	2302      	movs	r3, #2
 8006892:	e02d      	b.n	80068f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2224      	movs	r2, #36	@ 0x24
 80068a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 0201 	bic.w	r2, r2, #1
 80068ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f84f 	bl	8006974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006908:	2b01      	cmp	r3, #1
 800690a:	d101      	bne.n	8006910 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800690c:	2302      	movs	r3, #2
 800690e:	e02d      	b.n	800696c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2224      	movs	r2, #36	@ 0x24
 800691c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 0201 	bic.w	r2, r2, #1
 8006936:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f811 	bl	8006974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2220      	movs	r2, #32
 800695e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006980:	2b00      	cmp	r3, #0
 8006982:	d108      	bne.n	8006996 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006994:	e031      	b.n	80069fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006996:	2308      	movs	r3, #8
 8006998:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800699a:	2308      	movs	r3, #8
 800699c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	0e5b      	lsrs	r3, r3, #25
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	f003 0307 	and.w	r3, r3, #7
 80069ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	0f5b      	lsrs	r3, r3, #29
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069be:	7bbb      	ldrb	r3, [r7, #14]
 80069c0:	7b3a      	ldrb	r2, [r7, #12]
 80069c2:	4911      	ldr	r1, [pc, #68]	@ (8006a08 <UARTEx_SetNbDataToProcess+0x94>)
 80069c4:	5c8a      	ldrb	r2, [r1, r2]
 80069c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80069ca:	7b3a      	ldrb	r2, [r7, #12]
 80069cc:	490f      	ldr	r1, [pc, #60]	@ (8006a0c <UARTEx_SetNbDataToProcess+0x98>)
 80069ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
 80069de:	7b7a      	ldrb	r2, [r7, #13]
 80069e0:	4909      	ldr	r1, [pc, #36]	@ (8006a08 <UARTEx_SetNbDataToProcess+0x94>)
 80069e2:	5c8a      	ldrb	r2, [r1, r2]
 80069e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80069e8:	7b7a      	ldrb	r2, [r7, #13]
 80069ea:	4908      	ldr	r1, [pc, #32]	@ (8006a0c <UARTEx_SetNbDataToProcess+0x98>)
 80069ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80069fa:	bf00      	nop
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	0800eccc 	.word	0x0800eccc
 8006a0c:	0800ecd4 	.word	0x0800ecd4

08006a10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006a20:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006a24:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3714      	adds	r7, #20
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr

08006a3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b085      	sub	sp, #20
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006a46:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006a4a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	1d3b      	adds	r3, r7, #4
 8006a7e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b0a7      	sub	sp, #156	@ 0x9c
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006aba:	2300      	movs	r3, #0
 8006abc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	881b      	ldrh	r3, [r3, #0]
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	78db      	ldrb	r3, [r3, #3]
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d81f      	bhi.n	8006b22 <USB_ActivateEndpoint+0x72>
 8006ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae8 <USB_ActivateEndpoint+0x38>)
 8006ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae8:	08006af9 	.word	0x08006af9
 8006aec:	08006b15 	.word	0x08006b15
 8006af0:	08006b2b 	.word	0x08006b2b
 8006af4:	08006b07 	.word	0x08006b07
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006af8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006afc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006b00:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006b04:	e012      	b.n	8006b2c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006b06:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b0a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006b0e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006b12:	e00b      	b.n	8006b2c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006b14:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b1c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006b20:	e004      	b.n	8006b2c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8006b28:	e000      	b.n	8006b2c <USB_ActivateEndpoint+0x7c>
      break;
 8006b2a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	441a      	add	r2, r3
 8006b36:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	881b      	ldrh	r3, [r3, #0]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	b21b      	sxth	r3, r3
 8006b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b66:	b21a      	sxth	r2, r3
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	b21b      	sxth	r3, r3
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	b21b      	sxth	r3, r3
 8006b72:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	441a      	add	r2, r3
 8006b80:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006b84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	7b1b      	ldrb	r3, [r3, #12]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f040 8180 	bne.w	8006ea2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	785b      	ldrb	r3, [r3, #1]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f000 8084 	beq.w	8006cb4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	61bb      	str	r3, [r7, #24]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	461a      	mov	r2, r3
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	61bb      	str	r3, [r7, #24]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	00da      	lsls	r2, r3, #3
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	88db      	ldrh	r3, [r3, #6]
 8006bd4:	085b      	lsrs	r3, r3, #1
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	4413      	add	r3, r2
 8006bea:	881b      	ldrh	r3, [r3, #0]
 8006bec:	827b      	strh	r3, [r7, #18]
 8006bee:	8a7b      	ldrh	r3, [r7, #18]
 8006bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d01b      	beq.n	8006c30 <USB_ActivateEndpoint+0x180>
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4413      	add	r3, r2
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c0e:	823b      	strh	r3, [r7, #16]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	441a      	add	r2, r3
 8006c1a:	8a3b      	ldrh	r3, [r7, #16]
 8006c1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	78db      	ldrb	r3, [r3, #3]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d020      	beq.n	8006c7a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4413      	add	r3, r2
 8006c42:	881b      	ldrh	r3, [r3, #0]
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c4e:	81bb      	strh	r3, [r7, #12]
 8006c50:	89bb      	ldrh	r3, [r7, #12]
 8006c52:	f083 0320 	eor.w	r3, r3, #32
 8006c56:	81bb      	strh	r3, [r7, #12]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	441a      	add	r2, r3
 8006c62:	89bb      	ldrh	r3, [r7, #12]
 8006c64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	8013      	strh	r3, [r2, #0]
 8006c78:	e3f9      	b.n	800746e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	881b      	ldrh	r3, [r3, #0]
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c90:	81fb      	strh	r3, [r7, #14]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	441a      	add	r2, r3
 8006c9c:	89fb      	ldrh	r3, [r7, #14]
 8006c9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	8013      	strh	r3, [r2, #0]
 8006cb2:	e3dc      	b.n	800746e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	4413      	add	r3, r2
 8006cc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	00da      	lsls	r2, r3, #3
 8006cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	88db      	ldrh	r3, [r3, #6]
 8006cdc:	085b      	lsrs	r3, r3, #1
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	005b      	lsls	r3, r3, #1
 8006ce2:	b29a      	uxth	r2, r3
 8006ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf8:	4413      	add	r3, r2
 8006cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	00da      	lsls	r2, r3, #3
 8006d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d04:	4413      	add	r3, r2
 8006d06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	881b      	ldrh	r3, [r3, #0]
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	801a      	strh	r2, [r3, #0]
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d10a      	bne.n	8006d3a <USB_ActivateEndpoint+0x28a>
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	801a      	strh	r2, [r3, #0]
 8006d38:	e041      	b.n	8006dbe <USB_ActivateEndpoint+0x30e>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d40:	d81c      	bhi.n	8006d7c <USB_ActivateEndpoint+0x2cc>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	085b      	lsrs	r3, r3, #1
 8006d48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d004      	beq.n	8006d62 <USB_ActivateEndpoint+0x2b2>
 8006d58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	029b      	lsls	r3, r3, #10
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	4313      	orrs	r3, r2
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	801a      	strh	r2, [r3, #0]
 8006d7a:	e020      	b.n	8006dbe <USB_ActivateEndpoint+0x30e>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	095b      	lsrs	r3, r3, #5
 8006d82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d104      	bne.n	8006d9c <USB_ActivateEndpoint+0x2ec>
 8006d92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d96:	3b01      	subs	r3, #1
 8006d98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9e:	881b      	ldrh	r3, [r3, #0]
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	029b      	lsls	r3, r3, #10
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	4313      	orrs	r3, r2
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	4413      	add	r3, r2
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006dcc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d01b      	beq.n	8006e0e <USB_ActivateEndpoint+0x35e>
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dec:	843b      	strh	r3, [r7, #32]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	441a      	add	r2, r3
 8006df8:	8c3b      	ldrh	r3, [r7, #32]
 8006dfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d124      	bne.n	8006e60 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4413      	add	r3, r2
 8006e20:	881b      	ldrh	r3, [r3, #0]
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e2c:	83bb      	strh	r3, [r7, #28]
 8006e2e:	8bbb      	ldrh	r3, [r7, #28]
 8006e30:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006e34:	83bb      	strh	r3, [r7, #28]
 8006e36:	8bbb      	ldrh	r3, [r7, #28]
 8006e38:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006e3c:	83bb      	strh	r3, [r7, #28]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	441a      	add	r2, r3
 8006e48:	8bbb      	ldrh	r3, [r7, #28]
 8006e4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	8013      	strh	r3, [r2, #0]
 8006e5e:	e306      	b.n	800746e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	881b      	ldrh	r3, [r3, #0]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e76:	83fb      	strh	r3, [r7, #30]
 8006e78:	8bfb      	ldrh	r3, [r7, #30]
 8006e7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006e7e:	83fb      	strh	r3, [r7, #30]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	441a      	add	r2, r3
 8006e8a:	8bfb      	ldrh	r3, [r7, #30]
 8006e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	8013      	strh	r3, [r2, #0]
 8006ea0:	e2e5      	b.n	800746e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	78db      	ldrb	r3, [r3, #3]
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d11e      	bne.n	8006ee8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	881b      	ldrh	r3, [r3, #0]
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ec0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	441a      	add	r2, r3
 8006ece:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006ed2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ed6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eda:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006ede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	8013      	strh	r3, [r2, #0]
 8006ee6:	e01d      	b.n	8006f24 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	881b      	ldrh	r3, [r3, #0]
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006efe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	441a      	add	r2, r3
 8006f0c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006f10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	461a      	mov	r2, r3
 8006f32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f34:	4413      	add	r3, r2
 8006f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	781b      	ldrb	r3, [r3, #0]
 8006f3c:	00da      	lsls	r2, r3, #3
 8006f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f40:	4413      	add	r3, r2
 8006f42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	891b      	ldrh	r3, [r3, #8]
 8006f4c:	085b      	lsrs	r3, r3, #1
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	005b      	lsls	r3, r3, #1
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f56:	801a      	strh	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	461a      	mov	r2, r3
 8006f66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f68:	4413      	add	r3, r2
 8006f6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	00da      	lsls	r2, r3, #3
 8006f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f74:	4413      	add	r3, r2
 8006f76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	895b      	ldrh	r3, [r3, #10]
 8006f80:	085b      	lsrs	r3, r3, #1
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	005b      	lsls	r3, r3, #1
 8006f86:	b29a      	uxth	r2, r3
 8006f88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f8a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	785b      	ldrb	r3, [r3, #1]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f040 81af 	bne.w	80072f4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4413      	add	r3, r2
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006fa6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d01d      	beq.n	8006fee <USB_ActivateEndpoint+0x53e>
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fc8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	441a      	add	r2, r3
 8006fd6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006fda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fe2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006fe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	881b      	ldrh	r3, [r3, #0]
 8006ffa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006ffe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8007002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007006:	2b00      	cmp	r3, #0
 8007008:	d01d      	beq.n	8007046 <USB_ActivateEndpoint+0x596>
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	4413      	add	r3, r2
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	b29b      	uxth	r3, r3
 8007018:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800701c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007020:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	441a      	add	r2, r3
 800702e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800703a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800703e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007042:	b29b      	uxth	r3, r3
 8007044:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	785b      	ldrb	r3, [r3, #1]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d16b      	bne.n	8007126 <USB_ActivateEndpoint+0x676>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007058:	b29b      	uxth	r3, r3
 800705a:	461a      	mov	r2, r3
 800705c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800705e:	4413      	add	r3, r2
 8007060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	00da      	lsls	r2, r3, #3
 8007068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800706a:	4413      	add	r3, r2
 800706c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007070:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007074:	881b      	ldrh	r3, [r3, #0]
 8007076:	b29b      	uxth	r3, r3
 8007078:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800707c:	b29a      	uxth	r2, r3
 800707e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007080:	801a      	strh	r2, [r3, #0]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10a      	bne.n	80070a0 <USB_ActivateEndpoint+0x5f0>
 800708a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	b29b      	uxth	r3, r3
 8007090:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007094:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007098:	b29a      	uxth	r2, r3
 800709a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800709c:	801a      	strh	r2, [r3, #0]
 800709e:	e05d      	b.n	800715c <USB_ActivateEndpoint+0x6ac>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	2b3e      	cmp	r3, #62	@ 0x3e
 80070a6:	d81c      	bhi.n	80070e2 <USB_ActivateEndpoint+0x632>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	085b      	lsrs	r3, r3, #1
 80070ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d004      	beq.n	80070c8 <USB_ActivateEndpoint+0x618>
 80070be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070c2:	3301      	adds	r3, #1
 80070c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80070c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070ca:	881b      	ldrh	r3, [r3, #0]
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	029b      	lsls	r3, r3, #10
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	4313      	orrs	r3, r2
 80070da:	b29a      	uxth	r2, r3
 80070dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070de:	801a      	strh	r2, [r3, #0]
 80070e0:	e03c      	b.n	800715c <USB_ActivateEndpoint+0x6ac>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	095b      	lsrs	r3, r3, #5
 80070e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	691b      	ldr	r3, [r3, #16]
 80070f0:	f003 031f 	and.w	r3, r3, #31
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d104      	bne.n	8007102 <USB_ActivateEndpoint+0x652>
 80070f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070fc:	3b01      	subs	r3, #1
 80070fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29a      	uxth	r2, r3
 8007108:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800710c:	b29b      	uxth	r3, r3
 800710e:	029b      	lsls	r3, r3, #10
 8007110:	b29b      	uxth	r3, r3
 8007112:	4313      	orrs	r3, r2
 8007114:	b29b      	uxth	r3, r3
 8007116:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800711a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800711e:	b29a      	uxth	r2, r3
 8007120:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007122:	801a      	strh	r2, [r3, #0]
 8007124:	e01a      	b.n	800715c <USB_ActivateEndpoint+0x6ac>
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	785b      	ldrb	r3, [r3, #1]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d116      	bne.n	800715c <USB_ActivateEndpoint+0x6ac>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	657b      	str	r3, [r7, #84]	@ 0x54
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007138:	b29b      	uxth	r3, r3
 800713a:	461a      	mov	r2, r3
 800713c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800713e:	4413      	add	r3, r2
 8007140:	657b      	str	r3, [r7, #84]	@ 0x54
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	00da      	lsls	r2, r3, #3
 8007148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800714a:	4413      	add	r3, r2
 800714c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007150:	653b      	str	r3, [r7, #80]	@ 0x50
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	b29a      	uxth	r2, r3
 8007158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800715a:	801a      	strh	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	785b      	ldrb	r3, [r3, #1]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d16b      	bne.n	8007240 <USB_ActivateEndpoint+0x790>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007172:	b29b      	uxth	r3, r3
 8007174:	461a      	mov	r2, r3
 8007176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007178:	4413      	add	r3, r2
 800717a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	00da      	lsls	r2, r3, #3
 8007182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007184:	4413      	add	r3, r2
 8007186:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800718a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800718c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718e:	881b      	ldrh	r3, [r3, #0]
 8007190:	b29b      	uxth	r3, r3
 8007192:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007196:	b29a      	uxth	r2, r3
 8007198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719a:	801a      	strh	r2, [r3, #0]
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10a      	bne.n	80071ba <USB_ActivateEndpoint+0x70a>
 80071a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a6:	881b      	ldrh	r3, [r3, #0]
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b2:	b29a      	uxth	r2, r3
 80071b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b6:	801a      	strh	r2, [r3, #0]
 80071b8:	e05b      	b.n	8007272 <USB_ActivateEndpoint+0x7c2>
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	2b3e      	cmp	r3, #62	@ 0x3e
 80071c0:	d81c      	bhi.n	80071fc <USB_ActivateEndpoint+0x74c>
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	085b      	lsrs	r3, r3, #1
 80071c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d004      	beq.n	80071e2 <USB_ActivateEndpoint+0x732>
 80071d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071dc:	3301      	adds	r3, #1
 80071de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e4:	881b      	ldrh	r3, [r3, #0]
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	029b      	lsls	r3, r3, #10
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	4313      	orrs	r3, r2
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f8:	801a      	strh	r2, [r3, #0]
 80071fa:	e03a      	b.n	8007272 <USB_ActivateEndpoint+0x7c2>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	095b      	lsrs	r3, r3, #5
 8007202:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	f003 031f 	and.w	r3, r3, #31
 800720e:	2b00      	cmp	r3, #0
 8007210:	d104      	bne.n	800721c <USB_ActivateEndpoint+0x76c>
 8007212:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007216:	3b01      	subs	r3, #1
 8007218:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721e:	881b      	ldrh	r3, [r3, #0]
 8007220:	b29a      	uxth	r2, r3
 8007222:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007226:	b29b      	uxth	r3, r3
 8007228:	029b      	lsls	r3, r3, #10
 800722a:	b29b      	uxth	r3, r3
 800722c:	4313      	orrs	r3, r2
 800722e:	b29b      	uxth	r3, r3
 8007230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007238:	b29a      	uxth	r2, r3
 800723a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723c:	801a      	strh	r2, [r3, #0]
 800723e:	e018      	b.n	8007272 <USB_ActivateEndpoint+0x7c2>
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	785b      	ldrb	r3, [r3, #1]
 8007244:	2b01      	cmp	r3, #1
 8007246:	d114      	bne.n	8007272 <USB_ActivateEndpoint+0x7c2>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800724e:	b29b      	uxth	r3, r3
 8007250:	461a      	mov	r2, r3
 8007252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007254:	4413      	add	r3, r2
 8007256:	647b      	str	r3, [r7, #68]	@ 0x44
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	00da      	lsls	r2, r3, #3
 800725e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007260:	4413      	add	r3, r2
 8007262:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007266:	643b      	str	r3, [r7, #64]	@ 0x40
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	b29a      	uxth	r2, r3
 800726e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007270:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4413      	add	r3, r2
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	b29b      	uxth	r3, r3
 8007280:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007288:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800728a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800728c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007290:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007292:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007294:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007298:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	441a      	add	r2, r3
 80072a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80072a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	881b      	ldrh	r3, [r3, #0]
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072d0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	441a      	add	r2, r3
 80072dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80072de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	8013      	strh	r3, [r2, #0]
 80072f2:	e0bc      	b.n	800746e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	009b      	lsls	r3, r3, #2
 80072fc:	4413      	add	r3, r2
 80072fe:	881b      	ldrh	r3, [r3, #0]
 8007300:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8007304:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d01d      	beq.n	800734c <USB_ActivateEndpoint+0x89c>
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	881b      	ldrh	r3, [r3, #0]
 800731c:	b29b      	uxth	r3, r3
 800731e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007326:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	441a      	add	r2, r3
 8007334:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007338:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800733c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007340:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007348:	b29b      	uxth	r3, r3
 800734a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	881b      	ldrh	r3, [r3, #0]
 8007358:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800735c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01d      	beq.n	80073a4 <USB_ActivateEndpoint+0x8f4>
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	881b      	ldrh	r3, [r3, #0]
 8007374:	b29b      	uxth	r3, r3
 8007376:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800737a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	441a      	add	r2, r3
 800738c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007390:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007394:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800739c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	78db      	ldrb	r3, [r3, #3]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d024      	beq.n	80073f6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	4413      	add	r3, r2
 80073b6:	881b      	ldrh	r3, [r3, #0]
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073c2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80073c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80073ca:	f083 0320 	eor.w	r3, r3, #32
 80073ce:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	441a      	add	r2, r3
 80073dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80073e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	8013      	strh	r3, [r2, #0]
 80073f4:	e01d      	b.n	8007432 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	881b      	ldrh	r3, [r3, #0]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800740c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	441a      	add	r2, r3
 800741a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800741e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800742a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800742e:	b29b      	uxth	r3, r3
 8007430:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4413      	add	r3, r2
 800743c:	881b      	ldrh	r3, [r3, #0]
 800743e:	b29b      	uxth	r3, r3
 8007440:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007448:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	441a      	add	r2, r3
 8007456:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800745a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800745e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800746a:	b29b      	uxth	r3, r3
 800746c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800746e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007472:	4618      	mov	r0, r3
 8007474:	379c      	adds	r7, #156	@ 0x9c
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop

08007480 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007480:	b480      	push	{r7}
 8007482:	b08d      	sub	sp, #52	@ 0x34
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	7b1b      	ldrb	r3, [r3, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	f040 808e 	bne.w	80075b0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	785b      	ldrb	r3, [r3, #1]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d044      	beq.n	8007526 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4413      	add	r3, r2
 80074a6:	881b      	ldrh	r3, [r3, #0]
 80074a8:	81bb      	strh	r3, [r7, #12]
 80074aa:	89bb      	ldrh	r3, [r7, #12]
 80074ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d01b      	beq.n	80074ec <USB_DeactivateEndpoint+0x6c>
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ca:	817b      	strh	r3, [r7, #10]
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	441a      	add	r2, r3
 80074d6:	897b      	ldrh	r3, [r7, #10]
 80074d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4413      	add	r3, r2
 80074f6:	881b      	ldrh	r3, [r3, #0]
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007502:	813b      	strh	r3, [r7, #8]
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	441a      	add	r2, r3
 800750e:	893b      	ldrh	r3, [r7, #8]
 8007510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800751c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007520:	b29b      	uxth	r3, r3
 8007522:	8013      	strh	r3, [r2, #0]
 8007524:	e192      	b.n	800784c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	4413      	add	r3, r2
 8007530:	881b      	ldrh	r3, [r3, #0]
 8007532:	827b      	strh	r3, [r7, #18]
 8007534:	8a7b      	ldrh	r3, [r7, #18]
 8007536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d01b      	beq.n	8007576 <USB_DeactivateEndpoint+0xf6>
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	4413      	add	r3, r2
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	b29b      	uxth	r3, r3
 800754c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007554:	823b      	strh	r3, [r7, #16]
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	441a      	add	r2, r3
 8007560:	8a3b      	ldrh	r3, [r7, #16]
 8007562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800756a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800756e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007572:	b29b      	uxth	r3, r3
 8007574:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	4413      	add	r3, r2
 8007580:	881b      	ldrh	r3, [r3, #0]
 8007582:	b29b      	uxth	r3, r3
 8007584:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800758c:	81fb      	strh	r3, [r7, #14]
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	441a      	add	r2, r3
 8007598:	89fb      	ldrh	r3, [r7, #14]
 800759a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800759e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	8013      	strh	r3, [r2, #0]
 80075ae:	e14d      	b.n	800784c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	785b      	ldrb	r3, [r3, #1]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f040 80a5 	bne.w	8007704 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	4413      	add	r3, r2
 80075c4:	881b      	ldrh	r3, [r3, #0]
 80075c6:	843b      	strh	r3, [r7, #32]
 80075c8:	8c3b      	ldrh	r3, [r7, #32]
 80075ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d01b      	beq.n	800760a <USB_DeactivateEndpoint+0x18a>
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	881b      	ldrh	r3, [r3, #0]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e8:	83fb      	strh	r3, [r7, #30]
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	441a      	add	r2, r3
 80075f4:	8bfb      	ldrh	r3, [r7, #30]
 80075f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007606:	b29b      	uxth	r3, r3
 8007608:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	83bb      	strh	r3, [r7, #28]
 8007618:	8bbb      	ldrh	r3, [r7, #28]
 800761a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800761e:	2b00      	cmp	r3, #0
 8007620:	d01b      	beq.n	800765a <USB_DeactivateEndpoint+0x1da>
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	881b      	ldrh	r3, [r3, #0]
 800762e:	b29b      	uxth	r3, r3
 8007630:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007634:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007638:	837b      	strh	r3, [r7, #26]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	441a      	add	r2, r3
 8007644:	8b7b      	ldrh	r3, [r7, #26]
 8007646:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800764a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800764e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007652:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007656:	b29b      	uxth	r3, r3
 8007658:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4413      	add	r3, r2
 8007664:	881b      	ldrh	r3, [r3, #0]
 8007666:	b29b      	uxth	r3, r3
 8007668:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800766c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007670:	833b      	strh	r3, [r7, #24]
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	441a      	add	r2, r3
 800767c:	8b3b      	ldrh	r3, [r7, #24]
 800767e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007682:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800768a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800768e:	b29b      	uxth	r3, r3
 8007690:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	4413      	add	r3, r2
 800769c:	881b      	ldrh	r3, [r3, #0]
 800769e:	b29b      	uxth	r3, r3
 80076a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076a8:	82fb      	strh	r3, [r7, #22]
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	441a      	add	r2, r3
 80076b4:	8afb      	ldrh	r3, [r7, #22]
 80076b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	4413      	add	r3, r2
 80076d4:	881b      	ldrh	r3, [r3, #0]
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076e0:	82bb      	strh	r3, [r7, #20]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	441a      	add	r2, r3
 80076ec:	8abb      	ldrh	r3, [r7, #20]
 80076ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076fe:	b29b      	uxth	r3, r3
 8007700:	8013      	strh	r3, [r2, #0]
 8007702:	e0a3      	b.n	800784c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	4413      	add	r3, r2
 800770e:	881b      	ldrh	r3, [r3, #0]
 8007710:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007712:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01b      	beq.n	8007754 <USB_DeactivateEndpoint+0x2d4>
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4413      	add	r3, r2
 8007726:	881b      	ldrh	r3, [r3, #0]
 8007728:	b29b      	uxth	r3, r3
 800772a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800772e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007732:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	441a      	add	r2, r3
 800773e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007748:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800774c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007750:	b29b      	uxth	r3, r3
 8007752:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	4413      	add	r3, r2
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007762:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01b      	beq.n	80077a4 <USB_DeactivateEndpoint+0x324>
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	881b      	ldrh	r3, [r3, #0]
 8007778:	b29b      	uxth	r3, r3
 800777a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800777e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007782:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	441a      	add	r2, r3
 800778e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007790:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007794:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800779c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	881b      	ldrh	r3, [r3, #0]
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	441a      	add	r2, r3
 80077c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80077c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077d8:	b29b      	uxth	r3, r3
 80077da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4413      	add	r3, r2
 80077e6:	881b      	ldrh	r3, [r3, #0]
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	441a      	add	r2, r3
 80077fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007800:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007804:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007808:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800780c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007810:	b29b      	uxth	r3, r3
 8007812:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	881b      	ldrh	r3, [r3, #0]
 8007820:	b29b      	uxth	r3, r3
 8007822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800782a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	441a      	add	r2, r3
 8007836:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007838:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800783c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007840:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007848:	b29b      	uxth	r3, r3
 800784a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3734      	adds	r7, #52	@ 0x34
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800785a:	b580      	push	{r7, lr}
 800785c:	b0ac      	sub	sp, #176	@ 0xb0
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	785b      	ldrb	r3, [r3, #1]
 8007868:	2b01      	cmp	r3, #1
 800786a:	f040 84ca 	bne.w	8008202 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	699a      	ldr	r2, [r3, #24]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	429a      	cmp	r2, r3
 8007878:	d904      	bls.n	8007884 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007882:	e003      	b.n	800788c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	7b1b      	ldrb	r3, [r3, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d122      	bne.n	80078da <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	6959      	ldr	r1, [r3, #20]
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	88da      	ldrh	r2, [r3, #6]
 800789c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 febd 	bl	8008622 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	613b      	str	r3, [r7, #16]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	461a      	mov	r2, r3
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	4413      	add	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	00da      	lsls	r2, r3, #3
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	4413      	add	r3, r2
 80078c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078ca:	60fb      	str	r3, [r7, #12]
 80078cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	801a      	strh	r2, [r3, #0]
 80078d6:	f000 bc6f 	b.w	80081b8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	78db      	ldrb	r3, [r3, #3]
 80078de:	2b02      	cmp	r3, #2
 80078e0:	f040 831e 	bne.w	8007f20 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	6a1a      	ldr	r2, [r3, #32]
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	f240 82cf 	bls.w	8007e90 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	4413      	add	r3, r2
 80078fc:	881b      	ldrh	r3, [r3, #0]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007908:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	441a      	add	r2, r3
 8007916:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800791a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800791e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007922:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800792a:	b29b      	uxth	r3, r3
 800792c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	6a1a      	ldr	r2, [r3, #32]
 8007932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007936:	1ad2      	subs	r2, r2, r3
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	881b      	ldrh	r3, [r3, #0]
 8007948:	b29b      	uxth	r3, r3
 800794a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 814f 	beq.w	8007bf2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	633b      	str	r3, [r7, #48]	@ 0x30
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	785b      	ldrb	r3, [r3, #1]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d16b      	bne.n	8007a38 <USB_EPStartXfer+0x1de>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800796a:	b29b      	uxth	r3, r3
 800796c:	461a      	mov	r2, r3
 800796e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007970:	4413      	add	r3, r2
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	00da      	lsls	r2, r3, #3
 800797a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797c:	4413      	add	r3, r2
 800797e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007982:	627b      	str	r3, [r7, #36]	@ 0x24
 8007984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007986:	881b      	ldrh	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800798e:	b29a      	uxth	r2, r3
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007992:	801a      	strh	r2, [r3, #0]
 8007994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10a      	bne.n	80079b2 <USB_EPStartXfer+0x158>
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	881b      	ldrh	r3, [r3, #0]
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079aa:	b29a      	uxth	r2, r3
 80079ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ae:	801a      	strh	r2, [r3, #0]
 80079b0:	e05b      	b.n	8007a6a <USB_EPStartXfer+0x210>
 80079b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80079b8:	d81c      	bhi.n	80079f4 <USB_EPStartXfer+0x19a>
 80079ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079c8:	f003 0301 	and.w	r3, r3, #1
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d004      	beq.n	80079da <USB_EPStartXfer+0x180>
 80079d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079d4:	3301      	adds	r3, #1
 80079d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29a      	uxth	r2, r3
 80079e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	029b      	lsls	r3, r3, #10
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	4313      	orrs	r3, r2
 80079ec:	b29a      	uxth	r2, r3
 80079ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f0:	801a      	strh	r2, [r3, #0]
 80079f2:	e03a      	b.n	8007a6a <USB_EPStartXfer+0x210>
 80079f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f8:	095b      	lsrs	r3, r3, #5
 80079fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a02:	f003 031f 	and.w	r3, r3, #31
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d104      	bne.n	8007a14 <USB_EPStartXfer+0x1ba>
 8007a0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a0e:	3b01      	subs	r3, #1
 8007a10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a16:	881b      	ldrh	r3, [r3, #0]
 8007a18:	b29a      	uxth	r2, r3
 8007a1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	029b      	lsls	r3, r3, #10
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	4313      	orrs	r3, r2
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a30:	b29a      	uxth	r2, r3
 8007a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a34:	801a      	strh	r2, [r3, #0]
 8007a36:	e018      	b.n	8007a6a <USB_EPStartXfer+0x210>
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	785b      	ldrb	r3, [r3, #1]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d114      	bne.n	8007a6a <USB_EPStartXfer+0x210>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	461a      	mov	r2, r3
 8007a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4c:	4413      	add	r3, r2
 8007a4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	00da      	lsls	r2, r3, #3
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	4413      	add	r3, r2
 8007a5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	895b      	ldrh	r3, [r3, #10]
 8007a6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	6959      	ldr	r1, [r3, #20]
 8007a76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 fdce 	bl	8008622 <USB_WritePMA>
            ep->xfer_buff += len;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	695a      	ldr	r2, [r3, #20]
 8007a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a8e:	441a      	add	r2, r3
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	6a1a      	ldr	r2, [r3, #32]
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d907      	bls.n	8007ab0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	6a1a      	ldr	r2, [r3, #32]
 8007aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa8:	1ad2      	subs	r2, r2, r3
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	621a      	str	r2, [r3, #32]
 8007aae:	e006      	b.n	8007abe <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	6a1b      	ldr	r3, [r3, #32]
 8007ab4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2200      	movs	r2, #0
 8007abc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	785b      	ldrb	r3, [r3, #1]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d16b      	bne.n	8007b9e <USB_EPStartXfer+0x344>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	61bb      	str	r3, [r7, #24]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	00da      	lsls	r2, r3, #3
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ae8:	617b      	str	r3, [r7, #20]
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	881b      	ldrh	r3, [r3, #0]
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	801a      	strh	r2, [r3, #0]
 8007afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10a      	bne.n	8007b18 <USB_EPStartXfer+0x2be>
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	881b      	ldrh	r3, [r3, #0]
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b10:	b29a      	uxth	r2, r3
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	801a      	strh	r2, [r3, #0]
 8007b16:	e05d      	b.n	8007bd4 <USB_EPStartXfer+0x37a>
 8007b18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b1e:	d81c      	bhi.n	8007b5a <USB_EPStartXfer+0x300>
 8007b20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b24:	085b      	lsrs	r3, r3, #1
 8007b26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d004      	beq.n	8007b40 <USB_EPStartXfer+0x2e6>
 8007b36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	881b      	ldrh	r3, [r3, #0]
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	029b      	lsls	r3, r3, #10
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	4313      	orrs	r3, r2
 8007b52:	b29a      	uxth	r2, r3
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	801a      	strh	r2, [r3, #0]
 8007b58:	e03c      	b.n	8007bd4 <USB_EPStartXfer+0x37a>
 8007b5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b5e:	095b      	lsrs	r3, r3, #5
 8007b60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b68:	f003 031f 	and.w	r3, r3, #31
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d104      	bne.n	8007b7a <USB_EPStartXfer+0x320>
 8007b70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b74:	3b01      	subs	r3, #1
 8007b76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	881b      	ldrh	r3, [r3, #0]
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	029b      	lsls	r3, r3, #10
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	801a      	strh	r2, [r3, #0]
 8007b9c:	e01a      	b.n	8007bd4 <USB_EPStartXfer+0x37a>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	785b      	ldrb	r3, [r3, #1]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d116      	bne.n	8007bd4 <USB_EPStartXfer+0x37a>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	623b      	str	r3, [r7, #32]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	6a3b      	ldr	r3, [r7, #32]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	623b      	str	r3, [r7, #32]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	00da      	lsls	r2, r3, #3
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bc8:	61fb      	str	r3, [r7, #28]
 8007bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bce:	b29a      	uxth	r2, r3
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	891b      	ldrh	r3, [r3, #8]
 8007bd8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	6959      	ldr	r1, [r3, #20]
 8007be0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 fd19 	bl	8008622 <USB_WritePMA>
 8007bf0:	e2e2      	b.n	80081b8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	785b      	ldrb	r3, [r3, #1]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d16b      	bne.n	8007cd2 <USB_EPStartXfer+0x478>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	461a      	mov	r2, r3
 8007c08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c0a:	4413      	add	r3, r2
 8007c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	00da      	lsls	r2, r3, #3
 8007c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c16:	4413      	add	r3, r2
 8007c18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c20:	881b      	ldrh	r3, [r3, #0]
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c2c:	801a      	strh	r2, [r3, #0]
 8007c2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10a      	bne.n	8007c4c <USB_EPStartXfer+0x3f2>
 8007c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c38:	881b      	ldrh	r3, [r3, #0]
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c48:	801a      	strh	r2, [r3, #0]
 8007c4a:	e05d      	b.n	8007d08 <USB_EPStartXfer+0x4ae>
 8007c4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c50:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c52:	d81c      	bhi.n	8007c8e <USB_EPStartXfer+0x434>
 8007c54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c58:	085b      	lsrs	r3, r3, #1
 8007c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d004      	beq.n	8007c74 <USB_EPStartXfer+0x41a>
 8007c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c6e:	3301      	adds	r3, #1
 8007c70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c76:	881b      	ldrh	r3, [r3, #0]
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	029b      	lsls	r3, r3, #10
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	4313      	orrs	r3, r2
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c8a:	801a      	strh	r2, [r3, #0]
 8007c8c:	e03c      	b.n	8007d08 <USB_EPStartXfer+0x4ae>
 8007c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c92:	095b      	lsrs	r3, r3, #5
 8007c94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c9c:	f003 031f 	and.w	r3, r3, #31
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d104      	bne.n	8007cae <USB_EPStartXfer+0x454>
 8007ca4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007cae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	029b      	lsls	r3, r3, #10
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cce:	801a      	strh	r2, [r3, #0]
 8007cd0:	e01a      	b.n	8007d08 <USB_EPStartXfer+0x4ae>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	785b      	ldrb	r3, [r3, #1]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d116      	bne.n	8007d08 <USB_EPStartXfer+0x4ae>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cea:	4413      	add	r3, r2
 8007cec:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	00da      	lsls	r2, r3, #3
 8007cf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	891b      	ldrh	r3, [r3, #8]
 8007d0c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	6959      	ldr	r1, [r3, #20]
 8007d14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 fc7f 	bl	8008622 <USB_WritePMA>
            ep->xfer_buff += len;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	695a      	ldr	r2, [r3, #20]
 8007d28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d2c:	441a      	add	r2, r3
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	6a1a      	ldr	r2, [r3, #32]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d907      	bls.n	8007d4e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	6a1a      	ldr	r2, [r3, #32]
 8007d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d46:	1ad2      	subs	r2, r2, r3
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	621a      	str	r2, [r3, #32]
 8007d4c:	e006      	b.n	8007d5c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	785b      	ldrb	r3, [r3, #1]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d16b      	bne.n	8007e40 <USB_EPStartXfer+0x5e6>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d78:	4413      	add	r3, r2
 8007d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	00da      	lsls	r2, r3, #3
 8007d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d84:	4413      	add	r3, r2
 8007d86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d8e:	881b      	ldrh	r3, [r3, #0]
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d9a:	801a      	strh	r2, [r3, #0]
 8007d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10a      	bne.n	8007dba <USB_EPStartXfer+0x560>
 8007da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da6:	881b      	ldrh	r3, [r3, #0]
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007db2:	b29a      	uxth	r2, r3
 8007db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db6:	801a      	strh	r2, [r3, #0]
 8007db8:	e05b      	b.n	8007e72 <USB_EPStartXfer+0x618>
 8007dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8007dc0:	d81c      	bhi.n	8007dfc <USB_EPStartXfer+0x5a2>
 8007dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dc6:	085b      	lsrs	r3, r3, #1
 8007dc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007dcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d004      	beq.n	8007de2 <USB_EPStartXfer+0x588>
 8007dd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ddc:	3301      	adds	r3, #1
 8007dde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	b29a      	uxth	r2, r3
 8007de8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	029b      	lsls	r3, r3, #10
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	4313      	orrs	r3, r2
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df8:	801a      	strh	r2, [r3, #0]
 8007dfa:	e03a      	b.n	8007e72 <USB_EPStartXfer+0x618>
 8007dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e00:	095b      	lsrs	r3, r3, #5
 8007e02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e0a:	f003 031f 	and.w	r3, r3, #31
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d104      	bne.n	8007e1c <USB_EPStartXfer+0x5c2>
 8007e12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e16:	3b01      	subs	r3, #1
 8007e18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e1e:	881b      	ldrh	r3, [r3, #0]
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	029b      	lsls	r3, r3, #10
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e38:	b29a      	uxth	r2, r3
 8007e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e3c:	801a      	strh	r2, [r3, #0]
 8007e3e:	e018      	b.n	8007e72 <USB_EPStartXfer+0x618>
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	785b      	ldrb	r3, [r3, #1]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d114      	bne.n	8007e72 <USB_EPStartXfer+0x618>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	461a      	mov	r2, r3
 8007e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e54:	4413      	add	r3, r2
 8007e56:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	00da      	lsls	r2, r3, #3
 8007e5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e60:	4413      	add	r3, r2
 8007e62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	895b      	ldrh	r3, [r3, #10]
 8007e76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	6959      	ldr	r1, [r3, #20]
 8007e7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fbca 	bl	8008622 <USB_WritePMA>
 8007e8e:	e193      	b.n	80081b8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	881b      	ldrh	r3, [r3, #0]
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007eaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eae:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	441a      	add	r2, r3
 8007ebc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007ec0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ec4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ec8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ee4:	4413      	add	r3, r2
 8007ee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	00da      	lsls	r2, r3, #3
 8007eee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007f00:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	891b      	ldrh	r3, [r3, #8]
 8007f06:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	6959      	ldr	r1, [r3, #20]
 8007f0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fb82 	bl	8008622 <USB_WritePMA>
 8007f1e:	e14b      	b.n	80081b8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	6a1a      	ldr	r2, [r3, #32]
 8007f24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f28:	1ad2      	subs	r2, r2, r3
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4413      	add	r3, r2
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f000 809a 	beq.w	800807a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	785b      	ldrb	r3, [r3, #1]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d16b      	bne.n	800802a <USB_EPStartXfer+0x7d0>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	461a      	mov	r2, r3
 8007f60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f62:	4413      	add	r3, r2
 8007f64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	00da      	lsls	r2, r3, #3
 8007f6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f6e:	4413      	add	r3, r2
 8007f70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f74:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f84:	801a      	strh	r2, [r3, #0]
 8007f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10a      	bne.n	8007fa4 <USB_EPStartXfer+0x74a>
 8007f8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f90:	881b      	ldrh	r3, [r3, #0]
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fa0:	801a      	strh	r2, [r3, #0]
 8007fa2:	e05b      	b.n	800805c <USB_EPStartXfer+0x802>
 8007fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fa8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007faa:	d81c      	bhi.n	8007fe6 <USB_EPStartXfer+0x78c>
 8007fac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fb0:	085b      	lsrs	r3, r3, #1
 8007fb2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007fb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fba:	f003 0301 	and.w	r3, r3, #1
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d004      	beq.n	8007fcc <USB_EPStartXfer+0x772>
 8007fc2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fce:	881b      	ldrh	r3, [r3, #0]
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	029b      	lsls	r3, r3, #10
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fe2:	801a      	strh	r2, [r3, #0]
 8007fe4:	e03a      	b.n	800805c <USB_EPStartXfer+0x802>
 8007fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fea:	095b      	lsrs	r3, r3, #5
 8007fec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ff4:	f003 031f 	and.w	r3, r3, #31
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d104      	bne.n	8008006 <USB_EPStartXfer+0x7ac>
 8007ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008000:	3b01      	subs	r3, #1
 8008002:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008006:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008008:	881b      	ldrh	r3, [r3, #0]
 800800a:	b29a      	uxth	r2, r3
 800800c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008010:	b29b      	uxth	r3, r3
 8008012:	029b      	lsls	r3, r3, #10
 8008014:	b29b      	uxth	r3, r3
 8008016:	4313      	orrs	r3, r2
 8008018:	b29b      	uxth	r3, r3
 800801a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800801e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008022:	b29a      	uxth	r2, r3
 8008024:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008026:	801a      	strh	r2, [r3, #0]
 8008028:	e018      	b.n	800805c <USB_EPStartXfer+0x802>
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	785b      	ldrb	r3, [r3, #1]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d114      	bne.n	800805c <USB_EPStartXfer+0x802>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008038:	b29b      	uxth	r3, r3
 800803a:	461a      	mov	r2, r3
 800803c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800803e:	4413      	add	r3, r2
 8008040:	673b      	str	r3, [r7, #112]	@ 0x70
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	00da      	lsls	r2, r3, #3
 8008048:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800804a:	4413      	add	r3, r2
 800804c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008050:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008056:	b29a      	uxth	r2, r3
 8008058:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800805a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	895b      	ldrh	r3, [r3, #10]
 8008060:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	6959      	ldr	r1, [r3, #20]
 8008068:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800806c:	b29b      	uxth	r3, r3
 800806e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 fad5 	bl	8008622 <USB_WritePMA>
 8008078:	e09e      	b.n	80081b8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	785b      	ldrb	r3, [r3, #1]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d16b      	bne.n	800815a <USB_EPStartXfer+0x900>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800808c:	b29b      	uxth	r3, r3
 800808e:	461a      	mov	r2, r3
 8008090:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008092:	4413      	add	r3, r2
 8008094:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	00da      	lsls	r2, r3, #3
 800809c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800809e:	4413      	add	r3, r2
 80080a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080a8:	881b      	ldrh	r3, [r3, #0]
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080b4:	801a      	strh	r2, [r3, #0]
 80080b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d10a      	bne.n	80080d4 <USB_EPStartXfer+0x87a>
 80080be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080c0:	881b      	ldrh	r3, [r3, #0]
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080cc:	b29a      	uxth	r2, r3
 80080ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080d0:	801a      	strh	r2, [r3, #0]
 80080d2:	e063      	b.n	800819c <USB_EPStartXfer+0x942>
 80080d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80080da:	d81c      	bhi.n	8008116 <USB_EPStartXfer+0x8bc>
 80080dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080e0:	085b      	lsrs	r3, r3, #1
 80080e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080ea:	f003 0301 	and.w	r3, r3, #1
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d004      	beq.n	80080fc <USB_EPStartXfer+0x8a2>
 80080f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080f6:	3301      	adds	r3, #1
 80080f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080fe:	881b      	ldrh	r3, [r3, #0]
 8008100:	b29a      	uxth	r2, r3
 8008102:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008106:	b29b      	uxth	r3, r3
 8008108:	029b      	lsls	r3, r3, #10
 800810a:	b29b      	uxth	r3, r3
 800810c:	4313      	orrs	r3, r2
 800810e:	b29a      	uxth	r2, r3
 8008110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008112:	801a      	strh	r2, [r3, #0]
 8008114:	e042      	b.n	800819c <USB_EPStartXfer+0x942>
 8008116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800811a:	095b      	lsrs	r3, r3, #5
 800811c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008120:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008124:	f003 031f 	and.w	r3, r3, #31
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <USB_EPStartXfer+0x8dc>
 800812c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008130:	3b01      	subs	r3, #1
 8008132:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008136:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b29a      	uxth	r2, r3
 800813c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008140:	b29b      	uxth	r3, r3
 8008142:	029b      	lsls	r3, r3, #10
 8008144:	b29b      	uxth	r3, r3
 8008146:	4313      	orrs	r3, r2
 8008148:	b29b      	uxth	r3, r3
 800814a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800814e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008152:	b29a      	uxth	r2, r3
 8008154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008156:	801a      	strh	r2, [r3, #0]
 8008158:	e020      	b.n	800819c <USB_EPStartXfer+0x942>
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	785b      	ldrb	r3, [r3, #1]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d11c      	bne.n	800819c <USB_EPStartXfer+0x942>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800816e:	b29b      	uxth	r3, r3
 8008170:	461a      	mov	r2, r3
 8008172:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008176:	4413      	add	r3, r2
 8008178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	00da      	lsls	r2, r3, #3
 8008182:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008186:	4413      	add	r3, r2
 8008188:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800818c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008190:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008194:	b29a      	uxth	r2, r3
 8008196:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800819a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	891b      	ldrh	r3, [r3, #8]
 80081a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	6959      	ldr	r1, [r3, #20]
 80081a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fa35 	bl	8008622 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	881b      	ldrh	r3, [r3, #0]
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ce:	817b      	strh	r3, [r7, #10]
 80081d0:	897b      	ldrh	r3, [r7, #10]
 80081d2:	f083 0310 	eor.w	r3, r3, #16
 80081d6:	817b      	strh	r3, [r7, #10]
 80081d8:	897b      	ldrh	r3, [r7, #10]
 80081da:	f083 0320 	eor.w	r3, r3, #32
 80081de:	817b      	strh	r3, [r7, #10]
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	441a      	add	r2, r3
 80081ea:	897b      	ldrh	r3, [r7, #10]
 80081ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	8013      	strh	r3, [r2, #0]
 8008200:	e0d5      	b.n	80083ae <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	7b1b      	ldrb	r3, [r3, #12]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d156      	bne.n	80082b8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	699b      	ldr	r3, [r3, #24]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d122      	bne.n	8008258 <USB_EPStartXfer+0x9fe>
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	78db      	ldrb	r3, [r3, #3]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d11e      	bne.n	8008258 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	b29b      	uxth	r3, r3
 8008228:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800822c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008230:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	441a      	add	r2, r3
 800823e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008242:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008246:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800824a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800824e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008252:	b29b      	uxth	r3, r3
 8008254:	8013      	strh	r3, [r2, #0]
 8008256:	e01d      	b.n	8008294 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4413      	add	r3, r2
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29b      	uxth	r3, r3
 8008266:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800826a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800826e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	441a      	add	r2, r3
 800827c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800828c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008290:	b29b      	uxth	r3, r3
 8008292:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	699a      	ldr	r2, [r3, #24]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	429a      	cmp	r2, r3
 800829e:	d907      	bls.n	80082b0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	699a      	ldr	r2, [r3, #24]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	1ad2      	subs	r2, r2, r3
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	619a      	str	r2, [r3, #24]
 80082ae:	e054      	b.n	800835a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	2200      	movs	r2, #0
 80082b4:	619a      	str	r2, [r3, #24]
 80082b6:	e050      	b.n	800835a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	78db      	ldrb	r3, [r3, #3]
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d142      	bne.n	8008346 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	69db      	ldr	r3, [r3, #28]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d048      	beq.n	800835a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	881b      	ldrh	r3, [r3, #0]
 80082d4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80082dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d005      	beq.n	80082f0 <USB_EPStartXfer+0xa96>
 80082e4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80082e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d10b      	bne.n	8008308 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082f0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80082f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d12e      	bne.n	800835a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008304:	2b00      	cmp	r3, #0
 8008306:	d128      	bne.n	800835a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4413      	add	r3, r2
 8008312:	881b      	ldrh	r3, [r3, #0]
 8008314:	b29b      	uxth	r3, r3
 8008316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800831a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800831e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	441a      	add	r2, r3
 800832c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008330:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008334:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008338:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800833c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008340:	b29b      	uxth	r3, r3
 8008342:	8013      	strh	r3, [r2, #0]
 8008344:	e009      	b.n	800835a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	78db      	ldrb	r3, [r3, #3]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d103      	bne.n	8008356 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2200      	movs	r2, #0
 8008352:	619a      	str	r2, [r3, #24]
 8008354:	e001      	b.n	800835a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e02a      	b.n	80083b0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	4413      	add	r3, r2
 8008364:	881b      	ldrh	r3, [r3, #0]
 8008366:	b29b      	uxth	r3, r3
 8008368:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800836c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008370:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008374:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008378:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800837c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008380:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008384:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008388:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	441a      	add	r2, r3
 8008396:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800839a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800839e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	37b0      	adds	r7, #176	@ 0xb0
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	785b      	ldrb	r3, [r3, #1]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d020      	beq.n	800840c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	881b      	ldrh	r3, [r3, #0]
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083e0:	81bb      	strh	r3, [r7, #12]
 80083e2:	89bb      	ldrh	r3, [r7, #12]
 80083e4:	f083 0310 	eor.w	r3, r3, #16
 80083e8:	81bb      	strh	r3, [r7, #12]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	441a      	add	r2, r3
 80083f4:	89bb      	ldrh	r3, [r7, #12]
 80083f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008406:	b29b      	uxth	r3, r3
 8008408:	8013      	strh	r3, [r2, #0]
 800840a:	e01f      	b.n	800844c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4413      	add	r3, r2
 8008416:	881b      	ldrh	r3, [r3, #0]
 8008418:	b29b      	uxth	r3, r3
 800841a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800841e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008422:	81fb      	strh	r3, [r7, #14]
 8008424:	89fb      	ldrh	r3, [r7, #14]
 8008426:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800842a:	81fb      	strh	r3, [r7, #14]
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	441a      	add	r2, r3
 8008436:	89fb      	ldrh	r3, [r7, #14]
 8008438:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800843c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008440:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008448:	b29b      	uxth	r3, r3
 800844a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3714      	adds	r7, #20
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr

0800845a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800845a:	b480      	push	{r7}
 800845c:	b087      	sub	sp, #28
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	785b      	ldrb	r3, [r3, #1]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d04c      	beq.n	8008506 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4413      	add	r3, r2
 8008476:	881b      	ldrh	r3, [r3, #0]
 8008478:	823b      	strh	r3, [r7, #16]
 800847a:	8a3b      	ldrh	r3, [r7, #16]
 800847c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01b      	beq.n	80084bc <USB_EPClearStall+0x62>
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4413      	add	r3, r2
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	b29b      	uxth	r3, r3
 8008492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849a:	81fb      	strh	r3, [r7, #14]
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	441a      	add	r2, r3
 80084a6:	89fb      	ldrh	r3, [r7, #14]
 80084a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	78db      	ldrb	r3, [r3, #3]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d06c      	beq.n	800859e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4413      	add	r3, r2
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084da:	81bb      	strh	r3, [r7, #12]
 80084dc:	89bb      	ldrh	r3, [r7, #12]
 80084de:	f083 0320 	eor.w	r3, r3, #32
 80084e2:	81bb      	strh	r3, [r7, #12]
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	441a      	add	r2, r3
 80084ee:	89bb      	ldrh	r3, [r7, #12]
 80084f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008500:	b29b      	uxth	r3, r3
 8008502:	8013      	strh	r3, [r2, #0]
 8008504:	e04b      	b.n	800859e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	82fb      	strh	r3, [r7, #22]
 8008514:	8afb      	ldrh	r3, [r7, #22]
 8008516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d01b      	beq.n	8008556 <USB_EPClearStall+0xfc>
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	4413      	add	r3, r2
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29b      	uxth	r3, r3
 800852c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008534:	82bb      	strh	r3, [r7, #20]
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	441a      	add	r2, r3
 8008540:	8abb      	ldrh	r3, [r7, #20]
 8008542:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008546:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800854a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800854e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008552:	b29b      	uxth	r3, r3
 8008554:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	4413      	add	r3, r2
 8008560:	881b      	ldrh	r3, [r3, #0]
 8008562:	b29b      	uxth	r3, r3
 8008564:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800856c:	827b      	strh	r3, [r7, #18]
 800856e:	8a7b      	ldrh	r3, [r7, #18]
 8008570:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008574:	827b      	strh	r3, [r7, #18]
 8008576:	8a7b      	ldrh	r3, [r7, #18]
 8008578:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800857c:	827b      	strh	r3, [r7, #18]
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	441a      	add	r2, r3
 8008588:	8a7b      	ldrh	r3, [r7, #18]
 800858a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800858e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800859a:	b29b      	uxth	r3, r3
 800859c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	371c      	adds	r7, #28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	460b      	mov	r3, r1
 80085b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80085b8:	78fb      	ldrb	r3, [r7, #3]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d103      	bne.n	80085c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2280      	movs	r2, #128	@ 0x80
 80085c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b083      	sub	sp, #12
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085ec:	b29a      	uxth	r2, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	370c      	adds	r7, #12
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008602:	b480      	push	{r7}
 8008604:	b085      	sub	sp, #20
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008610:	b29b      	uxth	r3, r3
 8008612:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008614:	68fb      	ldr	r3, [r7, #12]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3714      	adds	r7, #20
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr

08008622 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008622:	b480      	push	{r7}
 8008624:	b08b      	sub	sp, #44	@ 0x2c
 8008626:	af00      	add	r7, sp, #0
 8008628:	60f8      	str	r0, [r7, #12]
 800862a:	60b9      	str	r1, [r7, #8]
 800862c:	4611      	mov	r1, r2
 800862e:	461a      	mov	r2, r3
 8008630:	460b      	mov	r3, r1
 8008632:	80fb      	strh	r3, [r7, #6]
 8008634:	4613      	mov	r3, r2
 8008636:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008638:	88bb      	ldrh	r3, [r7, #4]
 800863a:	3301      	adds	r3, #1
 800863c:	085b      	lsrs	r3, r3, #1
 800863e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008648:	88fa      	ldrh	r2, [r7, #6]
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	4413      	add	r3, r2
 800864e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008652:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	627b      	str	r3, [r7, #36]	@ 0x24
 8008658:	e01c      	b.n	8008694 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	781b      	ldrb	r3, [r3, #0]
 800865e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	3301      	adds	r3, #1
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	b21b      	sxth	r3, r3
 8008668:	021b      	lsls	r3, r3, #8
 800866a:	b21a      	sxth	r2, r3
 800866c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008670:	4313      	orrs	r3, r2
 8008672:	b21b      	sxth	r3, r3
 8008674:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	8a7a      	ldrh	r2, [r7, #18]
 800867a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800867c:	6a3b      	ldr	r3, [r7, #32]
 800867e:	3302      	adds	r3, #2
 8008680:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	3301      	adds	r3, #1
 8008686:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	3301      	adds	r3, #1
 800868c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	3b01      	subs	r3, #1
 8008692:	627b      	str	r3, [r7, #36]	@ 0x24
 8008694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1df      	bne.n	800865a <USB_WritePMA+0x38>
  }
}
 800869a:	bf00      	nop
 800869c:	bf00      	nop
 800869e:	372c      	adds	r7, #44	@ 0x2c
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b08b      	sub	sp, #44	@ 0x2c
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	4611      	mov	r1, r2
 80086b4:	461a      	mov	r2, r3
 80086b6:	460b      	mov	r3, r1
 80086b8:	80fb      	strh	r3, [r7, #6]
 80086ba:	4613      	mov	r3, r2
 80086bc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80086be:	88bb      	ldrh	r3, [r7, #4]
 80086c0:	085b      	lsrs	r3, r3, #1
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80086ce:	88fa      	ldrh	r2, [r7, #6]
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086d8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80086de:	e018      	b.n	8008712 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	881b      	ldrh	r3, [r3, #0]
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	3302      	adds	r3, #2
 80086ec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	3301      	adds	r3, #1
 80086fa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	0a1b      	lsrs	r3, r3, #8
 8008700:	b2da      	uxtb	r2, r3
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	3301      	adds	r3, #1
 800870a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800870c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870e:	3b01      	subs	r3, #1
 8008710:	627b      	str	r3, [r7, #36]	@ 0x24
 8008712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008714:	2b00      	cmp	r3, #0
 8008716:	d1e3      	bne.n	80086e0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008718:	88bb      	ldrh	r3, [r7, #4]
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	b29b      	uxth	r3, r3
 8008720:	2b00      	cmp	r3, #0
 8008722:	d007      	beq.n	8008734 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008724:	6a3b      	ldr	r3, [r7, #32]
 8008726:	881b      	ldrh	r3, [r3, #0]
 8008728:	b29b      	uxth	r3, r3
 800872a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	b2da      	uxtb	r2, r3
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	701a      	strb	r2, [r3, #0]
  }
}
 8008734:	bf00      	nop
 8008736:	372c      	adds	r7, #44	@ 0x2c
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800874c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008750:	f005 fb2a 	bl	800dda8 <USBD_static_malloc>
 8008754:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d105      	bne.n	8008768 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8008764:	2302      	movs	r3, #2
 8008766:	e066      	b.n	8008836 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	7c1b      	ldrb	r3, [r3, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d119      	bne.n	80087ac <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800877c:	2202      	movs	r2, #2
 800877e:	2181      	movs	r1, #129	@ 0x81
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f005 f9b8 	bl	800daf6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800878c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008790:	2202      	movs	r2, #2
 8008792:	2101      	movs	r1, #1
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f005 f9ae 	bl	800daf6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2201      	movs	r2, #1
 800879e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2210      	movs	r2, #16
 80087a6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80087aa:	e016      	b.n	80087da <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80087ac:	2340      	movs	r3, #64	@ 0x40
 80087ae:	2202      	movs	r2, #2
 80087b0:	2181      	movs	r1, #129	@ 0x81
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f005 f99f 	bl	800daf6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80087be:	2340      	movs	r3, #64	@ 0x40
 80087c0:	2202      	movs	r2, #2
 80087c2:	2101      	movs	r1, #1
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f005 f996 	bl	800daf6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2210      	movs	r2, #16
 80087d6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80087da:	2308      	movs	r3, #8
 80087dc:	2203      	movs	r2, #3
 80087de:	2182      	movs	r1, #130	@ 0x82
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f005 f988 	bl	800daf6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	7c1b      	ldrb	r3, [r3, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d109      	bne.n	8008824 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008816:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800881a:	2101      	movs	r1, #1
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f005 fa59 	bl	800dcd4 <USBD_LL_PrepareReceive>
 8008822:	e007      	b.n	8008834 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800882a:	2340      	movs	r3, #64	@ 0x40
 800882c:	2101      	movs	r1, #1
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f005 fa50 	bl	800dcd4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b082      	sub	sp, #8
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
 8008846:	460b      	mov	r3, r1
 8008848:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800884a:	2181      	movs	r1, #129	@ 0x81
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f005 f978 	bl	800db42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008858:	2101      	movs	r1, #1
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f005 f971 	bl	800db42 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008868:	2182      	movs	r1, #130	@ 0x82
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f005 f969 	bl	800db42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2200      	movs	r2, #0
 8008874:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00e      	beq.n	80088a8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800889a:	4618      	mov	r0, r3
 800889c:	f005 fa92 	bl	800ddc4 <USBD_static_free>
    pdev->pClassData = NULL;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b086      	sub	sp, #24
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80088c6:	2300      	movs	r3, #0
 80088c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80088ca:	2300      	movs	r3, #0
 80088cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80088ce:	2300      	movs	r3, #0
 80088d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d101      	bne.n	80088dc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80088d8:	2303      	movs	r3, #3
 80088da:	e0af      	b.n	8008a3c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d03f      	beq.n	8008968 <USBD_CDC_Setup+0xb4>
 80088e8:	2b20      	cmp	r3, #32
 80088ea:	f040 809f 	bne.w	8008a2c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	88db      	ldrh	r3, [r3, #6]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d02e      	beq.n	8008954 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	b25b      	sxtb	r3, r3
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	da16      	bge.n	800892e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	683a      	ldr	r2, [r7, #0]
 800890a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800890c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	88d2      	ldrh	r2, [r2, #6]
 8008912:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	88db      	ldrh	r3, [r3, #6]
 8008918:	2b07      	cmp	r3, #7
 800891a:	bf28      	it	cs
 800891c:	2307      	movcs	r3, #7
 800891e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	89fa      	ldrh	r2, [r7, #14]
 8008924:	4619      	mov	r1, r3
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 facf 	bl	8009eca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800892c:	e085      	b.n	8008a3a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	785a      	ldrb	r2, [r3, #1]
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	88db      	ldrh	r3, [r3, #6]
 800893c:	b2da      	uxtb	r2, r3
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008944:	6939      	ldr	r1, [r7, #16]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	88db      	ldrh	r3, [r3, #6]
 800894a:	461a      	mov	r2, r3
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f001 fae8 	bl	8009f22 <USBD_CtlPrepareRx>
      break;
 8008952:	e072      	b.n	8008a3a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	7850      	ldrb	r0, [r2, #1]
 8008960:	2200      	movs	r2, #0
 8008962:	6839      	ldr	r1, [r7, #0]
 8008964:	4798      	blx	r3
      break;
 8008966:	e068      	b.n	8008a3a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	785b      	ldrb	r3, [r3, #1]
 800896c:	2b0b      	cmp	r3, #11
 800896e:	d852      	bhi.n	8008a16 <USBD_CDC_Setup+0x162>
 8008970:	a201      	add	r2, pc, #4	@ (adr r2, 8008978 <USBD_CDC_Setup+0xc4>)
 8008972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008976:	bf00      	nop
 8008978:	080089a9 	.word	0x080089a9
 800897c:	08008a25 	.word	0x08008a25
 8008980:	08008a17 	.word	0x08008a17
 8008984:	08008a17 	.word	0x08008a17
 8008988:	08008a17 	.word	0x08008a17
 800898c:	08008a17 	.word	0x08008a17
 8008990:	08008a17 	.word	0x08008a17
 8008994:	08008a17 	.word	0x08008a17
 8008998:	08008a17 	.word	0x08008a17
 800899c:	08008a17 	.word	0x08008a17
 80089a0:	080089d3 	.word	0x080089d3
 80089a4:	080089fd 	.word	0x080089fd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b03      	cmp	r3, #3
 80089b2:	d107      	bne.n	80089c4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80089b4:	f107 030a 	add.w	r3, r7, #10
 80089b8:	2202      	movs	r2, #2
 80089ba:	4619      	mov	r1, r3
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f001 fa84 	bl	8009eca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80089c2:	e032      	b.n	8008a2a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80089c4:	6839      	ldr	r1, [r7, #0]
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f001 fa0e 	bl	8009de8 <USBD_CtlError>
            ret = USBD_FAIL;
 80089cc:	2303      	movs	r3, #3
 80089ce:	75fb      	strb	r3, [r7, #23]
          break;
 80089d0:	e02b      	b.n	8008a2a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b03      	cmp	r3, #3
 80089dc:	d107      	bne.n	80089ee <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80089de:	f107 030d 	add.w	r3, r7, #13
 80089e2:	2201      	movs	r2, #1
 80089e4:	4619      	mov	r1, r3
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f001 fa6f 	bl	8009eca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80089ec:	e01d      	b.n	8008a2a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f001 f9f9 	bl	8009de8 <USBD_CtlError>
            ret = USBD_FAIL;
 80089f6:	2303      	movs	r3, #3
 80089f8:	75fb      	strb	r3, [r7, #23]
          break;
 80089fa:	e016      	b.n	8008a2a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b03      	cmp	r3, #3
 8008a06:	d00f      	beq.n	8008a28 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f001 f9ec 	bl	8009de8 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a10:	2303      	movs	r3, #3
 8008a12:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008a14:	e008      	b.n	8008a28 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 f9e5 	bl	8009de8 <USBD_CtlError>
          ret = USBD_FAIL;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	75fb      	strb	r3, [r7, #23]
          break;
 8008a22:	e002      	b.n	8008a2a <USBD_CDC_Setup+0x176>
          break;
 8008a24:	bf00      	nop
 8008a26:	e008      	b.n	8008a3a <USBD_CDC_Setup+0x186>
          break;
 8008a28:	bf00      	nop
      }
      break;
 8008a2a:	e006      	b.n	8008a3a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f001 f9da 	bl	8009de8 <USBD_CtlError>
      ret = USBD_FAIL;
 8008a34:	2303      	movs	r3, #3
 8008a36:	75fb      	strb	r3, [r7, #23]
      break;
 8008a38:	bf00      	nop
  }

  return (uint8_t)ret;
 8008a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3718      	adds	r7, #24
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008a56:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d101      	bne.n	8008a66 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e04f      	b.n	8008b06 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a6c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008a6e:	78fa      	ldrb	r2, [r7, #3]
 8008a70:	6879      	ldr	r1, [r7, #4]
 8008a72:	4613      	mov	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	440b      	add	r3, r1
 8008a7c:	3318      	adds	r3, #24
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d029      	beq.n	8008ad8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008a84:	78fa      	ldrb	r2, [r7, #3]
 8008a86:	6879      	ldr	r1, [r7, #4]
 8008a88:	4613      	mov	r3, r2
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	4413      	add	r3, r2
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	440b      	add	r3, r1
 8008a92:	3318      	adds	r3, #24
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	78f9      	ldrb	r1, [r7, #3]
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	440b      	add	r3, r1
 8008aa0:	00db      	lsls	r3, r3, #3
 8008aa2:	4403      	add	r3, r0
 8008aa4:	3320      	adds	r3, #32
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	fbb2 f1f3 	udiv	r1, r2, r3
 8008aac:	fb01 f303 	mul.w	r3, r1, r3
 8008ab0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d110      	bne.n	8008ad8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008ab6:	78fa      	ldrb	r2, [r7, #3]
 8008ab8:	6879      	ldr	r1, [r7, #4]
 8008aba:	4613      	mov	r3, r2
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	4413      	add	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	3318      	adds	r3, #24
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008aca:	78f9      	ldrb	r1, [r7, #3]
 8008acc:	2300      	movs	r3, #0
 8008ace:	2200      	movs	r2, #0
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f005 f8de 	bl	800dc92 <USBD_LL_Transmit>
 8008ad6:	e015      	b.n	8008b04 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2200      	movs	r2, #0
 8008adc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00b      	beq.n	8008b04 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008af2:	691b      	ldr	r3, [r3, #16]
 8008af4:	68ba      	ldr	r2, [r7, #8]
 8008af6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008b00:	78fa      	ldrb	r2, [r7, #3]
 8008b02:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	460b      	mov	r3, r1
 8008b18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b20:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e015      	b.n	8008b5c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008b30:	78fb      	ldrb	r3, [r7, #3]
 8008b32:	4619      	mov	r1, r3
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f005 f8ee 	bl	800dd16 <USBD_LL_GetRxDataSize>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008b56:	4611      	mov	r1, r2
 8008b58:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3710      	adds	r7, #16
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b72:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d101      	bne.n	8008b7e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	e01a      	b.n	8008bb4 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d014      	beq.n	8008bb2 <USBD_CDC_EP0_RxReady+0x4e>
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008b8e:	2bff      	cmp	r3, #255	@ 0xff
 8008b90:	d00f      	beq.n	8008bb2 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008ba0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008ba8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	22ff      	movs	r2, #255	@ 0xff
 8008bae:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2243      	movs	r2, #67	@ 0x43
 8008bc8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008bca:	4b03      	ldr	r3, [pc, #12]	@ (8008bd8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	370c      	adds	r7, #12
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr
 8008bd8:	20000094 	.word	0x20000094

08008bdc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2243      	movs	r2, #67	@ 0x43
 8008be8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008bea:	4b03      	ldr	r3, [pc, #12]	@ (8008bf8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr
 8008bf8:	20000050 	.word	0x20000050

08008bfc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2243      	movs	r2, #67	@ 0x43
 8008c08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008c0a:	4b03      	ldr	r3, [pc, #12]	@ (8008c18 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	200000d8 	.word	0x200000d8

08008c1c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	220a      	movs	r2, #10
 8008c28:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008c2a:	4b03      	ldr	r3, [pc, #12]	@ (8008c38 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr
 8008c38:	2000000c 	.word	0x2000000c

08008c3c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d101      	bne.n	8008c50 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e004      	b.n	8008c5a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	370c      	adds	r7, #12
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr

08008c66 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008c66:	b480      	push	{r7}
 8008c68:	b087      	sub	sp, #28
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	60f8      	str	r0, [r7, #12]
 8008c6e:	60b9      	str	r1, [r7, #8]
 8008c70:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c78:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008c80:	2303      	movs	r3, #3
 8008c82:	e008      	b.n	8008c96 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	68ba      	ldr	r2, [r7, #8]
 8008c88:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b085      	sub	sp, #20
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cb2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e004      	b.n	8008cc8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	683a      	ldr	r2, [r7, #0]
 8008cc2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3714      	adds	r7, #20
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ce2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d101      	bne.n	8008cf6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e01a      	b.n	8008d2c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d114      	bne.n	8008d2a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008d1e:	2181      	movs	r1, #129	@ 0x81
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f004 ffb6 	bl	800dc92 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008d26:	2300      	movs	r3, #0
 8008d28:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008d4e:	2303      	movs	r3, #3
 8008d50:	e016      	b.n	8008d80 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	7c1b      	ldrb	r3, [r3, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d109      	bne.n	8008d6e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d64:	2101      	movs	r1, #1
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f004 ffb4 	bl	800dcd4 <USBD_LL_PrepareReceive>
 8008d6c:	e007      	b.n	8008d7e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d74:	2340      	movs	r3, #64	@ 0x40
 8008d76:	2101      	movs	r1, #1
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f004 ffab 	bl	800dcd4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b086      	sub	sp, #24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	4613      	mov	r3, r2
 8008d94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d101      	bne.n	8008da0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	e01f      	b.n	8008de0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	79fa      	ldrb	r2, [r7, #7]
 8008dd2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f004 fe13 	bl	800da00 <USBD_LL_Init>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d101      	bne.n	8008e00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	e016      	b.n	8008e2e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00b      	beq.n	8008e2c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e1c:	f107 020e 	add.w	r2, r7, #14
 8008e20:	4610      	mov	r0, r2
 8008e22:	4798      	blx	r3
 8008e24:	4602      	mov	r2, r0
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b082      	sub	sp, #8
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f004 fe3e 	bl	800dac0 <USBD_LL_Start>
 8008e44:	4603      	mov	r3, r0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3708      	adds	r7, #8
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008e4e:	b480      	push	{r7}
 8008e50:	b083      	sub	sp, #12
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e56:	2300      	movs	r3, #0
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008e70:	2303      	movs	r3, #3
 8008e72:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d009      	beq.n	8008e92 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	78fa      	ldrb	r2, [r7, #3]
 8008e88:	4611      	mov	r1, r2
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	4798      	blx	r3
 8008e8e:	4603      	mov	r3, r0
 8008e90:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3710      	adds	r7, #16
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d007      	beq.n	8008ec2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	4798      	blx	r3
  }

  return USBD_OK;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008edc:	6839      	ldr	r1, [r7, #0]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f000 ff48 	bl	8009d74 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f00:	f003 031f 	and.w	r3, r3, #31
 8008f04:	2b02      	cmp	r3, #2
 8008f06:	d01a      	beq.n	8008f3e <USBD_LL_SetupStage+0x72>
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d822      	bhi.n	8008f52 <USBD_LL_SetupStage+0x86>
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d002      	beq.n	8008f16 <USBD_LL_SetupStage+0x4a>
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d00a      	beq.n	8008f2a <USBD_LL_SetupStage+0x5e>
 8008f14:	e01d      	b.n	8008f52 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 f9f0 	bl	8009304 <USBD_StdDevReq>
 8008f24:	4603      	mov	r3, r0
 8008f26:	73fb      	strb	r3, [r7, #15]
      break;
 8008f28:	e020      	b.n	8008f6c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 fa54 	bl	80093e0 <USBD_StdItfReq>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f3c:	e016      	b.n	8008f6c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f44:	4619      	mov	r1, r3
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fa93 	bl	8009472 <USBD_StdEPReq>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f50:	e00c      	b.n	8008f6c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f58:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	4619      	mov	r1, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f004 fe0d 	bl	800db80 <USBD_LL_StallEP>
 8008f66:	4603      	mov	r3, r0
 8008f68:	73fb      	strb	r3, [r7, #15]
      break;
 8008f6a:	bf00      	nop
  }

  return ret;
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008f76:	b580      	push	{r7, lr}
 8008f78:	b086      	sub	sp, #24
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	60f8      	str	r0, [r7, #12]
 8008f7e:	460b      	mov	r3, r1
 8008f80:	607a      	str	r2, [r7, #4]
 8008f82:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008f84:	7afb      	ldrb	r3, [r7, #11]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d138      	bne.n	8008ffc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008f90:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f98:	2b03      	cmp	r3, #3
 8008f9a:	d14a      	bne.n	8009032 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	689a      	ldr	r2, [r3, #8]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d913      	bls.n	8008fd0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	689a      	ldr	r2, [r3, #8]
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	1ad2      	subs	r2, r2, r3
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	68da      	ldr	r2, [r3, #12]
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	bf28      	it	cs
 8008fc2:	4613      	movcs	r3, r2
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	6879      	ldr	r1, [r7, #4]
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f000 ffc7 	bl	8009f5c <USBD_CtlContinueRx>
 8008fce:	e030      	b.n	8009032 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b03      	cmp	r3, #3
 8008fda:	d10b      	bne.n	8008ff4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d005      	beq.n	8008ff4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 ffc2 	bl	8009f7e <USBD_CtlSendStatus>
 8008ffa:	e01a      	b.n	8009032 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b03      	cmp	r3, #3
 8009006:	d114      	bne.n	8009032 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00e      	beq.n	8009032 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	7afa      	ldrb	r2, [r7, #11]
 800901e:	4611      	mov	r1, r2
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	4798      	blx	r3
 8009024:	4603      	mov	r3, r0
 8009026:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009028:	7dfb      	ldrb	r3, [r7, #23]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800902e:	7dfb      	ldrb	r3, [r7, #23]
 8009030:	e000      	b.n	8009034 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3718      	adds	r7, #24
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	460b      	mov	r3, r1
 8009046:	607a      	str	r2, [r7, #4]
 8009048:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800904a:	7afb      	ldrb	r3, [r7, #11]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d16b      	bne.n	8009128 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	3314      	adds	r3, #20
 8009054:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800905c:	2b02      	cmp	r3, #2
 800905e:	d156      	bne.n	800910e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	689a      	ldr	r2, [r3, #8]
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	429a      	cmp	r2, r3
 800906a:	d914      	bls.n	8009096 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	689a      	ldr	r2, [r3, #8]
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	1ad2      	subs	r2, r2, r3
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	461a      	mov	r2, r3
 8009080:	6879      	ldr	r1, [r7, #4]
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f000 ff3c 	bl	8009f00 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009088:	2300      	movs	r3, #0
 800908a:	2200      	movs	r2, #0
 800908c:	2100      	movs	r1, #0
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f004 fe20 	bl	800dcd4 <USBD_LL_PrepareReceive>
 8009094:	e03b      	b.n	800910e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	68da      	ldr	r2, [r3, #12]
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	429a      	cmp	r2, r3
 80090a0:	d11c      	bne.n	80090dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	685a      	ldr	r2, [r3, #4]
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d316      	bcc.n	80090dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	685a      	ldr	r2, [r3, #4]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d20f      	bcs.n	80090dc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80090bc:	2200      	movs	r2, #0
 80090be:	2100      	movs	r1, #0
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f000 ff1d 	bl	8009f00 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	2100      	movs	r1, #0
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f004 fdfd 	bl	800dcd4 <USBD_LL_PrepareReceive>
 80090da:	e018      	b.n	800910e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e2:	b2db      	uxtb	r3, r3
 80090e4:	2b03      	cmp	r3, #3
 80090e6:	d10b      	bne.n	8009100 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d005      	beq.n	8009100 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009100:	2180      	movs	r1, #128	@ 0x80
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f004 fd3c 	bl	800db80 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 ff4b 	bl	8009fa4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009114:	2b01      	cmp	r3, #1
 8009116:	d122      	bne.n	800915e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f7ff fe98 	bl	8008e4e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009126:	e01a      	b.n	800915e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800912e:	b2db      	uxtb	r3, r3
 8009130:	2b03      	cmp	r3, #3
 8009132:	d114      	bne.n	800915e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00e      	beq.n	800915e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	7afa      	ldrb	r2, [r7, #11]
 800914a:	4611      	mov	r1, r2
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	4798      	blx	r3
 8009150:	4603      	mov	r3, r0
 8009152:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009154:	7dfb      	ldrb	r3, [r7, #23]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d001      	beq.n	800915e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800915a:	7dfb      	ldrb	r3, [r7, #23]
 800915c:	e000      	b.n	8009160 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3718      	adds	r7, #24
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009194:	2b00      	cmp	r3, #0
 8009196:	d101      	bne.n	800919c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009198:	2303      	movs	r3, #3
 800919a:	e02f      	b.n	80091fc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00f      	beq.n	80091c6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d009      	beq.n	80091c6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	6852      	ldr	r2, [r2, #4]
 80091be:	b2d2      	uxtb	r2, r2
 80091c0:	4611      	mov	r1, r2
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091c6:	2340      	movs	r3, #64	@ 0x40
 80091c8:	2200      	movs	r2, #0
 80091ca:	2100      	movs	r1, #0
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f004 fc92 	bl	800daf6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2240      	movs	r2, #64	@ 0x40
 80091de:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091e2:	2340      	movs	r3, #64	@ 0x40
 80091e4:	2200      	movs	r2, #0
 80091e6:	2180      	movs	r1, #128	@ 0x80
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f004 fc84 	bl	800daf6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2201      	movs	r2, #1
 80091f2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2240      	movs	r2, #64	@ 0x40
 80091f8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80091fa:	2300      	movs	r3, #0
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3708      	adds	r7, #8
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	78fa      	ldrb	r2, [r7, #3]
 8009214:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009232:	b2da      	uxtb	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2204      	movs	r2, #4
 800923e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800925e:	b2db      	uxtb	r3, r3
 8009260:	2b04      	cmp	r3, #4
 8009262:	d106      	bne.n	8009272 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800926a:	b2da      	uxtb	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b082      	sub	sp, #8
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800928e:	2b00      	cmp	r3, #0
 8009290:	d101      	bne.n	8009296 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009292:	2303      	movs	r3, #3
 8009294:	e012      	b.n	80092bc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800929c:	b2db      	uxtb	r3, r3
 800929e:	2b03      	cmp	r3, #3
 80092a0:	d10b      	bne.n	80092ba <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092a8:	69db      	ldr	r3, [r3, #28]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092b4:	69db      	ldr	r3, [r3, #28]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3708      	adds	r7, #8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b087      	sub	sp, #28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	3301      	adds	r3, #1
 80092da:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80092e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80092e6:	021b      	lsls	r3, r3, #8
 80092e8:	b21a      	sxth	r2, r3
 80092ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	b21b      	sxth	r3, r3
 80092f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80092f4:	89fb      	ldrh	r3, [r7, #14]
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	371c      	adds	r7, #28
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr
	...

08009304 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800931a:	2b40      	cmp	r3, #64	@ 0x40
 800931c:	d005      	beq.n	800932a <USBD_StdDevReq+0x26>
 800931e:	2b40      	cmp	r3, #64	@ 0x40
 8009320:	d853      	bhi.n	80093ca <USBD_StdDevReq+0xc6>
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00b      	beq.n	800933e <USBD_StdDevReq+0x3a>
 8009326:	2b20      	cmp	r3, #32
 8009328:	d14f      	bne.n	80093ca <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	4798      	blx	r3
 8009338:	4603      	mov	r3, r0
 800933a:	73fb      	strb	r3, [r7, #15]
      break;
 800933c:	e04a      	b.n	80093d4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	785b      	ldrb	r3, [r3, #1]
 8009342:	2b09      	cmp	r3, #9
 8009344:	d83b      	bhi.n	80093be <USBD_StdDevReq+0xba>
 8009346:	a201      	add	r2, pc, #4	@ (adr r2, 800934c <USBD_StdDevReq+0x48>)
 8009348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800934c:	080093a1 	.word	0x080093a1
 8009350:	080093b5 	.word	0x080093b5
 8009354:	080093bf 	.word	0x080093bf
 8009358:	080093ab 	.word	0x080093ab
 800935c:	080093bf 	.word	0x080093bf
 8009360:	0800937f 	.word	0x0800937f
 8009364:	08009375 	.word	0x08009375
 8009368:	080093bf 	.word	0x080093bf
 800936c:	08009397 	.word	0x08009397
 8009370:	08009389 	.word	0x08009389
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 f9de 	bl	8009738 <USBD_GetDescriptor>
          break;
 800937c:	e024      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800937e:	6839      	ldr	r1, [r7, #0]
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 fb6d 	bl	8009a60 <USBD_SetAddress>
          break;
 8009386:	e01f      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009388:	6839      	ldr	r1, [r7, #0]
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 fbac 	bl	8009ae8 <USBD_SetConfig>
 8009390:	4603      	mov	r3, r0
 8009392:	73fb      	strb	r3, [r7, #15]
          break;
 8009394:	e018      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fc4b 	bl	8009c34 <USBD_GetConfig>
          break;
 800939e:	e013      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80093a0:	6839      	ldr	r1, [r7, #0]
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fc7c 	bl	8009ca0 <USBD_GetStatus>
          break;
 80093a8:	e00e      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80093aa:	6839      	ldr	r1, [r7, #0]
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f000 fcab 	bl	8009d08 <USBD_SetFeature>
          break;
 80093b2:	e009      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 fcba 	bl	8009d30 <USBD_ClrFeature>
          break;
 80093bc:	e004      	b.n	80093c8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80093be:	6839      	ldr	r1, [r7, #0]
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 fd11 	bl	8009de8 <USBD_CtlError>
          break;
 80093c6:	bf00      	nop
      }
      break;
 80093c8:	e004      	b.n	80093d4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 fd0b 	bl	8009de8 <USBD_CtlError>
      break;
 80093d2:	bf00      	nop
  }

  return ret;
 80093d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3710      	adds	r7, #16
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop

080093e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093ea:	2300      	movs	r3, #0
 80093ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093f6:	2b40      	cmp	r3, #64	@ 0x40
 80093f8:	d005      	beq.n	8009406 <USBD_StdItfReq+0x26>
 80093fa:	2b40      	cmp	r3, #64	@ 0x40
 80093fc:	d82f      	bhi.n	800945e <USBD_StdItfReq+0x7e>
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d001      	beq.n	8009406 <USBD_StdItfReq+0x26>
 8009402:	2b20      	cmp	r3, #32
 8009404:	d12b      	bne.n	800945e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800940c:	b2db      	uxtb	r3, r3
 800940e:	3b01      	subs	r3, #1
 8009410:	2b02      	cmp	r3, #2
 8009412:	d81d      	bhi.n	8009450 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	889b      	ldrh	r3, [r3, #4]
 8009418:	b2db      	uxtb	r3, r3
 800941a:	2b01      	cmp	r3, #1
 800941c:	d813      	bhi.n	8009446 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	4798      	blx	r3
 800942c:	4603      	mov	r3, r0
 800942e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	88db      	ldrh	r3, [r3, #6]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d110      	bne.n	800945a <USBD_StdItfReq+0x7a>
 8009438:	7bfb      	ldrb	r3, [r7, #15]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d10d      	bne.n	800945a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 fd9d 	bl	8009f7e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009444:	e009      	b.n	800945a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 fccd 	bl	8009de8 <USBD_CtlError>
          break;
 800944e:	e004      	b.n	800945a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009450:	6839      	ldr	r1, [r7, #0]
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fcc8 	bl	8009de8 <USBD_CtlError>
          break;
 8009458:	e000      	b.n	800945c <USBD_StdItfReq+0x7c>
          break;
 800945a:	bf00      	nop
      }
      break;
 800945c:	e004      	b.n	8009468 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800945e:	6839      	ldr	r1, [r7, #0]
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 fcc1 	bl	8009de8 <USBD_CtlError>
      break;
 8009466:	bf00      	nop
  }

  return ret;
 8009468:	7bfb      	ldrb	r3, [r7, #15]
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b084      	sub	sp, #16
 8009476:	af00      	add	r7, sp, #0
 8009478:	6078      	str	r0, [r7, #4]
 800947a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800947c:	2300      	movs	r3, #0
 800947e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	889b      	ldrh	r3, [r3, #4]
 8009484:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800948e:	2b40      	cmp	r3, #64	@ 0x40
 8009490:	d007      	beq.n	80094a2 <USBD_StdEPReq+0x30>
 8009492:	2b40      	cmp	r3, #64	@ 0x40
 8009494:	f200 8145 	bhi.w	8009722 <USBD_StdEPReq+0x2b0>
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00c      	beq.n	80094b6 <USBD_StdEPReq+0x44>
 800949c:	2b20      	cmp	r3, #32
 800949e:	f040 8140 	bne.w	8009722 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	6839      	ldr	r1, [r7, #0]
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	4798      	blx	r3
 80094b0:	4603      	mov	r3, r0
 80094b2:	73fb      	strb	r3, [r7, #15]
      break;
 80094b4:	e13a      	b.n	800972c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	785b      	ldrb	r3, [r3, #1]
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d007      	beq.n	80094ce <USBD_StdEPReq+0x5c>
 80094be:	2b03      	cmp	r3, #3
 80094c0:	f300 8129 	bgt.w	8009716 <USBD_StdEPReq+0x2a4>
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d07f      	beq.n	80095c8 <USBD_StdEPReq+0x156>
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d03c      	beq.n	8009546 <USBD_StdEPReq+0xd4>
 80094cc:	e123      	b.n	8009716 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d002      	beq.n	80094e0 <USBD_StdEPReq+0x6e>
 80094da:	2b03      	cmp	r3, #3
 80094dc:	d016      	beq.n	800950c <USBD_StdEPReq+0x9a>
 80094de:	e02c      	b.n	800953a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094e0:	7bbb      	ldrb	r3, [r7, #14]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d00d      	beq.n	8009502 <USBD_StdEPReq+0x90>
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
 80094e8:	2b80      	cmp	r3, #128	@ 0x80
 80094ea:	d00a      	beq.n	8009502 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80094ec:	7bbb      	ldrb	r3, [r7, #14]
 80094ee:	4619      	mov	r1, r3
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f004 fb45 	bl	800db80 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80094f6:	2180      	movs	r1, #128	@ 0x80
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f004 fb41 	bl	800db80 <USBD_LL_StallEP>
 80094fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009500:	e020      	b.n	8009544 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009502:	6839      	ldr	r1, [r7, #0]
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fc6f 	bl	8009de8 <USBD_CtlError>
              break;
 800950a:	e01b      	b.n	8009544 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	885b      	ldrh	r3, [r3, #2]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d10e      	bne.n	8009532 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009514:	7bbb      	ldrb	r3, [r7, #14]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00b      	beq.n	8009532 <USBD_StdEPReq+0xc0>
 800951a:	7bbb      	ldrb	r3, [r7, #14]
 800951c:	2b80      	cmp	r3, #128	@ 0x80
 800951e:	d008      	beq.n	8009532 <USBD_StdEPReq+0xc0>
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	88db      	ldrh	r3, [r3, #6]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d104      	bne.n	8009532 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009528:	7bbb      	ldrb	r3, [r7, #14]
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f004 fb27 	bl	800db80 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fd23 	bl	8009f7e <USBD_CtlSendStatus>

              break;
 8009538:	e004      	b.n	8009544 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fc53 	bl	8009de8 <USBD_CtlError>
              break;
 8009542:	bf00      	nop
          }
          break;
 8009544:	e0ec      	b.n	8009720 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b02      	cmp	r3, #2
 8009550:	d002      	beq.n	8009558 <USBD_StdEPReq+0xe6>
 8009552:	2b03      	cmp	r3, #3
 8009554:	d016      	beq.n	8009584 <USBD_StdEPReq+0x112>
 8009556:	e030      	b.n	80095ba <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009558:	7bbb      	ldrb	r3, [r7, #14]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00d      	beq.n	800957a <USBD_StdEPReq+0x108>
 800955e:	7bbb      	ldrb	r3, [r7, #14]
 8009560:	2b80      	cmp	r3, #128	@ 0x80
 8009562:	d00a      	beq.n	800957a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009564:	7bbb      	ldrb	r3, [r7, #14]
 8009566:	4619      	mov	r1, r3
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f004 fb09 	bl	800db80 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800956e:	2180      	movs	r1, #128	@ 0x80
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f004 fb05 	bl	800db80 <USBD_LL_StallEP>
 8009576:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009578:	e025      	b.n	80095c6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fc33 	bl	8009de8 <USBD_CtlError>
              break;
 8009582:	e020      	b.n	80095c6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	885b      	ldrh	r3, [r3, #2]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d11b      	bne.n	80095c4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800958c:	7bbb      	ldrb	r3, [r7, #14]
 800958e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009592:	2b00      	cmp	r3, #0
 8009594:	d004      	beq.n	80095a0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009596:	7bbb      	ldrb	r3, [r7, #14]
 8009598:	4619      	mov	r1, r3
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f004 fb0f 	bl	800dbbe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 fcec 	bl	8009f7e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	6839      	ldr	r1, [r7, #0]
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	4798      	blx	r3
 80095b4:	4603      	mov	r3, r0
 80095b6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80095b8:	e004      	b.n	80095c4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fc13 	bl	8009de8 <USBD_CtlError>
              break;
 80095c2:	e000      	b.n	80095c6 <USBD_StdEPReq+0x154>
              break;
 80095c4:	bf00      	nop
          }
          break;
 80095c6:	e0ab      	b.n	8009720 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d002      	beq.n	80095da <USBD_StdEPReq+0x168>
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	d032      	beq.n	800963e <USBD_StdEPReq+0x1cc>
 80095d8:	e097      	b.n	800970a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095da:	7bbb      	ldrb	r3, [r7, #14]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d007      	beq.n	80095f0 <USBD_StdEPReq+0x17e>
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
 80095e2:	2b80      	cmp	r3, #128	@ 0x80
 80095e4:	d004      	beq.n	80095f0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80095e6:	6839      	ldr	r1, [r7, #0]
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 fbfd 	bl	8009de8 <USBD_CtlError>
                break;
 80095ee:	e091      	b.n	8009714 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	da0b      	bge.n	8009610 <USBD_StdEPReq+0x19e>
 80095f8:	7bbb      	ldrb	r3, [r7, #14]
 80095fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	3310      	adds	r3, #16
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	4413      	add	r3, r2
 800960c:	3304      	adds	r3, #4
 800960e:	e00b      	b.n	8009628 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009610:	7bbb      	ldrb	r3, [r7, #14]
 8009612:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009616:	4613      	mov	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	4413      	add	r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	4413      	add	r3, r2
 8009626:	3304      	adds	r3, #4
 8009628:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	2200      	movs	r2, #0
 800962e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2202      	movs	r2, #2
 8009634:	4619      	mov	r1, r3
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fc47 	bl	8009eca <USBD_CtlSendData>
              break;
 800963c:	e06a      	b.n	8009714 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800963e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009642:	2b00      	cmp	r3, #0
 8009644:	da11      	bge.n	800966a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009646:	7bbb      	ldrb	r3, [r7, #14]
 8009648:	f003 020f 	and.w	r2, r3, #15
 800964c:	6879      	ldr	r1, [r7, #4]
 800964e:	4613      	mov	r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	4413      	add	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	440b      	add	r3, r1
 8009658:	3324      	adds	r3, #36	@ 0x24
 800965a:	881b      	ldrh	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d117      	bne.n	8009690 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fbc0 	bl	8009de8 <USBD_CtlError>
                  break;
 8009668:	e054      	b.n	8009714 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800966a:	7bbb      	ldrb	r3, [r7, #14]
 800966c:	f003 020f 	and.w	r2, r3, #15
 8009670:	6879      	ldr	r1, [r7, #4]
 8009672:	4613      	mov	r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4413      	add	r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	440b      	add	r3, r1
 800967c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009680:	881b      	ldrh	r3, [r3, #0]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d104      	bne.n	8009690 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009686:	6839      	ldr	r1, [r7, #0]
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 fbad 	bl	8009de8 <USBD_CtlError>
                  break;
 800968e:	e041      	b.n	8009714 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009690:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009694:	2b00      	cmp	r3, #0
 8009696:	da0b      	bge.n	80096b0 <USBD_StdEPReq+0x23e>
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800969e:	4613      	mov	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4413      	add	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	3310      	adds	r3, #16
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	4413      	add	r3, r2
 80096ac:	3304      	adds	r3, #4
 80096ae:	e00b      	b.n	80096c8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80096b0:	7bbb      	ldrb	r3, [r7, #14]
 80096b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096b6:	4613      	mov	r3, r2
 80096b8:	009b      	lsls	r3, r3, #2
 80096ba:	4413      	add	r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	4413      	add	r3, r2
 80096c6:	3304      	adds	r3, #4
 80096c8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80096ca:	7bbb      	ldrb	r3, [r7, #14]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <USBD_StdEPReq+0x264>
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	2b80      	cmp	r3, #128	@ 0x80
 80096d4:	d103      	bne.n	80096de <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	2200      	movs	r2, #0
 80096da:	601a      	str	r2, [r3, #0]
 80096dc:	e00e      	b.n	80096fc <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80096de:	7bbb      	ldrb	r3, [r7, #14]
 80096e0:	4619      	mov	r1, r3
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f004 fa8a 	bl	800dbfc <USBD_LL_IsStallEP>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d003      	beq.n	80096f6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2201      	movs	r2, #1
 80096f2:	601a      	str	r2, [r3, #0]
 80096f4:	e002      	b.n	80096fc <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	2200      	movs	r2, #0
 80096fa:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2202      	movs	r2, #2
 8009700:	4619      	mov	r1, r3
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fbe1 	bl	8009eca <USBD_CtlSendData>
              break;
 8009708:	e004      	b.n	8009714 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800970a:	6839      	ldr	r1, [r7, #0]
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fb6b 	bl	8009de8 <USBD_CtlError>
              break;
 8009712:	bf00      	nop
          }
          break;
 8009714:	e004      	b.n	8009720 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009716:	6839      	ldr	r1, [r7, #0]
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 fb65 	bl	8009de8 <USBD_CtlError>
          break;
 800971e:	bf00      	nop
      }
      break;
 8009720:	e004      	b.n	800972c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8009722:	6839      	ldr	r1, [r7, #0]
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fb5f 	bl	8009de8 <USBD_CtlError>
      break;
 800972a:	bf00      	nop
  }

  return ret;
 800972c:	7bfb      	ldrb	r3, [r7, #15]
}
 800972e:	4618      	mov	r0, r3
 8009730:	3710      	adds	r7, #16
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
	...

08009738 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009742:	2300      	movs	r3, #0
 8009744:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009746:	2300      	movs	r3, #0
 8009748:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800974a:	2300      	movs	r3, #0
 800974c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	885b      	ldrh	r3, [r3, #2]
 8009752:	0a1b      	lsrs	r3, r3, #8
 8009754:	b29b      	uxth	r3, r3
 8009756:	3b01      	subs	r3, #1
 8009758:	2b0e      	cmp	r3, #14
 800975a:	f200 8152 	bhi.w	8009a02 <USBD_GetDescriptor+0x2ca>
 800975e:	a201      	add	r2, pc, #4	@ (adr r2, 8009764 <USBD_GetDescriptor+0x2c>)
 8009760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009764:	080097d5 	.word	0x080097d5
 8009768:	080097ed 	.word	0x080097ed
 800976c:	0800982d 	.word	0x0800982d
 8009770:	08009a03 	.word	0x08009a03
 8009774:	08009a03 	.word	0x08009a03
 8009778:	080099a3 	.word	0x080099a3
 800977c:	080099cf 	.word	0x080099cf
 8009780:	08009a03 	.word	0x08009a03
 8009784:	08009a03 	.word	0x08009a03
 8009788:	08009a03 	.word	0x08009a03
 800978c:	08009a03 	.word	0x08009a03
 8009790:	08009a03 	.word	0x08009a03
 8009794:	08009a03 	.word	0x08009a03
 8009798:	08009a03 	.word	0x08009a03
 800979c:	080097a1 	.word	0x080097a1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097a6:	69db      	ldr	r3, [r3, #28]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00b      	beq.n	80097c4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097b2:	69db      	ldr	r3, [r3, #28]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	7c12      	ldrb	r2, [r2, #16]
 80097b8:	f107 0108 	add.w	r1, r7, #8
 80097bc:	4610      	mov	r0, r2
 80097be:	4798      	blx	r3
 80097c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80097c2:	e126      	b.n	8009a12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fb0e 	bl	8009de8 <USBD_CtlError>
        err++;
 80097cc:	7afb      	ldrb	r3, [r7, #11]
 80097ce:	3301      	adds	r3, #1
 80097d0:	72fb      	strb	r3, [r7, #11]
      break;
 80097d2:	e11e      	b.n	8009a12 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	7c12      	ldrb	r2, [r2, #16]
 80097e0:	f107 0108 	add.w	r1, r7, #8
 80097e4:	4610      	mov	r0, r2
 80097e6:	4798      	blx	r3
 80097e8:	60f8      	str	r0, [r7, #12]
      break;
 80097ea:	e112      	b.n	8009a12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	7c1b      	ldrb	r3, [r3, #16]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d10d      	bne.n	8009810 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fc:	f107 0208 	add.w	r2, r7, #8
 8009800:	4610      	mov	r0, r2
 8009802:	4798      	blx	r3
 8009804:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	3301      	adds	r3, #1
 800980a:	2202      	movs	r2, #2
 800980c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800980e:	e100      	b.n	8009a12 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009818:	f107 0208 	add.w	r2, r7, #8
 800981c:	4610      	mov	r0, r2
 800981e:	4798      	blx	r3
 8009820:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	3301      	adds	r3, #1
 8009826:	2202      	movs	r2, #2
 8009828:	701a      	strb	r2, [r3, #0]
      break;
 800982a:	e0f2      	b.n	8009a12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	885b      	ldrh	r3, [r3, #2]
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b05      	cmp	r3, #5
 8009834:	f200 80ac 	bhi.w	8009990 <USBD_GetDescriptor+0x258>
 8009838:	a201      	add	r2, pc, #4	@ (adr r2, 8009840 <USBD_GetDescriptor+0x108>)
 800983a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800983e:	bf00      	nop
 8009840:	08009859 	.word	0x08009859
 8009844:	0800988d 	.word	0x0800988d
 8009848:	080098c1 	.word	0x080098c1
 800984c:	080098f5 	.word	0x080098f5
 8009850:	08009929 	.word	0x08009929
 8009854:	0800995d 	.word	0x0800995d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00b      	beq.n	800987c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	7c12      	ldrb	r2, [r2, #16]
 8009870:	f107 0108 	add.w	r1, r7, #8
 8009874:	4610      	mov	r0, r2
 8009876:	4798      	blx	r3
 8009878:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800987a:	e091      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800987c:	6839      	ldr	r1, [r7, #0]
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 fab2 	bl	8009de8 <USBD_CtlError>
            err++;
 8009884:	7afb      	ldrb	r3, [r7, #11]
 8009886:	3301      	adds	r3, #1
 8009888:	72fb      	strb	r3, [r7, #11]
          break;
 800988a:	e089      	b.n	80099a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00b      	beq.n	80098b0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	7c12      	ldrb	r2, [r2, #16]
 80098a4:	f107 0108 	add.w	r1, r7, #8
 80098a8:	4610      	mov	r0, r2
 80098aa:	4798      	blx	r3
 80098ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ae:	e077      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fa98 	bl	8009de8 <USBD_CtlError>
            err++;
 80098b8:	7afb      	ldrb	r3, [r7, #11]
 80098ba:	3301      	adds	r3, #1
 80098bc:	72fb      	strb	r3, [r7, #11]
          break;
 80098be:	e06f      	b.n	80099a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098c6:	68db      	ldr	r3, [r3, #12]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00b      	beq.n	80098e4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	7c12      	ldrb	r2, [r2, #16]
 80098d8:	f107 0108 	add.w	r1, r7, #8
 80098dc:	4610      	mov	r0, r2
 80098de:	4798      	blx	r3
 80098e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098e2:	e05d      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80098e4:	6839      	ldr	r1, [r7, #0]
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 fa7e 	bl	8009de8 <USBD_CtlError>
            err++;
 80098ec:	7afb      	ldrb	r3, [r7, #11]
 80098ee:	3301      	adds	r3, #1
 80098f0:	72fb      	strb	r3, [r7, #11]
          break;
 80098f2:	e055      	b.n	80099a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00b      	beq.n	8009918 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	7c12      	ldrb	r2, [r2, #16]
 800990c:	f107 0108 	add.w	r1, r7, #8
 8009910:	4610      	mov	r0, r2
 8009912:	4798      	blx	r3
 8009914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009916:	e043      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fa64 	bl	8009de8 <USBD_CtlError>
            err++;
 8009920:	7afb      	ldrb	r3, [r7, #11]
 8009922:	3301      	adds	r3, #1
 8009924:	72fb      	strb	r3, [r7, #11]
          break;
 8009926:	e03b      	b.n	80099a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800992e:	695b      	ldr	r3, [r3, #20]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00b      	beq.n	800994c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800993a:	695b      	ldr	r3, [r3, #20]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	7c12      	ldrb	r2, [r2, #16]
 8009940:	f107 0108 	add.w	r1, r7, #8
 8009944:	4610      	mov	r0, r2
 8009946:	4798      	blx	r3
 8009948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800994a:	e029      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa4a 	bl	8009de8 <USBD_CtlError>
            err++;
 8009954:	7afb      	ldrb	r3, [r7, #11]
 8009956:	3301      	adds	r3, #1
 8009958:	72fb      	strb	r3, [r7, #11]
          break;
 800995a:	e021      	b.n	80099a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009962:	699b      	ldr	r3, [r3, #24]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00b      	beq.n	8009980 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	7c12      	ldrb	r2, [r2, #16]
 8009974:	f107 0108 	add.w	r1, r7, #8
 8009978:	4610      	mov	r0, r2
 800997a:	4798      	blx	r3
 800997c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800997e:	e00f      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 fa30 	bl	8009de8 <USBD_CtlError>
            err++;
 8009988:	7afb      	ldrb	r3, [r7, #11]
 800998a:	3301      	adds	r3, #1
 800998c:	72fb      	strb	r3, [r7, #11]
          break;
 800998e:	e007      	b.n	80099a0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fa28 	bl	8009de8 <USBD_CtlError>
          err++;
 8009998:	7afb      	ldrb	r3, [r7, #11]
 800999a:	3301      	adds	r3, #1
 800999c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800999e:	bf00      	nop
      }
      break;
 80099a0:	e037      	b.n	8009a12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	7c1b      	ldrb	r3, [r3, #16]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d109      	bne.n	80099be <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099b2:	f107 0208 	add.w	r2, r7, #8
 80099b6:	4610      	mov	r0, r2
 80099b8:	4798      	blx	r3
 80099ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099bc:	e029      	b.n	8009a12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80099be:	6839      	ldr	r1, [r7, #0]
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 fa11 	bl	8009de8 <USBD_CtlError>
        err++;
 80099c6:	7afb      	ldrb	r3, [r7, #11]
 80099c8:	3301      	adds	r3, #1
 80099ca:	72fb      	strb	r3, [r7, #11]
      break;
 80099cc:	e021      	b.n	8009a12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	7c1b      	ldrb	r3, [r3, #16]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d10d      	bne.n	80099f2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099de:	f107 0208 	add.w	r2, r7, #8
 80099e2:	4610      	mov	r0, r2
 80099e4:	4798      	blx	r3
 80099e6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	3301      	adds	r3, #1
 80099ec:	2207      	movs	r2, #7
 80099ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099f0:	e00f      	b.n	8009a12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80099f2:	6839      	ldr	r1, [r7, #0]
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f9f7 	bl	8009de8 <USBD_CtlError>
        err++;
 80099fa:	7afb      	ldrb	r3, [r7, #11]
 80099fc:	3301      	adds	r3, #1
 80099fe:	72fb      	strb	r3, [r7, #11]
      break;
 8009a00:	e007      	b.n	8009a12 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009a02:	6839      	ldr	r1, [r7, #0]
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 f9ef 	bl	8009de8 <USBD_CtlError>
      err++;
 8009a0a:	7afb      	ldrb	r3, [r7, #11]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	72fb      	strb	r3, [r7, #11]
      break;
 8009a10:	bf00      	nop
  }

  if (err != 0U)
 8009a12:	7afb      	ldrb	r3, [r7, #11]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d11e      	bne.n	8009a56 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	88db      	ldrh	r3, [r3, #6]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d016      	beq.n	8009a4e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009a20:	893b      	ldrh	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00e      	beq.n	8009a44 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	88da      	ldrh	r2, [r3, #6]
 8009a2a:	893b      	ldrh	r3, [r7, #8]
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	bf28      	it	cs
 8009a30:	4613      	movcs	r3, r2
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a36:	893b      	ldrh	r3, [r7, #8]
 8009a38:	461a      	mov	r2, r3
 8009a3a:	68f9      	ldr	r1, [r7, #12]
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fa44 	bl	8009eca <USBD_CtlSendData>
 8009a42:	e009      	b.n	8009a58 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 f9ce 	bl	8009de8 <USBD_CtlError>
 8009a4c:	e004      	b.n	8009a58 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fa95 	bl	8009f7e <USBD_CtlSendStatus>
 8009a54:	e000      	b.n	8009a58 <USBD_GetDescriptor+0x320>
    return;
 8009a56:	bf00      	nop
  }
}
 8009a58:	3710      	adds	r7, #16
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
 8009a5e:	bf00      	nop

08009a60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	889b      	ldrh	r3, [r3, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d131      	bne.n	8009ad6 <USBD_SetAddress+0x76>
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	88db      	ldrh	r3, [r3, #6]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d12d      	bne.n	8009ad6 <USBD_SetAddress+0x76>
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	885b      	ldrh	r3, [r3, #2]
 8009a7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a80:	d829      	bhi.n	8009ad6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	885b      	ldrh	r3, [r3, #2]
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	2b03      	cmp	r3, #3
 8009a98:	d104      	bne.n	8009aa4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009a9a:	6839      	ldr	r1, [r7, #0]
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f9a3 	bl	8009de8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aa2:	e01d      	b.n	8009ae0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	7bfa      	ldrb	r2, [r7, #15]
 8009aa8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009aac:	7bfb      	ldrb	r3, [r7, #15]
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f004 f8cf 	bl	800dc54 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 fa61 	bl	8009f7e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009abc:	7bfb      	ldrb	r3, [r7, #15]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d004      	beq.n	8009acc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2202      	movs	r2, #2
 8009ac6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aca:	e009      	b.n	8009ae0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad4:	e004      	b.n	8009ae0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009ad6:	6839      	ldr	r1, [r7, #0]
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f985 	bl	8009de8 <USBD_CtlError>
  }
}
 8009ade:	bf00      	nop
 8009ae0:	bf00      	nop
 8009ae2:	3710      	adds	r7, #16
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}

08009ae8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009af2:	2300      	movs	r3, #0
 8009af4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	885b      	ldrh	r3, [r3, #2]
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	4b4c      	ldr	r3, [pc, #304]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009afe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b00:	4b4b      	ldr	r3, [pc, #300]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d905      	bls.n	8009b14 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 f96c 	bl	8009de8 <USBD_CtlError>
    return USBD_FAIL;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e088      	b.n	8009c26 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	2b02      	cmp	r3, #2
 8009b1e:	d002      	beq.n	8009b26 <USBD_SetConfig+0x3e>
 8009b20:	2b03      	cmp	r3, #3
 8009b22:	d025      	beq.n	8009b70 <USBD_SetConfig+0x88>
 8009b24:	e071      	b.n	8009c0a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009b26:	4b42      	ldr	r3, [pc, #264]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d01c      	beq.n	8009b68 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009b2e:	4b40      	ldr	r3, [pc, #256]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	461a      	mov	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b38:	4b3d      	ldr	r3, [pc, #244]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f7ff f990 	bl	8008e64 <USBD_SetClassConfig>
 8009b44:	4603      	mov	r3, r0
 8009b46:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009b48:	7bfb      	ldrb	r3, [r7, #15]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d004      	beq.n	8009b58 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009b4e:	6839      	ldr	r1, [r7, #0]
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f000 f949 	bl	8009de8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b56:	e065      	b.n	8009c24 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 fa10 	bl	8009f7e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2203      	movs	r2, #3
 8009b62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b66:	e05d      	b.n	8009c24 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fa08 	bl	8009f7e <USBD_CtlSendStatus>
      break;
 8009b6e:	e059      	b.n	8009c24 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009b70:	4b2f      	ldr	r3, [pc, #188]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d112      	bne.n	8009b9e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2202      	movs	r2, #2
 8009b7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009b80:	4b2b      	ldr	r3, [pc, #172]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	461a      	mov	r2, r3
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009b8a:	4b29      	ldr	r3, [pc, #164]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f7ff f983 	bl	8008e9c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f000 f9f1 	bl	8009f7e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b9c:	e042      	b.n	8009c24 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009b9e:	4b24      	ldr	r3, [pc, #144]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009ba0:	781b      	ldrb	r3, [r3, #0]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d02a      	beq.n	8009c02 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f7ff f971 	bl	8008e9c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009bba:	4b1d      	ldr	r3, [pc, #116]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	4619      	mov	r1, r3
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f7ff f94a 	bl	8008e64 <USBD_SetClassConfig>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009bd4:	7bfb      	ldrb	r3, [r7, #15]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00f      	beq.n	8009bfa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009bda:	6839      	ldr	r1, [r7, #0]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 f903 	bl	8009de8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	4619      	mov	r1, r3
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f7ff f956 	bl	8008e9c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009bf8:	e014      	b.n	8009c24 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f000 f9bf 	bl	8009f7e <USBD_CtlSendStatus>
      break;
 8009c00:	e010      	b.n	8009c24 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f9bb 	bl	8009f7e <USBD_CtlSendStatus>
      break;
 8009c08:	e00c      	b.n	8009c24 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f8eb 	bl	8009de8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c12:	4b07      	ldr	r3, [pc, #28]	@ (8009c30 <USBD_SetConfig+0x148>)
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	4619      	mov	r1, r3
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f7ff f93f 	bl	8008e9c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	73fb      	strb	r3, [r7, #15]
      break;
 8009c22:	bf00      	nop
  }

  return ret;
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	200003cc 	.word	0x200003cc

08009c34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	88db      	ldrh	r3, [r3, #6]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d004      	beq.n	8009c50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c46:	6839      	ldr	r1, [r7, #0]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 f8cd 	bl	8009de8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c4e:	e023      	b.n	8009c98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	2b02      	cmp	r3, #2
 8009c5a:	dc02      	bgt.n	8009c62 <USBD_GetConfig+0x2e>
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	dc03      	bgt.n	8009c68 <USBD_GetConfig+0x34>
 8009c60:	e015      	b.n	8009c8e <USBD_GetConfig+0x5a>
 8009c62:	2b03      	cmp	r3, #3
 8009c64:	d00b      	beq.n	8009c7e <USBD_GetConfig+0x4a>
 8009c66:	e012      	b.n	8009c8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	3308      	adds	r3, #8
 8009c72:	2201      	movs	r2, #1
 8009c74:	4619      	mov	r1, r3
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 f927 	bl	8009eca <USBD_CtlSendData>
        break;
 8009c7c:	e00c      	b.n	8009c98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	3304      	adds	r3, #4
 8009c82:	2201      	movs	r2, #1
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f91f 	bl	8009eca <USBD_CtlSendData>
        break;
 8009c8c:	e004      	b.n	8009c98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009c8e:	6839      	ldr	r1, [r7, #0]
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f8a9 	bl	8009de8 <USBD_CtlError>
        break;
 8009c96:	bf00      	nop
}
 8009c98:	bf00      	nop
 8009c9a:	3708      	adds	r7, #8
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
 8009ca8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d81e      	bhi.n	8009cf6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	88db      	ldrh	r3, [r3, #6]
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d004      	beq.n	8009cca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f890 	bl	8009de8 <USBD_CtlError>
        break;
 8009cc8:	e01a      	b.n	8009d00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d005      	beq.n	8009ce6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	f043 0202 	orr.w	r2, r3, #2
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	330c      	adds	r3, #12
 8009cea:	2202      	movs	r2, #2
 8009cec:	4619      	mov	r1, r3
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 f8eb 	bl	8009eca <USBD_CtlSendData>
      break;
 8009cf4:	e004      	b.n	8009d00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009cf6:	6839      	ldr	r1, [r7, #0]
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f875 	bl	8009de8 <USBD_CtlError>
      break;
 8009cfe:	bf00      	nop
  }
}
 8009d00:	bf00      	nop
 8009d02:	3708      	adds	r7, #8
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	885b      	ldrh	r3, [r3, #2]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d106      	bne.n	8009d28 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 f92b 	bl	8009f7e <USBD_CtlSendStatus>
  }
}
 8009d28:	bf00      	nop
 8009d2a:	3708      	adds	r7, #8
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	3b01      	subs	r3, #1
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d80b      	bhi.n	8009d60 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	885b      	ldrh	r3, [r3, #2]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d10c      	bne.n	8009d6a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f000 f910 	bl	8009f7e <USBD_CtlSendStatus>
      }
      break;
 8009d5e:	e004      	b.n	8009d6a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009d60:	6839      	ldr	r1, [r7, #0]
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f840 	bl	8009de8 <USBD_CtlError>
      break;
 8009d68:	e000      	b.n	8009d6c <USBD_ClrFeature+0x3c>
      break;
 8009d6a:	bf00      	nop
  }
}
 8009d6c:	bf00      	nop
 8009d6e:	3708      	adds	r7, #8
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	781a      	ldrb	r2, [r3, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	781a      	ldrb	r2, [r3, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	f7ff fa90 	bl	80092c4 <SWAPBYTE>
 8009da4:	4603      	mov	r3, r0
 8009da6:	461a      	mov	r2, r3
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	3301      	adds	r3, #1
 8009db0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	3301      	adds	r3, #1
 8009db6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f7ff fa83 	bl	80092c4 <SWAPBYTE>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	3301      	adds	r3, #1
 8009dca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f7ff fa76 	bl	80092c4 <SWAPBYTE>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	461a      	mov	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	80da      	strh	r2, [r3, #6]
}
 8009de0:	bf00      	nop
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009df2:	2180      	movs	r1, #128	@ 0x80
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f003 fec3 	bl	800db80 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f003 febf 	bl	800db80 <USBD_LL_StallEP>
}
 8009e02:	bf00      	nop
 8009e04:	3708      	adds	r7, #8
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b086      	sub	sp, #24
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	60f8      	str	r0, [r7, #12]
 8009e12:	60b9      	str	r1, [r7, #8]
 8009e14:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e16:	2300      	movs	r3, #0
 8009e18:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d036      	beq.n	8009e8e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009e24:	6938      	ldr	r0, [r7, #16]
 8009e26:	f000 f836 	bl	8009e96 <USBD_GetLen>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	b29a      	uxth	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009e38:	7dfb      	ldrb	r3, [r7, #23]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	4413      	add	r3, r2
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	7812      	ldrb	r2, [r2, #0]
 8009e42:	701a      	strb	r2, [r3, #0]
  idx++;
 8009e44:	7dfb      	ldrb	r3, [r7, #23]
 8009e46:	3301      	adds	r3, #1
 8009e48:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009e4a:	7dfb      	ldrb	r3, [r7, #23]
 8009e4c:	68ba      	ldr	r2, [r7, #8]
 8009e4e:	4413      	add	r3, r2
 8009e50:	2203      	movs	r2, #3
 8009e52:	701a      	strb	r2, [r3, #0]
  idx++;
 8009e54:	7dfb      	ldrb	r3, [r7, #23]
 8009e56:	3301      	adds	r3, #1
 8009e58:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009e5a:	e013      	b.n	8009e84 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009e5c:	7dfb      	ldrb	r3, [r7, #23]
 8009e5e:	68ba      	ldr	r2, [r7, #8]
 8009e60:	4413      	add	r3, r2
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	7812      	ldrb	r2, [r2, #0]
 8009e66:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	613b      	str	r3, [r7, #16]
    idx++;
 8009e6e:	7dfb      	ldrb	r3, [r7, #23]
 8009e70:	3301      	adds	r3, #1
 8009e72:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009e74:	7dfb      	ldrb	r3, [r7, #23]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	4413      	add	r3, r2
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	701a      	strb	r2, [r3, #0]
    idx++;
 8009e7e:	7dfb      	ldrb	r3, [r7, #23]
 8009e80:	3301      	adds	r3, #1
 8009e82:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	781b      	ldrb	r3, [r3, #0]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d1e7      	bne.n	8009e5c <USBD_GetString+0x52>
 8009e8c:	e000      	b.n	8009e90 <USBD_GetString+0x86>
    return;
 8009e8e:	bf00      	nop
  }
}
 8009e90:	3718      	adds	r7, #24
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009e96:	b480      	push	{r7}
 8009e98:	b085      	sub	sp, #20
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009ea6:	e005      	b.n	8009eb4 <USBD_GetLen+0x1e>
  {
    len++;
 8009ea8:	7bfb      	ldrb	r3, [r7, #15]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1f5      	bne.n	8009ea8 <USBD_GetLen+0x12>
  }

  return len;
 8009ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr

08009eca <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b084      	sub	sp, #16
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	60f8      	str	r0, [r7, #12]
 8009ed2:	60b9      	str	r1, [r7, #8]
 8009ed4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2202      	movs	r2, #2
 8009eda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	687a      	ldr	r2, [r7, #4]
 8009ee2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	68ba      	ldr	r2, [r7, #8]
 8009eee:	2100      	movs	r1, #0
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f003 fece 	bl	800dc92 <USBD_LL_Transmit>

  return USBD_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3710      	adds	r7, #16
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	2100      	movs	r1, #0
 8009f12:	68f8      	ldr	r0, [r7, #12]
 8009f14:	f003 febd 	bl	800dc92 <USBD_LL_Transmit>

  return USBD_OK;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	60f8      	str	r0, [r7, #12]
 8009f2a:	60b9      	str	r1, [r7, #8]
 8009f2c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2203      	movs	r2, #3
 8009f32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	68ba      	ldr	r2, [r7, #8]
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	68f8      	ldr	r0, [r7, #12]
 8009f4e:	f003 fec1 	bl	800dcd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	60b9      	str	r1, [r7, #8]
 8009f66:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	68ba      	ldr	r2, [r7, #8]
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f003 feb0 	bl	800dcd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3710      	adds	r7, #16
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009f7e:	b580      	push	{r7, lr}
 8009f80:	b082      	sub	sp, #8
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2204      	movs	r2, #4
 8009f8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f8e:	2300      	movs	r3, #0
 8009f90:	2200      	movs	r2, #0
 8009f92:	2100      	movs	r1, #0
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f003 fe7c 	bl	800dc92 <USBD_LL_Transmit>

  return USBD_OK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3708      	adds	r7, #8
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2205      	movs	r2, #5
 8009fb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	2100      	movs	r1, #0
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f003 fe8a 	bl	800dcd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3708      	adds	r7, #8
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}
	...

08009fcc <__NVIC_SetPriority>:
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	6039      	str	r1, [r7, #0]
 8009fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	db0a      	blt.n	8009ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	b2da      	uxtb	r2, r3
 8009fe4:	490c      	ldr	r1, [pc, #48]	@ (800a018 <__NVIC_SetPriority+0x4c>)
 8009fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fea:	0112      	lsls	r2, r2, #4
 8009fec:	b2d2      	uxtb	r2, r2
 8009fee:	440b      	add	r3, r1
 8009ff0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009ff4:	e00a      	b.n	800a00c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	b2da      	uxtb	r2, r3
 8009ffa:	4908      	ldr	r1, [pc, #32]	@ (800a01c <__NVIC_SetPriority+0x50>)
 8009ffc:	79fb      	ldrb	r3, [r7, #7]
 8009ffe:	f003 030f 	and.w	r3, r3, #15
 800a002:	3b04      	subs	r3, #4
 800a004:	0112      	lsls	r2, r2, #4
 800a006:	b2d2      	uxtb	r2, r2
 800a008:	440b      	add	r3, r1
 800a00a:	761a      	strb	r2, [r3, #24]
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr
 800a018:	e000e100 	.word	0xe000e100
 800a01c:	e000ed00 	.word	0xe000ed00

0800a020 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a020:	b580      	push	{r7, lr}
 800a022:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a024:	4b05      	ldr	r3, [pc, #20]	@ (800a03c <SysTick_Handler+0x1c>)
 800a026:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a028:	f002 f880 	bl	800c12c <xTaskGetSchedulerState>
 800a02c:	4603      	mov	r3, r0
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d001      	beq.n	800a036 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a032:	f002 ff79 	bl	800cf28 <xPortSysTickHandler>
  }
}
 800a036:	bf00      	nop
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	e000e010 	.word	0xe000e010

0800a040 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a040:	b580      	push	{r7, lr}
 800a042:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a044:	2100      	movs	r1, #0
 800a046:	f06f 0004 	mvn.w	r0, #4
 800a04a:	f7ff ffbf 	bl	8009fcc <__NVIC_SetPriority>
#endif
}
 800a04e:	bf00      	nop
 800a050:	bd80      	pop	{r7, pc}
	...

0800a054 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a05a:	f3ef 8305 	mrs	r3, IPSR
 800a05e:	603b      	str	r3, [r7, #0]
  return(result);
 800a060:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a062:	2b00      	cmp	r3, #0
 800a064:	d003      	beq.n	800a06e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a066:	f06f 0305 	mvn.w	r3, #5
 800a06a:	607b      	str	r3, [r7, #4]
 800a06c:	e00c      	b.n	800a088 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a06e:	4b0a      	ldr	r3, [pc, #40]	@ (800a098 <osKernelInitialize+0x44>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d105      	bne.n	800a082 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a076:	4b08      	ldr	r3, [pc, #32]	@ (800a098 <osKernelInitialize+0x44>)
 800a078:	2201      	movs	r2, #1
 800a07a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	607b      	str	r3, [r7, #4]
 800a080:	e002      	b.n	800a088 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a082:	f04f 33ff 	mov.w	r3, #4294967295
 800a086:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a088:	687b      	ldr	r3, [r7, #4]
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	370c      	adds	r7, #12
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	200003d0 	.word	0x200003d0

0800a09c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0a2:	f3ef 8305 	mrs	r3, IPSR
 800a0a6:	603b      	str	r3, [r7, #0]
  return(result);
 800a0a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a0ae:	f06f 0305 	mvn.w	r3, #5
 800a0b2:	607b      	str	r3, [r7, #4]
 800a0b4:	e010      	b.n	800a0d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a0b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a0e4 <osKernelStart+0x48>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d109      	bne.n	800a0d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a0be:	f7ff ffbf 	bl	800a040 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a0c2:	4b08      	ldr	r3, [pc, #32]	@ (800a0e4 <osKernelStart+0x48>)
 800a0c4:	2202      	movs	r2, #2
 800a0c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a0c8:	f001 fbbc 	bl	800b844 <vTaskStartScheduler>
      stat = osOK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	607b      	str	r3, [r7, #4]
 800a0d0:	e002      	b.n	800a0d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a0d8:	687b      	ldr	r3, [r7, #4]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3708      	adds	r7, #8
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	200003d0 	.word	0x200003d0

0800a0e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08e      	sub	sp, #56	@ 0x38
 800a0ec:	af04      	add	r7, sp, #16
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0f8:	f3ef 8305 	mrs	r3, IPSR
 800a0fc:	617b      	str	r3, [r7, #20]
  return(result);
 800a0fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a100:	2b00      	cmp	r3, #0
 800a102:	d17f      	bne.n	800a204 <osThreadNew+0x11c>
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d07c      	beq.n	800a204 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a10a:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 800a10e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a110:	2318      	movs	r3, #24
 800a112:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a114:	2300      	movs	r3, #0
 800a116:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a118:	f04f 33ff 	mov.w	r3, #4294967295
 800a11c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d045      	beq.n	800a1b0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d002      	beq.n	800a132 <osThreadNew+0x4a>
        name = attr->name;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	699b      	ldr	r3, [r3, #24]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d002      	beq.n	800a140 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	699b      	ldr	r3, [r3, #24]
 800a13e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d008      	beq.n	800a158 <osThreadNew+0x70>
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	2b38      	cmp	r3, #56	@ 0x38
 800a14a:	d805      	bhi.n	800a158 <osThreadNew+0x70>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f003 0301 	and.w	r3, r3, #1
 800a154:	2b00      	cmp	r3, #0
 800a156:	d001      	beq.n	800a15c <osThreadNew+0x74>
        return (NULL);
 800a158:	2300      	movs	r3, #0
 800a15a:	e054      	b.n	800a206 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	695b      	ldr	r3, [r3, #20]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d003      	beq.n	800a16c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	695b      	ldr	r3, [r3, #20]
 800a168:	089b      	lsrs	r3, r3, #2
 800a16a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d00e      	beq.n	800a192 <osThreadNew+0xaa>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	2ba7      	cmp	r3, #167	@ 0xa7
 800a17a:	d90a      	bls.n	800a192 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a180:	2b00      	cmp	r3, #0
 800a182:	d006      	beq.n	800a192 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	695b      	ldr	r3, [r3, #20]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <osThreadNew+0xaa>
        mem = 1;
 800a18c:	2301      	movs	r3, #1
 800a18e:	61bb      	str	r3, [r7, #24]
 800a190:	e010      	b.n	800a1b4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d10c      	bne.n	800a1b4 <osThreadNew+0xcc>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d108      	bne.n	800a1b4 <osThreadNew+0xcc>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d104      	bne.n	800a1b4 <osThreadNew+0xcc>
          mem = 0;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	61bb      	str	r3, [r7, #24]
 800a1ae:	e001      	b.n	800a1b4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a1b4:	69bb      	ldr	r3, [r7, #24]
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d110      	bne.n	800a1dc <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a1c2:	9202      	str	r2, [sp, #8]
 800a1c4:	9301      	str	r3, [sp, #4]
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	9300      	str	r3, [sp, #0]
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	6a3a      	ldr	r2, [r7, #32]
 800a1ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1d0:	68f8      	ldr	r0, [r7, #12]
 800a1d2:	f001 f943 	bl	800b45c <xTaskCreateStatic>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	613b      	str	r3, [r7, #16]
 800a1da:	e013      	b.n	800a204 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d110      	bne.n	800a204 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a1e2:	6a3b      	ldr	r3, [r7, #32]
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	f107 0310 	add.w	r3, r7, #16
 800a1ea:	9301      	str	r3, [sp, #4]
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	9300      	str	r3, [sp, #0]
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f001 f991 	bl	800b51c <xTaskCreate>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d001      	beq.n	800a204 <osThreadNew+0x11c>
            hTask = NULL;
 800a200:	2300      	movs	r3, #0
 800a202:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a204:	693b      	ldr	r3, [r7, #16]
}
 800a206:	4618      	mov	r0, r3
 800a208:	3728      	adds	r7, #40	@ 0x28
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a20e:	b580      	push	{r7, lr}
 800a210:	b084      	sub	sp, #16
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a216:	f3ef 8305 	mrs	r3, IPSR
 800a21a:	60bb      	str	r3, [r7, #8]
  return(result);
 800a21c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d003      	beq.n	800a22a <osDelay+0x1c>
    stat = osErrorISR;
 800a222:	f06f 0305 	mvn.w	r3, #5
 800a226:	60fb      	str	r3, [r7, #12]
 800a228:	e007      	b.n	800a23a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a22a:	2300      	movs	r3, #0
 800a22c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <osDelay+0x2c>
      vTaskDelay(ticks);
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f001 facf 	bl	800b7d8 <vTaskDelay>
    }
  }

  return (stat);
 800a23a:	68fb      	ldr	r3, [r7, #12]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a24c:	2300      	movs	r3, #0
 800a24e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a250:	f3ef 8305 	mrs	r3, IPSR
 800a254:	60bb      	str	r3, [r7, #8]
  return(result);
 800a256:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d174      	bne.n	800a346 <osMutexNew+0x102>
    if (attr != NULL) {
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d003      	beq.n	800a26a <osMutexNew+0x26>
      type = attr->attr_bits;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	61bb      	str	r3, [r7, #24]
 800a268:	e001      	b.n	800a26e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800a26a:	2300      	movs	r3, #0
 800a26c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	f003 0301 	and.w	r3, r3, #1
 800a274:	2b00      	cmp	r3, #0
 800a276:	d002      	beq.n	800a27e <osMutexNew+0x3a>
      rmtx = 1U;
 800a278:	2301      	movs	r3, #1
 800a27a:	617b      	str	r3, [r7, #20]
 800a27c:	e001      	b.n	800a282 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800a27e:	2300      	movs	r3, #0
 800a280:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	f003 0308 	and.w	r3, r3, #8
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d15c      	bne.n	800a346 <osMutexNew+0x102>
      mem = -1;
 800a28c:	f04f 33ff 	mov.w	r3, #4294967295
 800a290:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d015      	beq.n	800a2c4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d006      	beq.n	800a2ae <osMutexNew+0x6a>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	2b4f      	cmp	r3, #79	@ 0x4f
 800a2a6:	d902      	bls.n	800a2ae <osMutexNew+0x6a>
          mem = 1;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	613b      	str	r3, [r7, #16]
 800a2ac:	e00c      	b.n	800a2c8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d108      	bne.n	800a2c8 <osMutexNew+0x84>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d104      	bne.n	800a2c8 <osMutexNew+0x84>
            mem = 0;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	613b      	str	r3, [r7, #16]
 800a2c2:	e001      	b.n	800a2c8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d112      	bne.n	800a2f4 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d007      	beq.n	800a2e4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	689b      	ldr	r3, [r3, #8]
 800a2d8:	4619      	mov	r1, r3
 800a2da:	2004      	movs	r0, #4
 800a2dc:	f000 fb1f 	bl	800a91e <xQueueCreateMutexStatic>
 800a2e0:	61f8      	str	r0, [r7, #28]
 800a2e2:	e016      	b.n	800a312 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	2001      	movs	r0, #1
 800a2ec:	f000 fb17 	bl	800a91e <xQueueCreateMutexStatic>
 800a2f0:	61f8      	str	r0, [r7, #28]
 800a2f2:	e00e      	b.n	800a312 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10b      	bne.n	800a312 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d004      	beq.n	800a30a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800a300:	2004      	movs	r0, #4
 800a302:	f000 faf4 	bl	800a8ee <xQueueCreateMutex>
 800a306:	61f8      	str	r0, [r7, #28]
 800a308:	e003      	b.n	800a312 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800a30a:	2001      	movs	r0, #1
 800a30c:	f000 faef 	bl	800a8ee <xQueueCreateMutex>
 800a310:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00c      	beq.n	800a332 <osMutexNew+0xee>
        if (attr != NULL) {
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d003      	beq.n	800a326 <osMutexNew+0xe2>
          name = attr->name;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	60fb      	str	r3, [r7, #12]
 800a324:	e001      	b.n	800a32a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800a326:	2300      	movs	r3, #0
 800a328:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800a32a:	68f9      	ldr	r1, [r7, #12]
 800a32c:	69f8      	ldr	r0, [r7, #28]
 800a32e:	f001 f837 	bl	800b3a0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800a332:	69fb      	ldr	r3, [r7, #28]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d006      	beq.n	800a346 <osMutexNew+0x102>
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d003      	beq.n	800a346 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	f043 0301 	orr.w	r3, r3, #1
 800a344:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800a346:	69fb      	ldr	r3, [r7, #28]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3720      	adds	r7, #32
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800a350:	b580      	push	{r7, lr}
 800a352:	b086      	sub	sp, #24
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f023 0301 	bic.w	r3, r3, #1
 800a360:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a36a:	2300      	movs	r3, #0
 800a36c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a36e:	f3ef 8305 	mrs	r3, IPSR
 800a372:	60bb      	str	r3, [r7, #8]
  return(result);
 800a374:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a376:	2b00      	cmp	r3, #0
 800a378:	d003      	beq.n	800a382 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800a37a:	f06f 0305 	mvn.w	r3, #5
 800a37e:	617b      	str	r3, [r7, #20]
 800a380:	e02c      	b.n	800a3dc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d103      	bne.n	800a390 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800a388:	f06f 0303 	mvn.w	r3, #3
 800a38c:	617b      	str	r3, [r7, #20]
 800a38e:	e025      	b.n	800a3dc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d011      	beq.n	800a3ba <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6938      	ldr	r0, [r7, #16]
 800a39a:	f000 fb10 	bl	800a9be <xQueueTakeMutexRecursive>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d01b      	beq.n	800a3dc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d003      	beq.n	800a3b2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800a3aa:	f06f 0301 	mvn.w	r3, #1
 800a3ae:	617b      	str	r3, [r7, #20]
 800a3b0:	e014      	b.n	800a3dc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a3b2:	f06f 0302 	mvn.w	r3, #2
 800a3b6:	617b      	str	r3, [r7, #20]
 800a3b8:	e010      	b.n	800a3dc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800a3ba:	6839      	ldr	r1, [r7, #0]
 800a3bc:	6938      	ldr	r0, [r7, #16]
 800a3be:	f000 fdb7 	bl	800af30 <xQueueSemaphoreTake>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d009      	beq.n	800a3dc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d003      	beq.n	800a3d6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800a3ce:	f06f 0301 	mvn.w	r3, #1
 800a3d2:	617b      	str	r3, [r7, #20]
 800a3d4:	e002      	b.n	800a3dc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a3d6:	f06f 0302 	mvn.w	r3, #2
 800a3da:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800a3dc:	697b      	ldr	r3, [r7, #20]
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3718      	adds	r7, #24
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}

0800a3e6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b086      	sub	sp, #24
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f023 0301 	bic.w	r3, r3, #1
 800a3f4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f003 0301 	and.w	r3, r3, #1
 800a3fc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a3fe:	2300      	movs	r3, #0
 800a400:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a402:	f3ef 8305 	mrs	r3, IPSR
 800a406:	60bb      	str	r3, [r7, #8]
  return(result);
 800a408:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d003      	beq.n	800a416 <osMutexRelease+0x30>
    stat = osErrorISR;
 800a40e:	f06f 0305 	mvn.w	r3, #5
 800a412:	617b      	str	r3, [r7, #20]
 800a414:	e01f      	b.n	800a456 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d103      	bne.n	800a424 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800a41c:	f06f 0303 	mvn.w	r3, #3
 800a420:	617b      	str	r3, [r7, #20]
 800a422:	e018      	b.n	800a456 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d009      	beq.n	800a43e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800a42a:	6938      	ldr	r0, [r7, #16]
 800a42c:	f000 fa92 	bl	800a954 <xQueueGiveMutexRecursive>
 800a430:	4603      	mov	r3, r0
 800a432:	2b01      	cmp	r3, #1
 800a434:	d00f      	beq.n	800a456 <osMutexRelease+0x70>
        stat = osErrorResource;
 800a436:	f06f 0302 	mvn.w	r3, #2
 800a43a:	617b      	str	r3, [r7, #20]
 800a43c:	e00b      	b.n	800a456 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800a43e:	2300      	movs	r3, #0
 800a440:	2200      	movs	r2, #0
 800a442:	2100      	movs	r1, #0
 800a444:	6938      	ldr	r0, [r7, #16]
 800a446:	f000 faf1 	bl	800aa2c <xQueueGenericSend>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d002      	beq.n	800a456 <osMutexRelease+0x70>
        stat = osErrorResource;
 800a450:	f06f 0302 	mvn.w	r3, #2
 800a454:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a456:	697b      	ldr	r3, [r7, #20]
}
 800a458:	4618      	mov	r0, r3
 800a45a:	3718      	adds	r7, #24
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a460:	b480      	push	{r7}
 800a462:	b085      	sub	sp, #20
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	4a07      	ldr	r2, [pc, #28]	@ (800a48c <vApplicationGetIdleTaskMemory+0x2c>)
 800a470:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	4a06      	ldr	r2, [pc, #24]	@ (800a490 <vApplicationGetIdleTaskMemory+0x30>)
 800a476:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800a47e:	601a      	str	r2, [r3, #0]
}
 800a480:	bf00      	nop
 800a482:	3714      	adds	r7, #20
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	200003d4 	.word	0x200003d4
 800a490:	2000047c 	.word	0x2000047c

0800a494 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	4a07      	ldr	r2, [pc, #28]	@ (800a4c0 <vApplicationGetTimerTaskMemory+0x2c>)
 800a4a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	4a06      	ldr	r2, [pc, #24]	@ (800a4c4 <vApplicationGetTimerTaskMemory+0x30>)
 800a4aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 800a4b2:	601a      	str	r2, [r3, #0]
}
 800a4b4:	bf00      	nop
 800a4b6:	3714      	adds	r7, #20
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr
 800a4c0:	20000f6c 	.word	0x20000f6c
 800a4c4:	20001014 	.word	0x20001014

0800a4c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f103 0208 	add.w	r2, r3, #8
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f103 0208 	add.w	r2, r3, #8
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f103 0208 	add.w	r2, r3, #8
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a4fc:	bf00      	nop
 800a4fe:	370c      	adds	r7, #12
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr

0800a508 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a508:	b480      	push	{r7}
 800a50a:	b083      	sub	sp, #12
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2200      	movs	r2, #0
 800a514:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a516:	bf00      	nop
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a522:	b480      	push	{r7}
 800a524:	b085      	sub	sp, #20
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
 800a52a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	689a      	ldr	r2, [r3, #8]
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	683a      	ldr	r2, [r7, #0]
 800a546:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	683a      	ldr	r2, [r7, #0]
 800a54c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	1c5a      	adds	r2, r3, #1
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	601a      	str	r2, [r3, #0]
}
 800a55e:	bf00      	nop
 800a560:	3714      	adds	r7, #20
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr

0800a56a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a56a:	b480      	push	{r7}
 800a56c:	b085      	sub	sp, #20
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a580:	d103      	bne.n	800a58a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	691b      	ldr	r3, [r3, #16]
 800a586:	60fb      	str	r3, [r7, #12]
 800a588:	e00c      	b.n	800a5a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	3308      	adds	r3, #8
 800a58e:	60fb      	str	r3, [r7, #12]
 800a590:	e002      	b.n	800a598 <vListInsert+0x2e>
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	60fb      	str	r3, [r7, #12]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	68ba      	ldr	r2, [r7, #8]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d2f6      	bcs.n	800a592 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	685a      	ldr	r2, [r3, #4]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	683a      	ldr	r2, [r7, #0]
 800a5b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	68fa      	ldr	r2, [r7, #12]
 800a5b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	683a      	ldr	r2, [r7, #0]
 800a5be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	1c5a      	adds	r2, r3, #1
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	601a      	str	r2, [r3, #0]
}
 800a5d0:	bf00      	nop
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	6892      	ldr	r2, [r2, #8]
 800a5f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	6852      	ldr	r2, [r2, #4]
 800a5fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	429a      	cmp	r2, r3
 800a606:	d103      	bne.n	800a610 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	689a      	ldr	r2, [r3, #8]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	1e5a      	subs	r2, r3, #1
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d10b      	bne.n	800a65c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a648:	f383 8811 	msr	BASEPRI, r3
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	f3bf 8f4f 	dsb	sy
 800a654:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a656:	bf00      	nop
 800a658:	bf00      	nop
 800a65a:	e7fd      	b.n	800a658 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a65c:	f002 fbd4 	bl	800ce08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a668:	68f9      	ldr	r1, [r7, #12]
 800a66a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a66c:	fb01 f303 	mul.w	r3, r1, r3
 800a670:	441a      	add	r2, r3
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	2200      	movs	r2, #0
 800a67a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681a      	ldr	r2, [r3, #0]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a68c:	3b01      	subs	r3, #1
 800a68e:	68f9      	ldr	r1, [r7, #12]
 800a690:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a692:	fb01 f303 	mul.w	r3, r1, r3
 800a696:	441a      	add	r2, r3
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	22ff      	movs	r2, #255	@ 0xff
 800a6a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	22ff      	movs	r2, #255	@ 0xff
 800a6a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d114      	bne.n	800a6dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d01a      	beq.n	800a6f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	3310      	adds	r3, #16
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f001 fb5e 	bl	800bd80 <xTaskRemoveFromEventList>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d012      	beq.n	800a6f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a700 <xQueueGenericReset+0xd0>)
 800a6cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6d0:	601a      	str	r2, [r3, #0]
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	e009      	b.n	800a6f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	3310      	adds	r3, #16
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f7ff fef1 	bl	800a4c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	3324      	adds	r3, #36	@ 0x24
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7ff feec 	bl	800a4c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a6f0:	f002 fbbc 	bl	800ce6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a6f4:	2301      	movs	r3, #1
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3710      	adds	r7, #16
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	e000ed04 	.word	0xe000ed04

0800a704 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a704:	b580      	push	{r7, lr}
 800a706:	b08e      	sub	sp, #56	@ 0x38
 800a708:	af02      	add	r7, sp, #8
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d10b      	bne.n	800a730 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71c:	f383 8811 	msr	BASEPRI, r3
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a72a:	bf00      	nop
 800a72c:	bf00      	nop
 800a72e:	e7fd      	b.n	800a72c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d10b      	bne.n	800a74e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a748:	bf00      	nop
 800a74a:	bf00      	nop
 800a74c:	e7fd      	b.n	800a74a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d002      	beq.n	800a75a <xQueueGenericCreateStatic+0x56>
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d001      	beq.n	800a75e <xQueueGenericCreateStatic+0x5a>
 800a75a:	2301      	movs	r3, #1
 800a75c:	e000      	b.n	800a760 <xQueueGenericCreateStatic+0x5c>
 800a75e:	2300      	movs	r3, #0
 800a760:	2b00      	cmp	r3, #0
 800a762:	d10b      	bne.n	800a77c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a768:	f383 8811 	msr	BASEPRI, r3
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f3bf 8f4f 	dsb	sy
 800a774:	623b      	str	r3, [r7, #32]
}
 800a776:	bf00      	nop
 800a778:	bf00      	nop
 800a77a:	e7fd      	b.n	800a778 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d102      	bne.n	800a788 <xQueueGenericCreateStatic+0x84>
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d101      	bne.n	800a78c <xQueueGenericCreateStatic+0x88>
 800a788:	2301      	movs	r3, #1
 800a78a:	e000      	b.n	800a78e <xQueueGenericCreateStatic+0x8a>
 800a78c:	2300      	movs	r3, #0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10b      	bne.n	800a7aa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	61fb      	str	r3, [r7, #28]
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop
 800a7a8:	e7fd      	b.n	800a7a6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a7aa:	2350      	movs	r3, #80	@ 0x50
 800a7ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	2b50      	cmp	r3, #80	@ 0x50
 800a7b2:	d00b      	beq.n	800a7cc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a7b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7b8:	f383 8811 	msr	BASEPRI, r3
 800a7bc:	f3bf 8f6f 	isb	sy
 800a7c0:	f3bf 8f4f 	dsb	sy
 800a7c4:	61bb      	str	r3, [r7, #24]
}
 800a7c6:	bf00      	nop
 800a7c8:	bf00      	nop
 800a7ca:	e7fd      	b.n	800a7c8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a7cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d00d      	beq.n	800a7f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a7e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a7e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7e6:	9300      	str	r3, [sp, #0]
 800a7e8:	4613      	mov	r3, r2
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	68b9      	ldr	r1, [r7, #8]
 800a7ee:	68f8      	ldr	r0, [r7, #12]
 800a7f0:	f000 f840 	bl	800a874 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3730      	adds	r7, #48	@ 0x30
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b08a      	sub	sp, #40	@ 0x28
 800a802:	af02      	add	r7, sp, #8
 800a804:	60f8      	str	r0, [r7, #12]
 800a806:	60b9      	str	r1, [r7, #8]
 800a808:	4613      	mov	r3, r2
 800a80a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d10b      	bne.n	800a82a <xQueueGenericCreate+0x2c>
	__asm volatile
 800a812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a816:	f383 8811 	msr	BASEPRI, r3
 800a81a:	f3bf 8f6f 	isb	sy
 800a81e:	f3bf 8f4f 	dsb	sy
 800a822:	613b      	str	r3, [r7, #16]
}
 800a824:	bf00      	nop
 800a826:	bf00      	nop
 800a828:	e7fd      	b.n	800a826 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	fb02 f303 	mul.w	r3, r2, r3
 800a832:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	3350      	adds	r3, #80	@ 0x50
 800a838:	4618      	mov	r0, r3
 800a83a:	f002 fc07 	bl	800d04c <pvPortMalloc>
 800a83e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a840:	69bb      	ldr	r3, [r7, #24]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d011      	beq.n	800a86a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	3350      	adds	r3, #80	@ 0x50
 800a84e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	2200      	movs	r2, #0
 800a854:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a858:	79fa      	ldrb	r2, [r7, #7]
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	4613      	mov	r3, r2
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	68b9      	ldr	r1, [r7, #8]
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	f000 f805 	bl	800a874 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a86a:	69bb      	ldr	r3, [r7, #24]
	}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3720      	adds	r7, #32
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]
 800a880:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d103      	bne.n	800a890 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	69ba      	ldr	r2, [r7, #24]
 800a88c:	601a      	str	r2, [r3, #0]
 800a88e:	e002      	b.n	800a896 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a890:	69bb      	ldr	r3, [r7, #24]
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a896:	69bb      	ldr	r3, [r7, #24]
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	69b8      	ldr	r0, [r7, #24]
 800a8a6:	f7ff fec3 	bl	800a630 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	78fa      	ldrb	r2, [r7, #3]
 800a8ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a8b2:	bf00      	nop
 800a8b4:	3710      	adds	r7, #16
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b082      	sub	sp, #8
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d00e      	beq.n	800a8e6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a8da:	2300      	movs	r3, #0
 800a8dc:	2200      	movs	r2, #0
 800a8de:	2100      	movs	r1, #0
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 f8a3 	bl	800aa2c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a8e6:	bf00      	nop
 800a8e8:	3708      	adds	r7, #8
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}

0800a8ee <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	b086      	sub	sp, #24
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	617b      	str	r3, [r7, #20]
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a900:	79fb      	ldrb	r3, [r7, #7]
 800a902:	461a      	mov	r2, r3
 800a904:	6939      	ldr	r1, [r7, #16]
 800a906:	6978      	ldr	r0, [r7, #20]
 800a908:	f7ff ff79 	bl	800a7fe <xQueueGenericCreate>
 800a90c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a90e:	68f8      	ldr	r0, [r7, #12]
 800a910:	f7ff ffd3 	bl	800a8ba <prvInitialiseMutex>

		return xNewQueue;
 800a914:	68fb      	ldr	r3, [r7, #12]
	}
 800a916:	4618      	mov	r0, r3
 800a918:	3718      	adds	r7, #24
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}

0800a91e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a91e:	b580      	push	{r7, lr}
 800a920:	b088      	sub	sp, #32
 800a922:	af02      	add	r7, sp, #8
 800a924:	4603      	mov	r3, r0
 800a926:	6039      	str	r1, [r7, #0]
 800a928:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a92a:	2301      	movs	r3, #1
 800a92c:	617b      	str	r3, [r7, #20]
 800a92e:	2300      	movs	r3, #0
 800a930:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a932:	79fb      	ldrb	r3, [r7, #7]
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	2200      	movs	r2, #0
 800a93a:	6939      	ldr	r1, [r7, #16]
 800a93c:	6978      	ldr	r0, [r7, #20]
 800a93e:	f7ff fee1 	bl	800a704 <xQueueGenericCreateStatic>
 800a942:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a944:	68f8      	ldr	r0, [r7, #12]
 800a946:	f7ff ffb8 	bl	800a8ba <prvInitialiseMutex>

		return xNewQueue;
 800a94a:	68fb      	ldr	r3, [r7, #12]
	}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3718      	adds	r7, #24
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a954:	b590      	push	{r4, r7, lr}
 800a956:	b087      	sub	sp, #28
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a960:	693b      	ldr	r3, [r7, #16]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10b      	bne.n	800a97e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	60fb      	str	r3, [r7, #12]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	689c      	ldr	r4, [r3, #8]
 800a982:	f001 fbc3 	bl	800c10c <xTaskGetCurrentTaskHandle>
 800a986:	4603      	mov	r3, r0
 800a988:	429c      	cmp	r4, r3
 800a98a:	d111      	bne.n	800a9b0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	68db      	ldr	r3, [r3, #12]
 800a990:	1e5a      	subs	r2, r3, #1
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	68db      	ldr	r3, [r3, #12]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d105      	bne.n	800a9aa <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a99e:	2300      	movs	r3, #0
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	6938      	ldr	r0, [r7, #16]
 800a9a6:	f000 f841 	bl	800aa2c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	617b      	str	r3, [r7, #20]
 800a9ae:	e001      	b.n	800a9b4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a9b4:	697b      	ldr	r3, [r7, #20]
	}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	371c      	adds	r7, #28
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd90      	pop	{r4, r7, pc}

0800a9be <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a9be:	b590      	push	{r4, r7, lr}
 800a9c0:	b087      	sub	sp, #28
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10b      	bne.n	800a9ea <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800a9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d6:	f383 8811 	msr	BASEPRI, r3
 800a9da:	f3bf 8f6f 	isb	sy
 800a9de:	f3bf 8f4f 	dsb	sy
 800a9e2:	60fb      	str	r3, [r7, #12]
}
 800a9e4:	bf00      	nop
 800a9e6:	bf00      	nop
 800a9e8:	e7fd      	b.n	800a9e6 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	689c      	ldr	r4, [r3, #8]
 800a9ee:	f001 fb8d 	bl	800c10c <xTaskGetCurrentTaskHandle>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	429c      	cmp	r4, r3
 800a9f6:	d107      	bne.n	800aa08 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a9f8:	693b      	ldr	r3, [r7, #16]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	1c5a      	adds	r2, r3, #1
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800aa02:	2301      	movs	r3, #1
 800aa04:	617b      	str	r3, [r7, #20]
 800aa06:	e00c      	b.n	800aa22 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800aa08:	6839      	ldr	r1, [r7, #0]
 800aa0a:	6938      	ldr	r0, [r7, #16]
 800aa0c:	f000 fa90 	bl	800af30 <xQueueSemaphoreTake>
 800aa10:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d004      	beq.n	800aa22 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	1c5a      	adds	r2, r3, #1
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800aa22:	697b      	ldr	r3, [r7, #20]
	}
 800aa24:	4618      	mov	r0, r3
 800aa26:	371c      	adds	r7, #28
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd90      	pop	{r4, r7, pc}

0800aa2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08e      	sub	sp, #56	@ 0x38
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	60b9      	str	r1, [r7, #8]
 800aa36:	607a      	str	r2, [r7, #4]
 800aa38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800aa42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10b      	bne.n	800aa60 <xQueueGenericSend+0x34>
	__asm volatile
 800aa48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aa5a:	bf00      	nop
 800aa5c:	bf00      	nop
 800aa5e:	e7fd      	b.n	800aa5c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d103      	bne.n	800aa6e <xQueueGenericSend+0x42>
 800aa66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <xQueueGenericSend+0x46>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e000      	b.n	800aa74 <xQueueGenericSend+0x48>
 800aa72:	2300      	movs	r3, #0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d10b      	bne.n	800aa90 <xQueueGenericSend+0x64>
	__asm volatile
 800aa78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7c:	f383 8811 	msr	BASEPRI, r3
 800aa80:	f3bf 8f6f 	isb	sy
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aa8a:	bf00      	nop
 800aa8c:	bf00      	nop
 800aa8e:	e7fd      	b.n	800aa8c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	2b02      	cmp	r3, #2
 800aa94:	d103      	bne.n	800aa9e <xQueueGenericSend+0x72>
 800aa96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d101      	bne.n	800aaa2 <xQueueGenericSend+0x76>
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e000      	b.n	800aaa4 <xQueueGenericSend+0x78>
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d10b      	bne.n	800aac0 <xQueueGenericSend+0x94>
	__asm volatile
 800aaa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaac:	f383 8811 	msr	BASEPRI, r3
 800aab0:	f3bf 8f6f 	isb	sy
 800aab4:	f3bf 8f4f 	dsb	sy
 800aab8:	623b      	str	r3, [r7, #32]
}
 800aaba:	bf00      	nop
 800aabc:	bf00      	nop
 800aabe:	e7fd      	b.n	800aabc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aac0:	f001 fb34 	bl	800c12c <xTaskGetSchedulerState>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d102      	bne.n	800aad0 <xQueueGenericSend+0xa4>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <xQueueGenericSend+0xa8>
 800aad0:	2301      	movs	r3, #1
 800aad2:	e000      	b.n	800aad6 <xQueueGenericSend+0xaa>
 800aad4:	2300      	movs	r3, #0
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d10b      	bne.n	800aaf2 <xQueueGenericSend+0xc6>
	__asm volatile
 800aada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aade:	f383 8811 	msr	BASEPRI, r3
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	f3bf 8f4f 	dsb	sy
 800aaea:	61fb      	str	r3, [r7, #28]
}
 800aaec:	bf00      	nop
 800aaee:	bf00      	nop
 800aaf0:	e7fd      	b.n	800aaee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aaf2:	f002 f989 	bl	800ce08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aaf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aafe:	429a      	cmp	r2, r3
 800ab00:	d302      	bcc.n	800ab08 <xQueueGenericSend+0xdc>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	2b02      	cmp	r3, #2
 800ab06:	d129      	bne.n	800ab5c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab08:	683a      	ldr	r2, [r7, #0]
 800ab0a:	68b9      	ldr	r1, [r7, #8]
 800ab0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab0e:	f000 fb37 	bl	800b180 <prvCopyDataToQueue>
 800ab12:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d010      	beq.n	800ab3e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1e:	3324      	adds	r3, #36	@ 0x24
 800ab20:	4618      	mov	r0, r3
 800ab22:	f001 f92d 	bl	800bd80 <xTaskRemoveFromEventList>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d013      	beq.n	800ab54 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ab2c:	4b3f      	ldr	r3, [pc, #252]	@ (800ac2c <xQueueGenericSend+0x200>)
 800ab2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab32:	601a      	str	r2, [r3, #0]
 800ab34:	f3bf 8f4f 	dsb	sy
 800ab38:	f3bf 8f6f 	isb	sy
 800ab3c:	e00a      	b.n	800ab54 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ab3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d007      	beq.n	800ab54 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ab44:	4b39      	ldr	r3, [pc, #228]	@ (800ac2c <xQueueGenericSend+0x200>)
 800ab46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab4a:	601a      	str	r2, [r3, #0]
 800ab4c:	f3bf 8f4f 	dsb	sy
 800ab50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ab54:	f002 f98a 	bl	800ce6c <vPortExitCritical>
				return pdPASS;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e063      	b.n	800ac24 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d103      	bne.n	800ab6a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab62:	f002 f983 	bl	800ce6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ab66:	2300      	movs	r3, #0
 800ab68:	e05c      	b.n	800ac24 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d106      	bne.n	800ab7e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab70:	f107 0314 	add.w	r3, r7, #20
 800ab74:	4618      	mov	r0, r3
 800ab76:	f001 f967 	bl	800be48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab7e:	f002 f975 	bl	800ce6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab82:	f000 fecf 	bl	800b924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab86:	f002 f93f 	bl	800ce08 <vPortEnterCritical>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab90:	b25b      	sxtb	r3, r3
 800ab92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab96:	d103      	bne.n	800aba0 <xQueueGenericSend+0x174>
 800ab98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aba6:	b25b      	sxtb	r3, r3
 800aba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abac:	d103      	bne.n	800abb6 <xQueueGenericSend+0x18a>
 800abae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb0:	2200      	movs	r2, #0
 800abb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abb6:	f002 f959 	bl	800ce6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abba:	1d3a      	adds	r2, r7, #4
 800abbc:	f107 0314 	add.w	r3, r7, #20
 800abc0:	4611      	mov	r1, r2
 800abc2:	4618      	mov	r0, r3
 800abc4:	f001 f956 	bl	800be74 <xTaskCheckForTimeOut>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d124      	bne.n	800ac18 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800abce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800abd0:	f000 fbce 	bl	800b370 <prvIsQueueFull>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d018      	beq.n	800ac0c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800abda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abdc:	3310      	adds	r3, #16
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	4611      	mov	r1, r2
 800abe2:	4618      	mov	r0, r3
 800abe4:	f001 f87a 	bl	800bcdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800abe8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800abea:	f000 fb59 	bl	800b2a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800abee:	f000 fea7 	bl	800b940 <xTaskResumeAll>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	f47f af7c 	bne.w	800aaf2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800abfa:	4b0c      	ldr	r3, [pc, #48]	@ (800ac2c <xQueueGenericSend+0x200>)
 800abfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac00:	601a      	str	r2, [r3, #0]
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	f3bf 8f6f 	isb	sy
 800ac0a:	e772      	b.n	800aaf2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ac0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac0e:	f000 fb47 	bl	800b2a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac12:	f000 fe95 	bl	800b940 <xTaskResumeAll>
 800ac16:	e76c      	b.n	800aaf2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ac18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac1a:	f000 fb41 	bl	800b2a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac1e:	f000 fe8f 	bl	800b940 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ac22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3738      	adds	r7, #56	@ 0x38
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	e000ed04 	.word	0xe000ed04

0800ac30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b090      	sub	sp, #64	@ 0x40
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	60f8      	str	r0, [r7, #12]
 800ac38:	60b9      	str	r1, [r7, #8]
 800ac3a:	607a      	str	r2, [r7, #4]
 800ac3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ac42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d10b      	bne.n	800ac60 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ac48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac4c:	f383 8811 	msr	BASEPRI, r3
 800ac50:	f3bf 8f6f 	isb	sy
 800ac54:	f3bf 8f4f 	dsb	sy
 800ac58:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ac5a:	bf00      	nop
 800ac5c:	bf00      	nop
 800ac5e:	e7fd      	b.n	800ac5c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d103      	bne.n	800ac6e <xQueueGenericSendFromISR+0x3e>
 800ac66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d101      	bne.n	800ac72 <xQueueGenericSendFromISR+0x42>
 800ac6e:	2301      	movs	r3, #1
 800ac70:	e000      	b.n	800ac74 <xQueueGenericSendFromISR+0x44>
 800ac72:	2300      	movs	r3, #0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d10b      	bne.n	800ac90 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ac78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7c:	f383 8811 	msr	BASEPRI, r3
 800ac80:	f3bf 8f6f 	isb	sy
 800ac84:	f3bf 8f4f 	dsb	sy
 800ac88:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ac8a:	bf00      	nop
 800ac8c:	bf00      	nop
 800ac8e:	e7fd      	b.n	800ac8c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d103      	bne.n	800ac9e <xQueueGenericSendFromISR+0x6e>
 800ac96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d101      	bne.n	800aca2 <xQueueGenericSendFromISR+0x72>
 800ac9e:	2301      	movs	r3, #1
 800aca0:	e000      	b.n	800aca4 <xQueueGenericSendFromISR+0x74>
 800aca2:	2300      	movs	r3, #0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d10b      	bne.n	800acc0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800aca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	623b      	str	r3, [r7, #32]
}
 800acba:	bf00      	nop
 800acbc:	bf00      	nop
 800acbe:	e7fd      	b.n	800acbc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800acc0:	f002 f982 	bl	800cfc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800acc4:	f3ef 8211 	mrs	r2, BASEPRI
 800acc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800accc:	f383 8811 	msr	BASEPRI, r3
 800acd0:	f3bf 8f6f 	isb	sy
 800acd4:	f3bf 8f4f 	dsb	sy
 800acd8:	61fa      	str	r2, [r7, #28]
 800acda:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800acdc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800acde:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ace0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ace4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ace8:	429a      	cmp	r2, r3
 800acea:	d302      	bcc.n	800acf2 <xQueueGenericSendFromISR+0xc2>
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d12f      	bne.n	800ad52 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800acf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acf8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad00:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad02:	683a      	ldr	r2, [r7, #0]
 800ad04:	68b9      	ldr	r1, [r7, #8]
 800ad06:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ad08:	f000 fa3a 	bl	800b180 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ad0c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ad10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad14:	d112      	bne.n	800ad3c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d016      	beq.n	800ad4c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad20:	3324      	adds	r3, #36	@ 0x24
 800ad22:	4618      	mov	r0, r3
 800ad24:	f001 f82c 	bl	800bd80 <xTaskRemoveFromEventList>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00e      	beq.n	800ad4c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00b      	beq.n	800ad4c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	601a      	str	r2, [r3, #0]
 800ad3a:	e007      	b.n	800ad4c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ad3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ad40:	3301      	adds	r3, #1
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	b25a      	sxtb	r2, r3
 800ad46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ad50:	e001      	b.n	800ad56 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ad52:	2300      	movs	r3, #0
 800ad54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad58:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ad60:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ad62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3740      	adds	r7, #64	@ 0x40
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08c      	sub	sp, #48	@ 0x30
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ad80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d10b      	bne.n	800ad9e <xQueueReceive+0x32>
	__asm volatile
 800ad86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8a:	f383 8811 	msr	BASEPRI, r3
 800ad8e:	f3bf 8f6f 	isb	sy
 800ad92:	f3bf 8f4f 	dsb	sy
 800ad96:	623b      	str	r3, [r7, #32]
}
 800ad98:	bf00      	nop
 800ad9a:	bf00      	nop
 800ad9c:	e7fd      	b.n	800ad9a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d103      	bne.n	800adac <xQueueReceive+0x40>
 800ada4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d101      	bne.n	800adb0 <xQueueReceive+0x44>
 800adac:	2301      	movs	r3, #1
 800adae:	e000      	b.n	800adb2 <xQueueReceive+0x46>
 800adb0:	2300      	movs	r3, #0
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d10b      	bne.n	800adce <xQueueReceive+0x62>
	__asm volatile
 800adb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adba:	f383 8811 	msr	BASEPRI, r3
 800adbe:	f3bf 8f6f 	isb	sy
 800adc2:	f3bf 8f4f 	dsb	sy
 800adc6:	61fb      	str	r3, [r7, #28]
}
 800adc8:	bf00      	nop
 800adca:	bf00      	nop
 800adcc:	e7fd      	b.n	800adca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800adce:	f001 f9ad 	bl	800c12c <xTaskGetSchedulerState>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d102      	bne.n	800adde <xQueueReceive+0x72>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d101      	bne.n	800ade2 <xQueueReceive+0x76>
 800adde:	2301      	movs	r3, #1
 800ade0:	e000      	b.n	800ade4 <xQueueReceive+0x78>
 800ade2:	2300      	movs	r3, #0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d10b      	bne.n	800ae00 <xQueueReceive+0x94>
	__asm volatile
 800ade8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adec:	f383 8811 	msr	BASEPRI, r3
 800adf0:	f3bf 8f6f 	isb	sy
 800adf4:	f3bf 8f4f 	dsb	sy
 800adf8:	61bb      	str	r3, [r7, #24]
}
 800adfa:	bf00      	nop
 800adfc:	bf00      	nop
 800adfe:	e7fd      	b.n	800adfc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ae00:	f002 f802 	bl	800ce08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae08:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d01f      	beq.n	800ae50 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ae10:	68b9      	ldr	r1, [r7, #8]
 800ae12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae14:	f000 fa1e 	bl	800b254 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ae18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1a:	1e5a      	subs	r2, r3, #1
 800ae1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d00f      	beq.n	800ae48 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae2a:	3310      	adds	r3, #16
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f000 ffa7 	bl	800bd80 <xTaskRemoveFromEventList>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d007      	beq.n	800ae48 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ae38:	4b3c      	ldr	r3, [pc, #240]	@ (800af2c <xQueueReceive+0x1c0>)
 800ae3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae3e:	601a      	str	r2, [r3, #0]
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ae48:	f002 f810 	bl	800ce6c <vPortExitCritical>
				return pdPASS;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e069      	b.n	800af24 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d103      	bne.n	800ae5e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae56:	f002 f809 	bl	800ce6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	e062      	b.n	800af24 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d106      	bne.n	800ae72 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ae64:	f107 0310 	add.w	r3, r7, #16
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f000 ffed 	bl	800be48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae72:	f001 fffb 	bl	800ce6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae76:	f000 fd55 	bl	800b924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae7a:	f001 ffc5 	bl	800ce08 <vPortEnterCritical>
 800ae7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ae84:	b25b      	sxtb	r3, r3
 800ae86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae8a:	d103      	bne.n	800ae94 <xQueueReceive+0x128>
 800ae8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8e:	2200      	movs	r2, #0
 800ae90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ae9a:	b25b      	sxtb	r3, r3
 800ae9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aea0:	d103      	bne.n	800aeaa <xQueueReceive+0x13e>
 800aea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea4:	2200      	movs	r2, #0
 800aea6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aeaa:	f001 ffdf 	bl	800ce6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aeae:	1d3a      	adds	r2, r7, #4
 800aeb0:	f107 0310 	add.w	r3, r7, #16
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f000 ffdc 	bl	800be74 <xTaskCheckForTimeOut>
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d123      	bne.n	800af0a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aec2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aec4:	f000 fa3e 	bl	800b344 <prvIsQueueEmpty>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d017      	beq.n	800aefe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed0:	3324      	adds	r3, #36	@ 0x24
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	4611      	mov	r1, r2
 800aed6:	4618      	mov	r0, r3
 800aed8:	f000 ff00 	bl	800bcdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aedc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aede:	f000 f9df 	bl	800b2a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aee2:	f000 fd2d 	bl	800b940 <xTaskResumeAll>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d189      	bne.n	800ae00 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800aeec:	4b0f      	ldr	r3, [pc, #60]	@ (800af2c <xQueueReceive+0x1c0>)
 800aeee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aef2:	601a      	str	r2, [r3, #0]
 800aef4:	f3bf 8f4f 	dsb	sy
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	e780      	b.n	800ae00 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aefe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af00:	f000 f9ce 	bl	800b2a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800af04:	f000 fd1c 	bl	800b940 <xTaskResumeAll>
 800af08:	e77a      	b.n	800ae00 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800af0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af0c:	f000 f9c8 	bl	800b2a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800af10:	f000 fd16 	bl	800b940 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af16:	f000 fa15 	bl	800b344 <prvIsQueueEmpty>
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f43f af6f 	beq.w	800ae00 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800af22:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800af24:	4618      	mov	r0, r3
 800af26:	3730      	adds	r7, #48	@ 0x30
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}
 800af2c:	e000ed04 	.word	0xe000ed04

0800af30 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b08e      	sub	sp, #56	@ 0x38
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800af3a:	2300      	movs	r3, #0
 800af3c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800af42:	2300      	movs	r3, #0
 800af44:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800af46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d10b      	bne.n	800af64 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800af4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	623b      	str	r3, [r7, #32]
}
 800af5e:	bf00      	nop
 800af60:	bf00      	nop
 800af62:	e7fd      	b.n	800af60 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800af64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00b      	beq.n	800af84 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800af6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af70:	f383 8811 	msr	BASEPRI, r3
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	61fb      	str	r3, [r7, #28]
}
 800af7e:	bf00      	nop
 800af80:	bf00      	nop
 800af82:	e7fd      	b.n	800af80 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800af84:	f001 f8d2 	bl	800c12c <xTaskGetSchedulerState>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d102      	bne.n	800af94 <xQueueSemaphoreTake+0x64>
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d101      	bne.n	800af98 <xQueueSemaphoreTake+0x68>
 800af94:	2301      	movs	r3, #1
 800af96:	e000      	b.n	800af9a <xQueueSemaphoreTake+0x6a>
 800af98:	2300      	movs	r3, #0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10b      	bne.n	800afb6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800af9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa2:	f383 8811 	msr	BASEPRI, r3
 800afa6:	f3bf 8f6f 	isb	sy
 800afaa:	f3bf 8f4f 	dsb	sy
 800afae:	61bb      	str	r3, [r7, #24]
}
 800afb0:	bf00      	nop
 800afb2:	bf00      	nop
 800afb4:	e7fd      	b.n	800afb2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800afb6:	f001 ff27 	bl	800ce08 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800afba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afbe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800afc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d024      	beq.n	800b010 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800afc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afc8:	1e5a      	subs	r2, r3, #1
 800afca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afcc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800afce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d104      	bne.n	800afe0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800afd6:	f001 fa23 	bl	800c420 <pvTaskIncrementMutexHeldCount>
 800afda:	4602      	mov	r2, r0
 800afdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afde:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800afe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d00f      	beq.n	800b008 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800afe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afea:	3310      	adds	r3, #16
 800afec:	4618      	mov	r0, r3
 800afee:	f000 fec7 	bl	800bd80 <xTaskRemoveFromEventList>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d007      	beq.n	800b008 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aff8:	4b54      	ldr	r3, [pc, #336]	@ (800b14c <xQueueSemaphoreTake+0x21c>)
 800affa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800affe:	601a      	str	r2, [r3, #0]
 800b000:	f3bf 8f4f 	dsb	sy
 800b004:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b008:	f001 ff30 	bl	800ce6c <vPortExitCritical>
				return pdPASS;
 800b00c:	2301      	movs	r3, #1
 800b00e:	e098      	b.n	800b142 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d112      	bne.n	800b03c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d00b      	beq.n	800b034 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	617b      	str	r3, [r7, #20]
}
 800b02e:	bf00      	nop
 800b030:	bf00      	nop
 800b032:	e7fd      	b.n	800b030 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b034:	f001 ff1a 	bl	800ce6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b038:	2300      	movs	r3, #0
 800b03a:	e082      	b.n	800b142 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b03c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d106      	bne.n	800b050 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b042:	f107 030c 	add.w	r3, r7, #12
 800b046:	4618      	mov	r0, r3
 800b048:	f000 fefe 	bl	800be48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b04c:	2301      	movs	r3, #1
 800b04e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b050:	f001 ff0c 	bl	800ce6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b054:	f000 fc66 	bl	800b924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b058:	f001 fed6 	bl	800ce08 <vPortEnterCritical>
 800b05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b05e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b062:	b25b      	sxtb	r3, r3
 800b064:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b068:	d103      	bne.n	800b072 <xQueueSemaphoreTake+0x142>
 800b06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06c:	2200      	movs	r2, #0
 800b06e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b074:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b078:	b25b      	sxtb	r3, r3
 800b07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b07e:	d103      	bne.n	800b088 <xQueueSemaphoreTake+0x158>
 800b080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b082:	2200      	movs	r2, #0
 800b084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b088:	f001 fef0 	bl	800ce6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b08c:	463a      	mov	r2, r7
 800b08e:	f107 030c 	add.w	r3, r7, #12
 800b092:	4611      	mov	r1, r2
 800b094:	4618      	mov	r0, r3
 800b096:	f000 feed 	bl	800be74 <xTaskCheckForTimeOut>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d132      	bne.n	800b106 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b0a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b0a2:	f000 f94f 	bl	800b344 <prvIsQueueEmpty>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d026      	beq.n	800b0fa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d109      	bne.n	800b0c8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800b0b4:	f001 fea8 	bl	800ce08 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b0b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f001 f853 	bl	800c168 <xTaskPriorityInherit>
 800b0c2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800b0c4:	f001 fed2 	bl	800ce6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ca:	3324      	adds	r3, #36	@ 0x24
 800b0cc:	683a      	ldr	r2, [r7, #0]
 800b0ce:	4611      	mov	r1, r2
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f000 fe03 	bl	800bcdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b0d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b0d8:	f000 f8e2 	bl	800b2a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b0dc:	f000 fc30 	bl	800b940 <xTaskResumeAll>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	f47f af67 	bne.w	800afb6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800b0e8:	4b18      	ldr	r3, [pc, #96]	@ (800b14c <xQueueSemaphoreTake+0x21c>)
 800b0ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	e75d      	b.n	800afb6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b0fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b0fc:	f000 f8d0 	bl	800b2a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b100:	f000 fc1e 	bl	800b940 <xTaskResumeAll>
 800b104:	e757      	b.n	800afb6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b106:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b108:	f000 f8ca 	bl	800b2a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b10c:	f000 fc18 	bl	800b940 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b110:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b112:	f000 f917 	bl	800b344 <prvIsQueueEmpty>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f43f af4c 	beq.w	800afb6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b120:	2b00      	cmp	r3, #0
 800b122:	d00d      	beq.n	800b140 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800b124:	f001 fe70 	bl	800ce08 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b128:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b12a:	f000 f811 	bl	800b150 <prvGetDisinheritPriorityAfterTimeout>
 800b12e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b136:	4618      	mov	r0, r3
 800b138:	f001 f8ee 	bl	800c318 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b13c:	f001 fe96 	bl	800ce6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b140:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b142:	4618      	mov	r0, r3
 800b144:	3738      	adds	r7, #56	@ 0x38
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	e000ed04 	.word	0xe000ed04

0800b150 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d006      	beq.n	800b16e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800b16a:	60fb      	str	r3, [r7, #12]
 800b16c:	e001      	b.n	800b172 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b16e:	2300      	movs	r3, #0
 800b170:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b172:	68fb      	ldr	r3, [r7, #12]
	}
 800b174:	4618      	mov	r0, r3
 800b176:	3714      	adds	r7, #20
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr

0800b180 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b086      	sub	sp, #24
 800b184:	af00      	add	r7, sp, #0
 800b186:	60f8      	str	r0, [r7, #12]
 800b188:	60b9      	str	r1, [r7, #8]
 800b18a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b18c:	2300      	movs	r3, #0
 800b18e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b194:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d10d      	bne.n	800b1ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d14d      	bne.n	800b242 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	689b      	ldr	r3, [r3, #8]
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f001 f844 	bl	800c238 <xTaskPriorityDisinherit>
 800b1b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	609a      	str	r2, [r3, #8]
 800b1b8:	e043      	b.n	800b242 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d119      	bne.n	800b1f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6858      	ldr	r0, [r3, #4]
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	68b9      	ldr	r1, [r7, #8]
 800b1cc:	f002 ff0a 	bl	800dfe4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	685a      	ldr	r2, [r3, #4]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1d8:	441a      	add	r2, r3
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	685a      	ldr	r2, [r3, #4]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	689b      	ldr	r3, [r3, #8]
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d32b      	bcc.n	800b242 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681a      	ldr	r2, [r3, #0]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	605a      	str	r2, [r3, #4]
 800b1f2:	e026      	b.n	800b242 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	68d8      	ldr	r0, [r3, #12]
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	68b9      	ldr	r1, [r7, #8]
 800b200:	f002 fef0 	bl	800dfe4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	68da      	ldr	r2, [r3, #12]
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b20c:	425b      	negs	r3, r3
 800b20e:	441a      	add	r2, r3
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	68da      	ldr	r2, [r3, #12]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d207      	bcs.n	800b230 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	689a      	ldr	r2, [r3, #8]
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b228:	425b      	negs	r3, r3
 800b22a:	441a      	add	r2, r3
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2b02      	cmp	r3, #2
 800b234:	d105      	bne.n	800b242 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d002      	beq.n	800b242 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	3b01      	subs	r3, #1
 800b240:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	1c5a      	adds	r2, r3, #1
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b24a:	697b      	ldr	r3, [r7, #20]
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3718      	adds	r7, #24
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b262:	2b00      	cmp	r3, #0
 800b264:	d018      	beq.n	800b298 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	68da      	ldr	r2, [r3, #12]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b26e:	441a      	add	r2, r3
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	68da      	ldr	r2, [r3, #12]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d303      	bcc.n	800b288 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681a      	ldr	r2, [r3, #0]
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	68d9      	ldr	r1, [r3, #12]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b290:	461a      	mov	r2, r3
 800b292:	6838      	ldr	r0, [r7, #0]
 800b294:	f002 fea6 	bl	800dfe4 <memcpy>
	}
}
 800b298:	bf00      	nop
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b2a8:	f001 fdae 	bl	800ce08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b2b4:	e011      	b.n	800b2da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d012      	beq.n	800b2e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	3324      	adds	r3, #36	@ 0x24
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f000 fd5c 	bl	800bd80 <xTaskRemoveFromEventList>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b2ce:	f000 fe35 	bl	800bf3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b2d2:	7bfb      	ldrb	r3, [r7, #15]
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b2da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	dce9      	bgt.n	800b2b6 <prvUnlockQueue+0x16>
 800b2e2:	e000      	b.n	800b2e6 <prvUnlockQueue+0x46>
					break;
 800b2e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	22ff      	movs	r2, #255	@ 0xff
 800b2ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b2ee:	f001 fdbd 	bl	800ce6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b2f2:	f001 fd89 	bl	800ce08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b2fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2fe:	e011      	b.n	800b324 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	691b      	ldr	r3, [r3, #16]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d012      	beq.n	800b32e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	3310      	adds	r3, #16
 800b30c:	4618      	mov	r0, r3
 800b30e:	f000 fd37 	bl	800bd80 <xTaskRemoveFromEventList>
 800b312:	4603      	mov	r3, r0
 800b314:	2b00      	cmp	r3, #0
 800b316:	d001      	beq.n	800b31c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b318:	f000 fe10 	bl	800bf3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b31c:	7bbb      	ldrb	r3, [r7, #14]
 800b31e:	3b01      	subs	r3, #1
 800b320:	b2db      	uxtb	r3, r3
 800b322:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b324:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	dce9      	bgt.n	800b300 <prvUnlockQueue+0x60>
 800b32c:	e000      	b.n	800b330 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b32e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	22ff      	movs	r2, #255	@ 0xff
 800b334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b338:	f001 fd98 	bl	800ce6c <vPortExitCritical>
}
 800b33c:	bf00      	nop
 800b33e:	3710      	adds	r7, #16
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b084      	sub	sp, #16
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b34c:	f001 fd5c 	bl	800ce08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b354:	2b00      	cmp	r3, #0
 800b356:	d102      	bne.n	800b35e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b358:	2301      	movs	r3, #1
 800b35a:	60fb      	str	r3, [r7, #12]
 800b35c:	e001      	b.n	800b362 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b35e:	2300      	movs	r3, #0
 800b360:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b362:	f001 fd83 	bl	800ce6c <vPortExitCritical>

	return xReturn;
 800b366:	68fb      	ldr	r3, [r7, #12]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3710      	adds	r7, #16
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b378:	f001 fd46 	bl	800ce08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b384:	429a      	cmp	r2, r3
 800b386:	d102      	bne.n	800b38e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b388:	2301      	movs	r3, #1
 800b38a:	60fb      	str	r3, [r7, #12]
 800b38c:	e001      	b.n	800b392 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b38e:	2300      	movs	r3, #0
 800b390:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b392:	f001 fd6b 	bl	800ce6c <vPortExitCritical>

	return xReturn;
 800b396:	68fb      	ldr	r3, [r7, #12]
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b085      	sub	sp, #20
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	60fb      	str	r3, [r7, #12]
 800b3ae:	e014      	b.n	800b3da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b3b0:	4a0f      	ldr	r2, [pc, #60]	@ (800b3f0 <vQueueAddToRegistry+0x50>)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d10b      	bne.n	800b3d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b3bc:	490c      	ldr	r1, [pc, #48]	@ (800b3f0 <vQueueAddToRegistry+0x50>)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	683a      	ldr	r2, [r7, #0]
 800b3c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b3c6:	4a0a      	ldr	r2, [pc, #40]	@ (800b3f0 <vQueueAddToRegistry+0x50>)
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	00db      	lsls	r3, r3, #3
 800b3cc:	4413      	add	r3, r2
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b3d2:	e006      	b.n	800b3e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	60fb      	str	r3, [r7, #12]
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2b07      	cmp	r3, #7
 800b3de:	d9e7      	bls.n	800b3b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	3714      	adds	r7, #20
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop
 800b3f0:	200025f4 	.word	0x200025f4

0800b3f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b404:	f001 fd00 	bl	800ce08 <vPortEnterCritical>
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b40e:	b25b      	sxtb	r3, r3
 800b410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b414:	d103      	bne.n	800b41e <vQueueWaitForMessageRestricted+0x2a>
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	2200      	movs	r2, #0
 800b41a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b424:	b25b      	sxtb	r3, r3
 800b426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b42a:	d103      	bne.n	800b434 <vQueueWaitForMessageRestricted+0x40>
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	2200      	movs	r2, #0
 800b430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b434:	f001 fd1a 	bl	800ce6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d106      	bne.n	800b44e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	3324      	adds	r3, #36	@ 0x24
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	68b9      	ldr	r1, [r7, #8]
 800b448:	4618      	mov	r0, r3
 800b44a:	f000 fc6d 	bl	800bd28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b44e:	6978      	ldr	r0, [r7, #20]
 800b450:	f7ff ff26 	bl	800b2a0 <prvUnlockQueue>
	}
 800b454:	bf00      	nop
 800b456:	3718      	adds	r7, #24
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b08e      	sub	sp, #56	@ 0x38
 800b460:	af04      	add	r7, sp, #16
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	607a      	str	r2, [r7, #4]
 800b468:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b46a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10b      	bne.n	800b488 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b474:	f383 8811 	msr	BASEPRI, r3
 800b478:	f3bf 8f6f 	isb	sy
 800b47c:	f3bf 8f4f 	dsb	sy
 800b480:	623b      	str	r3, [r7, #32]
}
 800b482:	bf00      	nop
 800b484:	bf00      	nop
 800b486:	e7fd      	b.n	800b484 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d10b      	bne.n	800b4a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b492:	f383 8811 	msr	BASEPRI, r3
 800b496:	f3bf 8f6f 	isb	sy
 800b49a:	f3bf 8f4f 	dsb	sy
 800b49e:	61fb      	str	r3, [r7, #28]
}
 800b4a0:	bf00      	nop
 800b4a2:	bf00      	nop
 800b4a4:	e7fd      	b.n	800b4a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b4a6:	23a8      	movs	r3, #168	@ 0xa8
 800b4a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	2ba8      	cmp	r3, #168	@ 0xa8
 800b4ae:	d00b      	beq.n	800b4c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b4:	f383 8811 	msr	BASEPRI, r3
 800b4b8:	f3bf 8f6f 	isb	sy
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	61bb      	str	r3, [r7, #24]
}
 800b4c2:	bf00      	nop
 800b4c4:	bf00      	nop
 800b4c6:	e7fd      	b.n	800b4c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b4c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b4ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d01e      	beq.n	800b50e <xTaskCreateStatic+0xb2>
 800b4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d01b      	beq.n	800b50e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b4de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	9303      	str	r3, [sp, #12]
 800b4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ee:	9302      	str	r3, [sp, #8]
 800b4f0:	f107 0314 	add.w	r3, r7, #20
 800b4f4:	9301      	str	r3, [sp, #4]
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f8:	9300      	str	r3, [sp, #0]
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	68b9      	ldr	r1, [r7, #8]
 800b500:	68f8      	ldr	r0, [r7, #12]
 800b502:	f000 f851 	bl	800b5a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b506:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b508:	f000 f8f6 	bl	800b6f8 <prvAddNewTaskToReadyList>
 800b50c:	e001      	b.n	800b512 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b50e:	2300      	movs	r3, #0
 800b510:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b512:	697b      	ldr	r3, [r7, #20]
	}
 800b514:	4618      	mov	r0, r3
 800b516:	3728      	adds	r7, #40	@ 0x28
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b08c      	sub	sp, #48	@ 0x30
 800b520:	af04      	add	r7, sp, #16
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	4613      	mov	r3, r2
 800b52a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b52c:	88fb      	ldrh	r3, [r7, #6]
 800b52e:	009b      	lsls	r3, r3, #2
 800b530:	4618      	mov	r0, r3
 800b532:	f001 fd8b 	bl	800d04c <pvPortMalloc>
 800b536:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00e      	beq.n	800b55c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b53e:	20a8      	movs	r0, #168	@ 0xa8
 800b540:	f001 fd84 	bl	800d04c <pvPortMalloc>
 800b544:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d003      	beq.n	800b554 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b54c:	69fb      	ldr	r3, [r7, #28]
 800b54e:	697a      	ldr	r2, [r7, #20]
 800b550:	631a      	str	r2, [r3, #48]	@ 0x30
 800b552:	e005      	b.n	800b560 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b554:	6978      	ldr	r0, [r7, #20]
 800b556:	f001 fe47 	bl	800d1e8 <vPortFree>
 800b55a:	e001      	b.n	800b560 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b55c:	2300      	movs	r3, #0
 800b55e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d017      	beq.n	800b596 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b566:	69fb      	ldr	r3, [r7, #28]
 800b568:	2200      	movs	r2, #0
 800b56a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b56e:	88fa      	ldrh	r2, [r7, #6]
 800b570:	2300      	movs	r3, #0
 800b572:	9303      	str	r3, [sp, #12]
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	9302      	str	r3, [sp, #8]
 800b578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b57a:	9301      	str	r3, [sp, #4]
 800b57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b57e:	9300      	str	r3, [sp, #0]
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	68b9      	ldr	r1, [r7, #8]
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f000 f80f 	bl	800b5a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b58a:	69f8      	ldr	r0, [r7, #28]
 800b58c:	f000 f8b4 	bl	800b6f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b590:	2301      	movs	r3, #1
 800b592:	61bb      	str	r3, [r7, #24]
 800b594:	e002      	b.n	800b59c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b596:	f04f 33ff 	mov.w	r3, #4294967295
 800b59a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b59c:	69bb      	ldr	r3, [r7, #24]
	}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3720      	adds	r7, #32
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}
	...

0800b5a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b088      	sub	sp, #32
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	607a      	str	r2, [r7, #4]
 800b5b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	461a      	mov	r2, r3
 800b5c0:	21a5      	movs	r1, #165	@ 0xa5
 800b5c2:	f002 fc7d 	bl	800dec0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b5d0:	3b01      	subs	r3, #1
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	4413      	add	r3, r2
 800b5d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b5d8:	69bb      	ldr	r3, [r7, #24]
 800b5da:	f023 0307 	bic.w	r3, r3, #7
 800b5de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	f003 0307 	and.w	r3, r3, #7
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00b      	beq.n	800b602 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b5ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ee:	f383 8811 	msr	BASEPRI, r3
 800b5f2:	f3bf 8f6f 	isb	sy
 800b5f6:	f3bf 8f4f 	dsb	sy
 800b5fa:	617b      	str	r3, [r7, #20]
}
 800b5fc:	bf00      	nop
 800b5fe:	bf00      	nop
 800b600:	e7fd      	b.n	800b5fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d01f      	beq.n	800b648 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b608:	2300      	movs	r3, #0
 800b60a:	61fb      	str	r3, [r7, #28]
 800b60c:	e012      	b.n	800b634 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b60e:	68ba      	ldr	r2, [r7, #8]
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	4413      	add	r3, r2
 800b614:	7819      	ldrb	r1, [r3, #0]
 800b616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b618:	69fb      	ldr	r3, [r7, #28]
 800b61a:	4413      	add	r3, r2
 800b61c:	3334      	adds	r3, #52	@ 0x34
 800b61e:	460a      	mov	r2, r1
 800b620:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b622:	68ba      	ldr	r2, [r7, #8]
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	4413      	add	r3, r2
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d006      	beq.n	800b63c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	3301      	adds	r3, #1
 800b632:	61fb      	str	r3, [r7, #28]
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	2b0f      	cmp	r3, #15
 800b638:	d9e9      	bls.n	800b60e <prvInitialiseNewTask+0x66>
 800b63a:	e000      	b.n	800b63e <prvInitialiseNewTask+0x96>
			{
				break;
 800b63c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b640:	2200      	movs	r2, #0
 800b642:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b646:	e003      	b.n	800b650 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b64a:	2200      	movs	r2, #0
 800b64c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b652:	2b37      	cmp	r3, #55	@ 0x37
 800b654:	d901      	bls.n	800b65a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b656:	2337      	movs	r3, #55	@ 0x37
 800b658:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b65c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b65e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b662:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b664:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b668:	2200      	movs	r2, #0
 800b66a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66e:	3304      	adds	r3, #4
 800b670:	4618      	mov	r0, r3
 800b672:	f7fe ff49 	bl	800a508 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b678:	3318      	adds	r3, #24
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7fe ff44 	bl	800a508 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b684:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b688:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b68c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b694:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b698:	2200      	movs	r2, #0
 800b69a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a8:	3354      	adds	r3, #84	@ 0x54
 800b6aa:	224c      	movs	r2, #76	@ 0x4c
 800b6ac:	2100      	movs	r1, #0
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f002 fc06 	bl	800dec0 <memset>
 800b6b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6b6:	4a0d      	ldr	r2, [pc, #52]	@ (800b6ec <prvInitialiseNewTask+0x144>)
 800b6b8:	659a      	str	r2, [r3, #88]	@ 0x58
 800b6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6bc:	4a0c      	ldr	r2, [pc, #48]	@ (800b6f0 <prvInitialiseNewTask+0x148>)
 800b6be:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b6c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b6f4 <prvInitialiseNewTask+0x14c>)
 800b6c4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b6c6:	683a      	ldr	r2, [r7, #0]
 800b6c8:	68f9      	ldr	r1, [r7, #12]
 800b6ca:	69b8      	ldr	r0, [r7, #24]
 800b6cc:	f001 fa6a 	bl	800cba4 <pxPortInitialiseStack>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b6d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d002      	beq.n	800b6e2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b6dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6e2:	bf00      	nop
 800b6e4:	3720      	adds	r7, #32
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	2000a414 	.word	0x2000a414
 800b6f0:	2000a47c 	.word	0x2000a47c
 800b6f4:	2000a4e4 	.word	0x2000a4e4

0800b6f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b700:	f001 fb82 	bl	800ce08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b704:	4b2d      	ldr	r3, [pc, #180]	@ (800b7bc <prvAddNewTaskToReadyList+0xc4>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	3301      	adds	r3, #1
 800b70a:	4a2c      	ldr	r2, [pc, #176]	@ (800b7bc <prvAddNewTaskToReadyList+0xc4>)
 800b70c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b70e:	4b2c      	ldr	r3, [pc, #176]	@ (800b7c0 <prvAddNewTaskToReadyList+0xc8>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d109      	bne.n	800b72a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b716:	4a2a      	ldr	r2, [pc, #168]	@ (800b7c0 <prvAddNewTaskToReadyList+0xc8>)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b71c:	4b27      	ldr	r3, [pc, #156]	@ (800b7bc <prvAddNewTaskToReadyList+0xc4>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	2b01      	cmp	r3, #1
 800b722:	d110      	bne.n	800b746 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b724:	f000 fc2e 	bl	800bf84 <prvInitialiseTaskLists>
 800b728:	e00d      	b.n	800b746 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b72a:	4b26      	ldr	r3, [pc, #152]	@ (800b7c4 <prvAddNewTaskToReadyList+0xcc>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d109      	bne.n	800b746 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b732:	4b23      	ldr	r3, [pc, #140]	@ (800b7c0 <prvAddNewTaskToReadyList+0xc8>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d802      	bhi.n	800b746 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b740:	4a1f      	ldr	r2, [pc, #124]	@ (800b7c0 <prvAddNewTaskToReadyList+0xc8>)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b746:	4b20      	ldr	r3, [pc, #128]	@ (800b7c8 <prvAddNewTaskToReadyList+0xd0>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	3301      	adds	r3, #1
 800b74c:	4a1e      	ldr	r2, [pc, #120]	@ (800b7c8 <prvAddNewTaskToReadyList+0xd0>)
 800b74e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b750:	4b1d      	ldr	r3, [pc, #116]	@ (800b7c8 <prvAddNewTaskToReadyList+0xd0>)
 800b752:	681a      	ldr	r2, [r3, #0]
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b75c:	4b1b      	ldr	r3, [pc, #108]	@ (800b7cc <prvAddNewTaskToReadyList+0xd4>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	429a      	cmp	r2, r3
 800b762:	d903      	bls.n	800b76c <prvAddNewTaskToReadyList+0x74>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b768:	4a18      	ldr	r2, [pc, #96]	@ (800b7cc <prvAddNewTaskToReadyList+0xd4>)
 800b76a:	6013      	str	r3, [r2, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b770:	4613      	mov	r3, r2
 800b772:	009b      	lsls	r3, r3, #2
 800b774:	4413      	add	r3, r2
 800b776:	009b      	lsls	r3, r3, #2
 800b778:	4a15      	ldr	r2, [pc, #84]	@ (800b7d0 <prvAddNewTaskToReadyList+0xd8>)
 800b77a:	441a      	add	r2, r3
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3304      	adds	r3, #4
 800b780:	4619      	mov	r1, r3
 800b782:	4610      	mov	r0, r2
 800b784:	f7fe fecd 	bl	800a522 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b788:	f001 fb70 	bl	800ce6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b78c:	4b0d      	ldr	r3, [pc, #52]	@ (800b7c4 <prvAddNewTaskToReadyList+0xcc>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d00e      	beq.n	800b7b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b794:	4b0a      	ldr	r3, [pc, #40]	@ (800b7c0 <prvAddNewTaskToReadyList+0xc8>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b79e:	429a      	cmp	r2, r3
 800b7a0:	d207      	bcs.n	800b7b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b7a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b7d4 <prvAddNewTaskToReadyList+0xdc>)
 800b7a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7a8:	601a      	str	r2, [r3, #0]
 800b7aa:	f3bf 8f4f 	dsb	sy
 800b7ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7b2:	bf00      	nop
 800b7b4:	3708      	adds	r7, #8
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	20002b08 	.word	0x20002b08
 800b7c0:	20002634 	.word	0x20002634
 800b7c4:	20002b14 	.word	0x20002b14
 800b7c8:	20002b24 	.word	0x20002b24
 800b7cc:	20002b10 	.word	0x20002b10
 800b7d0:	20002638 	.word	0x20002638
 800b7d4:	e000ed04 	.word	0xe000ed04

0800b7d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d018      	beq.n	800b81c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b7ea:	4b14      	ldr	r3, [pc, #80]	@ (800b83c <vTaskDelay+0x64>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d00b      	beq.n	800b80a <vTaskDelay+0x32>
	__asm volatile
 800b7f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7f6:	f383 8811 	msr	BASEPRI, r3
 800b7fa:	f3bf 8f6f 	isb	sy
 800b7fe:	f3bf 8f4f 	dsb	sy
 800b802:	60bb      	str	r3, [r7, #8]
}
 800b804:	bf00      	nop
 800b806:	bf00      	nop
 800b808:	e7fd      	b.n	800b806 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b80a:	f000 f88b 	bl	800b924 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b80e:	2100      	movs	r1, #0
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 fe19 	bl	800c448 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b816:	f000 f893 	bl	800b940 <xTaskResumeAll>
 800b81a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d107      	bne.n	800b832 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b822:	4b07      	ldr	r3, [pc, #28]	@ (800b840 <vTaskDelay+0x68>)
 800b824:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b828:	601a      	str	r2, [r3, #0]
 800b82a:	f3bf 8f4f 	dsb	sy
 800b82e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b832:	bf00      	nop
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	20002b30 	.word	0x20002b30
 800b840:	e000ed04 	.word	0xe000ed04

0800b844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08a      	sub	sp, #40	@ 0x28
 800b848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b84a:	2300      	movs	r3, #0
 800b84c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b852:	463a      	mov	r2, r7
 800b854:	1d39      	adds	r1, r7, #4
 800b856:	f107 0308 	add.w	r3, r7, #8
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7fe fe00 	bl	800a460 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b860:	6839      	ldr	r1, [r7, #0]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	68ba      	ldr	r2, [r7, #8]
 800b866:	9202      	str	r2, [sp, #8]
 800b868:	9301      	str	r3, [sp, #4]
 800b86a:	2300      	movs	r3, #0
 800b86c:	9300      	str	r3, [sp, #0]
 800b86e:	2300      	movs	r3, #0
 800b870:	460a      	mov	r2, r1
 800b872:	4924      	ldr	r1, [pc, #144]	@ (800b904 <vTaskStartScheduler+0xc0>)
 800b874:	4824      	ldr	r0, [pc, #144]	@ (800b908 <vTaskStartScheduler+0xc4>)
 800b876:	f7ff fdf1 	bl	800b45c <xTaskCreateStatic>
 800b87a:	4603      	mov	r3, r0
 800b87c:	4a23      	ldr	r2, [pc, #140]	@ (800b90c <vTaskStartScheduler+0xc8>)
 800b87e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b880:	4b22      	ldr	r3, [pc, #136]	@ (800b90c <vTaskStartScheduler+0xc8>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b888:	2301      	movs	r3, #1
 800b88a:	617b      	str	r3, [r7, #20]
 800b88c:	e001      	b.n	800b892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b88e:	2300      	movs	r3, #0
 800b890:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d102      	bne.n	800b89e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b898:	f000 fe2a 	bl	800c4f0 <xTimerCreateTimerTask>
 800b89c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d11b      	bne.n	800b8dc <vTaskStartScheduler+0x98>
	__asm volatile
 800b8a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a8:	f383 8811 	msr	BASEPRI, r3
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f3bf 8f4f 	dsb	sy
 800b8b4:	613b      	str	r3, [r7, #16]
}
 800b8b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b8b8:	4b15      	ldr	r3, [pc, #84]	@ (800b910 <vTaskStartScheduler+0xcc>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	3354      	adds	r3, #84	@ 0x54
 800b8be:	4a15      	ldr	r2, [pc, #84]	@ (800b914 <vTaskStartScheduler+0xd0>)
 800b8c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b8c2:	4b15      	ldr	r3, [pc, #84]	@ (800b918 <vTaskStartScheduler+0xd4>)
 800b8c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b8c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b8ca:	4b14      	ldr	r3, [pc, #80]	@ (800b91c <vTaskStartScheduler+0xd8>)
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b8d0:	4b13      	ldr	r3, [pc, #76]	@ (800b920 <vTaskStartScheduler+0xdc>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b8d6:	f001 f9f3 	bl	800ccc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b8da:	e00f      	b.n	800b8fc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8e2:	d10b      	bne.n	800b8fc <vTaskStartScheduler+0xb8>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	60fb      	str	r3, [r7, #12]
}
 800b8f6:	bf00      	nop
 800b8f8:	bf00      	nop
 800b8fa:	e7fd      	b.n	800b8f8 <vTaskStartScheduler+0xb4>
}
 800b8fc:	bf00      	nop
 800b8fe:	3718      	adds	r7, #24
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}
 800b904:	0800eb44 	.word	0x0800eb44
 800b908:	0800bf55 	.word	0x0800bf55
 800b90c:	20002b2c 	.word	0x20002b2c
 800b910:	20002634 	.word	0x20002634
 800b914:	20000188 	.word	0x20000188
 800b918:	20002b28 	.word	0x20002b28
 800b91c:	20002b14 	.word	0x20002b14
 800b920:	20002b0c 	.word	0x20002b0c

0800b924 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b924:	b480      	push	{r7}
 800b926:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b928:	4b04      	ldr	r3, [pc, #16]	@ (800b93c <vTaskSuspendAll+0x18>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	3301      	adds	r3, #1
 800b92e:	4a03      	ldr	r2, [pc, #12]	@ (800b93c <vTaskSuspendAll+0x18>)
 800b930:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b932:	bf00      	nop
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr
 800b93c:	20002b30 	.word	0x20002b30

0800b940 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b946:	2300      	movs	r3, #0
 800b948:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b94a:	2300      	movs	r3, #0
 800b94c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b94e:	4b42      	ldr	r3, [pc, #264]	@ (800ba58 <xTaskResumeAll+0x118>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10b      	bne.n	800b96e <xTaskResumeAll+0x2e>
	__asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b95a:	f383 8811 	msr	BASEPRI, r3
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	f3bf 8f4f 	dsb	sy
 800b966:	603b      	str	r3, [r7, #0]
}
 800b968:	bf00      	nop
 800b96a:	bf00      	nop
 800b96c:	e7fd      	b.n	800b96a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b96e:	f001 fa4b 	bl	800ce08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b972:	4b39      	ldr	r3, [pc, #228]	@ (800ba58 <xTaskResumeAll+0x118>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	3b01      	subs	r3, #1
 800b978:	4a37      	ldr	r2, [pc, #220]	@ (800ba58 <xTaskResumeAll+0x118>)
 800b97a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b97c:	4b36      	ldr	r3, [pc, #216]	@ (800ba58 <xTaskResumeAll+0x118>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d162      	bne.n	800ba4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b984:	4b35      	ldr	r3, [pc, #212]	@ (800ba5c <xTaskResumeAll+0x11c>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d05e      	beq.n	800ba4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b98c:	e02f      	b.n	800b9ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b98e:	4b34      	ldr	r3, [pc, #208]	@ (800ba60 <xTaskResumeAll+0x120>)
 800b990:	68db      	ldr	r3, [r3, #12]
 800b992:	68db      	ldr	r3, [r3, #12]
 800b994:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	3318      	adds	r3, #24
 800b99a:	4618      	mov	r0, r3
 800b99c:	f7fe fe1e 	bl	800a5dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	3304      	adds	r3, #4
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7fe fe19 	bl	800a5dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ae:	4b2d      	ldr	r3, [pc, #180]	@ (800ba64 <xTaskResumeAll+0x124>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d903      	bls.n	800b9be <xTaskResumeAll+0x7e>
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ba:	4a2a      	ldr	r2, [pc, #168]	@ (800ba64 <xTaskResumeAll+0x124>)
 800b9bc:	6013      	str	r3, [r2, #0]
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	4413      	add	r3, r2
 800b9c8:	009b      	lsls	r3, r3, #2
 800b9ca:	4a27      	ldr	r2, [pc, #156]	@ (800ba68 <xTaskResumeAll+0x128>)
 800b9cc:	441a      	add	r2, r3
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	3304      	adds	r3, #4
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	f7fe fda4 	bl	800a522 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9de:	4b23      	ldr	r3, [pc, #140]	@ (800ba6c <xTaskResumeAll+0x12c>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d302      	bcc.n	800b9ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b9e8:	4b21      	ldr	r3, [pc, #132]	@ (800ba70 <xTaskResumeAll+0x130>)
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b9ee:	4b1c      	ldr	r3, [pc, #112]	@ (800ba60 <xTaskResumeAll+0x120>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1cb      	bne.n	800b98e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d001      	beq.n	800ba00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b9fc:	f000 fb66 	bl	800c0cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ba00:	4b1c      	ldr	r3, [pc, #112]	@ (800ba74 <xTaskResumeAll+0x134>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d010      	beq.n	800ba2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ba0c:	f000 f846 	bl	800ba9c <xTaskIncrementTick>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d002      	beq.n	800ba1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ba16:	4b16      	ldr	r3, [pc, #88]	@ (800ba70 <xTaskResumeAll+0x130>)
 800ba18:	2201      	movs	r2, #1
 800ba1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d1f1      	bne.n	800ba0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ba28:	4b12      	ldr	r3, [pc, #72]	@ (800ba74 <xTaskResumeAll+0x134>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ba2e:	4b10      	ldr	r3, [pc, #64]	@ (800ba70 <xTaskResumeAll+0x130>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d009      	beq.n	800ba4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ba36:	2301      	movs	r3, #1
 800ba38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ba3a:	4b0f      	ldr	r3, [pc, #60]	@ (800ba78 <xTaskResumeAll+0x138>)
 800ba3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba40:	601a      	str	r2, [r3, #0]
 800ba42:	f3bf 8f4f 	dsb	sy
 800ba46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ba4a:	f001 fa0f 	bl	800ce6c <vPortExitCritical>

	return xAlreadyYielded;
 800ba4e:	68bb      	ldr	r3, [r7, #8]
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3710      	adds	r7, #16
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}
 800ba58:	20002b30 	.word	0x20002b30
 800ba5c:	20002b08 	.word	0x20002b08
 800ba60:	20002ac8 	.word	0x20002ac8
 800ba64:	20002b10 	.word	0x20002b10
 800ba68:	20002638 	.word	0x20002638
 800ba6c:	20002634 	.word	0x20002634
 800ba70:	20002b1c 	.word	0x20002b1c
 800ba74:	20002b18 	.word	0x20002b18
 800ba78:	e000ed04 	.word	0xe000ed04

0800ba7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ba82:	4b05      	ldr	r3, [pc, #20]	@ (800ba98 <xTaskGetTickCount+0x1c>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ba88:	687b      	ldr	r3, [r7, #4]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	370c      	adds	r7, #12
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr
 800ba96:	bf00      	nop
 800ba98:	20002b0c 	.word	0x20002b0c

0800ba9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b086      	sub	sp, #24
 800baa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800baa2:	2300      	movs	r3, #0
 800baa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800baa6:	4b4f      	ldr	r3, [pc, #316]	@ (800bbe4 <xTaskIncrementTick+0x148>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f040 8090 	bne.w	800bbd0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bab0:	4b4d      	ldr	r3, [pc, #308]	@ (800bbe8 <xTaskIncrementTick+0x14c>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3301      	adds	r3, #1
 800bab6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bab8:	4a4b      	ldr	r2, [pc, #300]	@ (800bbe8 <xTaskIncrementTick+0x14c>)
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d121      	bne.n	800bb08 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bac4:	4b49      	ldr	r3, [pc, #292]	@ (800bbec <xTaskIncrementTick+0x150>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00b      	beq.n	800bae6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	603b      	str	r3, [r7, #0]
}
 800bae0:	bf00      	nop
 800bae2:	bf00      	nop
 800bae4:	e7fd      	b.n	800bae2 <xTaskIncrementTick+0x46>
 800bae6:	4b41      	ldr	r3, [pc, #260]	@ (800bbec <xTaskIncrementTick+0x150>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	60fb      	str	r3, [r7, #12]
 800baec:	4b40      	ldr	r3, [pc, #256]	@ (800bbf0 <xTaskIncrementTick+0x154>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4a3e      	ldr	r2, [pc, #248]	@ (800bbec <xTaskIncrementTick+0x150>)
 800baf2:	6013      	str	r3, [r2, #0]
 800baf4:	4a3e      	ldr	r2, [pc, #248]	@ (800bbf0 <xTaskIncrementTick+0x154>)
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	6013      	str	r3, [r2, #0]
 800bafa:	4b3e      	ldr	r3, [pc, #248]	@ (800bbf4 <xTaskIncrementTick+0x158>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	3301      	adds	r3, #1
 800bb00:	4a3c      	ldr	r2, [pc, #240]	@ (800bbf4 <xTaskIncrementTick+0x158>)
 800bb02:	6013      	str	r3, [r2, #0]
 800bb04:	f000 fae2 	bl	800c0cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bb08:	4b3b      	ldr	r3, [pc, #236]	@ (800bbf8 <xTaskIncrementTick+0x15c>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	693a      	ldr	r2, [r7, #16]
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d349      	bcc.n	800bba6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb12:	4b36      	ldr	r3, [pc, #216]	@ (800bbec <xTaskIncrementTick+0x150>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d104      	bne.n	800bb26 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb1c:	4b36      	ldr	r3, [pc, #216]	@ (800bbf8 <xTaskIncrementTick+0x15c>)
 800bb1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb22:	601a      	str	r2, [r3, #0]
					break;
 800bb24:	e03f      	b.n	800bba6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb26:	4b31      	ldr	r3, [pc, #196]	@ (800bbec <xTaskIncrementTick+0x150>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	68db      	ldr	r3, [r3, #12]
 800bb2c:	68db      	ldr	r3, [r3, #12]
 800bb2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bb36:	693a      	ldr	r2, [r7, #16]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d203      	bcs.n	800bb46 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bb3e:	4a2e      	ldr	r2, [pc, #184]	@ (800bbf8 <xTaskIncrementTick+0x15c>)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bb44:	e02f      	b.n	800bba6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	3304      	adds	r3, #4
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7fe fd46 	bl	800a5dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d004      	beq.n	800bb62 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	3318      	adds	r3, #24
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f7fe fd3d 	bl	800a5dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bb62:	68bb      	ldr	r3, [r7, #8]
 800bb64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb66:	4b25      	ldr	r3, [pc, #148]	@ (800bbfc <xTaskIncrementTick+0x160>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d903      	bls.n	800bb76 <xTaskIncrementTick+0xda>
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb72:	4a22      	ldr	r2, [pc, #136]	@ (800bbfc <xTaskIncrementTick+0x160>)
 800bb74:	6013      	str	r3, [r2, #0]
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb7a:	4613      	mov	r3, r2
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	4413      	add	r3, r2
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	4a1f      	ldr	r2, [pc, #124]	@ (800bc00 <xTaskIncrementTick+0x164>)
 800bb84:	441a      	add	r2, r3
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	3304      	adds	r3, #4
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	4610      	mov	r0, r2
 800bb8e:	f7fe fcc8 	bl	800a522 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb96:	4b1b      	ldr	r3, [pc, #108]	@ (800bc04 <xTaskIncrementTick+0x168>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d3b8      	bcc.n	800bb12 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bba0:	2301      	movs	r3, #1
 800bba2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bba4:	e7b5      	b.n	800bb12 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bba6:	4b17      	ldr	r3, [pc, #92]	@ (800bc04 <xTaskIncrementTick+0x168>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbac:	4914      	ldr	r1, [pc, #80]	@ (800bc00 <xTaskIncrementTick+0x164>)
 800bbae:	4613      	mov	r3, r2
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	4413      	add	r3, r2
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	440b      	add	r3, r1
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d901      	bls.n	800bbc2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bbc2:	4b11      	ldr	r3, [pc, #68]	@ (800bc08 <xTaskIncrementTick+0x16c>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d007      	beq.n	800bbda <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bbca:	2301      	movs	r3, #1
 800bbcc:	617b      	str	r3, [r7, #20]
 800bbce:	e004      	b.n	800bbda <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bbd0:	4b0e      	ldr	r3, [pc, #56]	@ (800bc0c <xTaskIncrementTick+0x170>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	4a0d      	ldr	r2, [pc, #52]	@ (800bc0c <xTaskIncrementTick+0x170>)
 800bbd8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bbda:	697b      	ldr	r3, [r7, #20]
}
 800bbdc:	4618      	mov	r0, r3
 800bbde:	3718      	adds	r7, #24
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}
 800bbe4:	20002b30 	.word	0x20002b30
 800bbe8:	20002b0c 	.word	0x20002b0c
 800bbec:	20002ac0 	.word	0x20002ac0
 800bbf0:	20002ac4 	.word	0x20002ac4
 800bbf4:	20002b20 	.word	0x20002b20
 800bbf8:	20002b28 	.word	0x20002b28
 800bbfc:	20002b10 	.word	0x20002b10
 800bc00:	20002638 	.word	0x20002638
 800bc04:	20002634 	.word	0x20002634
 800bc08:	20002b1c 	.word	0x20002b1c
 800bc0c:	20002b18 	.word	0x20002b18

0800bc10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bc10:	b480      	push	{r7}
 800bc12:	b085      	sub	sp, #20
 800bc14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bc16:	4b2b      	ldr	r3, [pc, #172]	@ (800bcc4 <vTaskSwitchContext+0xb4>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d003      	beq.n	800bc26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bc1e:	4b2a      	ldr	r3, [pc, #168]	@ (800bcc8 <vTaskSwitchContext+0xb8>)
 800bc20:	2201      	movs	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bc24:	e047      	b.n	800bcb6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bc26:	4b28      	ldr	r3, [pc, #160]	@ (800bcc8 <vTaskSwitchContext+0xb8>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc2c:	4b27      	ldr	r3, [pc, #156]	@ (800bccc <vTaskSwitchContext+0xbc>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	60fb      	str	r3, [r7, #12]
 800bc32:	e011      	b.n	800bc58 <vTaskSwitchContext+0x48>
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d10b      	bne.n	800bc52 <vTaskSwitchContext+0x42>
	__asm volatile
 800bc3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc3e:	f383 8811 	msr	BASEPRI, r3
 800bc42:	f3bf 8f6f 	isb	sy
 800bc46:	f3bf 8f4f 	dsb	sy
 800bc4a:	607b      	str	r3, [r7, #4]
}
 800bc4c:	bf00      	nop
 800bc4e:	bf00      	nop
 800bc50:	e7fd      	b.n	800bc4e <vTaskSwitchContext+0x3e>
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	3b01      	subs	r3, #1
 800bc56:	60fb      	str	r3, [r7, #12]
 800bc58:	491d      	ldr	r1, [pc, #116]	@ (800bcd0 <vTaskSwitchContext+0xc0>)
 800bc5a:	68fa      	ldr	r2, [r7, #12]
 800bc5c:	4613      	mov	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	4413      	add	r3, r2
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	440b      	add	r3, r1
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d0e3      	beq.n	800bc34 <vTaskSwitchContext+0x24>
 800bc6c:	68fa      	ldr	r2, [r7, #12]
 800bc6e:	4613      	mov	r3, r2
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	4a16      	ldr	r2, [pc, #88]	@ (800bcd0 <vTaskSwitchContext+0xc0>)
 800bc78:	4413      	add	r3, r2
 800bc7a:	60bb      	str	r3, [r7, #8]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	685a      	ldr	r2, [r3, #4]
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	605a      	str	r2, [r3, #4]
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	685a      	ldr	r2, [r3, #4]
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	3308      	adds	r3, #8
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d104      	bne.n	800bc9c <vTaskSwitchContext+0x8c>
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	685b      	ldr	r3, [r3, #4]
 800bc96:	685a      	ldr	r2, [r3, #4]
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	605a      	str	r2, [r3, #4]
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	685b      	ldr	r3, [r3, #4]
 800bca0:	68db      	ldr	r3, [r3, #12]
 800bca2:	4a0c      	ldr	r2, [pc, #48]	@ (800bcd4 <vTaskSwitchContext+0xc4>)
 800bca4:	6013      	str	r3, [r2, #0]
 800bca6:	4a09      	ldr	r2, [pc, #36]	@ (800bccc <vTaskSwitchContext+0xbc>)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bcac:	4b09      	ldr	r3, [pc, #36]	@ (800bcd4 <vTaskSwitchContext+0xc4>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	3354      	adds	r3, #84	@ 0x54
 800bcb2:	4a09      	ldr	r2, [pc, #36]	@ (800bcd8 <vTaskSwitchContext+0xc8>)
 800bcb4:	6013      	str	r3, [r2, #0]
}
 800bcb6:	bf00      	nop
 800bcb8:	3714      	adds	r7, #20
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop
 800bcc4:	20002b30 	.word	0x20002b30
 800bcc8:	20002b1c 	.word	0x20002b1c
 800bccc:	20002b10 	.word	0x20002b10
 800bcd0:	20002638 	.word	0x20002638
 800bcd4:	20002634 	.word	0x20002634
 800bcd8:	20000188 	.word	0x20000188

0800bcdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d10b      	bne.n	800bd04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	60fb      	str	r3, [r7, #12]
}
 800bcfe:	bf00      	nop
 800bd00:	bf00      	nop
 800bd02:	e7fd      	b.n	800bd00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd04:	4b07      	ldr	r3, [pc, #28]	@ (800bd24 <vTaskPlaceOnEventList+0x48>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	3318      	adds	r3, #24
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f7fe fc2c 	bl	800a56a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bd12:	2101      	movs	r1, #1
 800bd14:	6838      	ldr	r0, [r7, #0]
 800bd16:	f000 fb97 	bl	800c448 <prvAddCurrentTaskToDelayedList>
}
 800bd1a:	bf00      	nop
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	20002634 	.word	0x20002634

0800bd28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b086      	sub	sp, #24
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	60f8      	str	r0, [r7, #12]
 800bd30:	60b9      	str	r1, [r7, #8]
 800bd32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d10b      	bne.n	800bd52 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800bd3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd3e:	f383 8811 	msr	BASEPRI, r3
 800bd42:	f3bf 8f6f 	isb	sy
 800bd46:	f3bf 8f4f 	dsb	sy
 800bd4a:	617b      	str	r3, [r7, #20]
}
 800bd4c:	bf00      	nop
 800bd4e:	bf00      	nop
 800bd50:	e7fd      	b.n	800bd4e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd52:	4b0a      	ldr	r3, [pc, #40]	@ (800bd7c <vTaskPlaceOnEventListRestricted+0x54>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	3318      	adds	r3, #24
 800bd58:	4619      	mov	r1, r3
 800bd5a:	68f8      	ldr	r0, [r7, #12]
 800bd5c:	f7fe fbe1 	bl	800a522 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d002      	beq.n	800bd6c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bd66:	f04f 33ff 	mov.w	r3, #4294967295
 800bd6a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bd6c:	6879      	ldr	r1, [r7, #4]
 800bd6e:	68b8      	ldr	r0, [r7, #8]
 800bd70:	f000 fb6a 	bl	800c448 <prvAddCurrentTaskToDelayedList>
	}
 800bd74:	bf00      	nop
 800bd76:	3718      	adds	r7, #24
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}
 800bd7c:	20002634 	.word	0x20002634

0800bd80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b086      	sub	sp, #24
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d10b      	bne.n	800bdae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bd96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd9a:	f383 8811 	msr	BASEPRI, r3
 800bd9e:	f3bf 8f6f 	isb	sy
 800bda2:	f3bf 8f4f 	dsb	sy
 800bda6:	60fb      	str	r3, [r7, #12]
}
 800bda8:	bf00      	nop
 800bdaa:	bf00      	nop
 800bdac:	e7fd      	b.n	800bdaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	3318      	adds	r3, #24
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7fe fc12 	bl	800a5dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bdb8:	4b1d      	ldr	r3, [pc, #116]	@ (800be30 <xTaskRemoveFromEventList+0xb0>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d11d      	bne.n	800bdfc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	3304      	adds	r3, #4
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f7fe fc09 	bl	800a5dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdce:	4b19      	ldr	r3, [pc, #100]	@ (800be34 <xTaskRemoveFromEventList+0xb4>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	d903      	bls.n	800bdde <xTaskRemoveFromEventList+0x5e>
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdda:	4a16      	ldr	r2, [pc, #88]	@ (800be34 <xTaskRemoveFromEventList+0xb4>)
 800bddc:	6013      	str	r3, [r2, #0]
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bde2:	4613      	mov	r3, r2
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	4413      	add	r3, r2
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	4a13      	ldr	r2, [pc, #76]	@ (800be38 <xTaskRemoveFromEventList+0xb8>)
 800bdec:	441a      	add	r2, r3
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	3304      	adds	r3, #4
 800bdf2:	4619      	mov	r1, r3
 800bdf4:	4610      	mov	r0, r2
 800bdf6:	f7fe fb94 	bl	800a522 <vListInsertEnd>
 800bdfa:	e005      	b.n	800be08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	3318      	adds	r3, #24
 800be00:	4619      	mov	r1, r3
 800be02:	480e      	ldr	r0, [pc, #56]	@ (800be3c <xTaskRemoveFromEventList+0xbc>)
 800be04:	f7fe fb8d 	bl	800a522 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be0c:	4b0c      	ldr	r3, [pc, #48]	@ (800be40 <xTaskRemoveFromEventList+0xc0>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be12:	429a      	cmp	r2, r3
 800be14:	d905      	bls.n	800be22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800be16:	2301      	movs	r3, #1
 800be18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800be1a:	4b0a      	ldr	r3, [pc, #40]	@ (800be44 <xTaskRemoveFromEventList+0xc4>)
 800be1c:	2201      	movs	r2, #1
 800be1e:	601a      	str	r2, [r3, #0]
 800be20:	e001      	b.n	800be26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800be22:	2300      	movs	r3, #0
 800be24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800be26:	697b      	ldr	r3, [r7, #20]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3718      	adds	r7, #24
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	20002b30 	.word	0x20002b30
 800be34:	20002b10 	.word	0x20002b10
 800be38:	20002638 	.word	0x20002638
 800be3c:	20002ac8 	.word	0x20002ac8
 800be40:	20002634 	.word	0x20002634
 800be44:	20002b1c 	.word	0x20002b1c

0800be48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800be48:	b480      	push	{r7}
 800be4a:	b083      	sub	sp, #12
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800be50:	4b06      	ldr	r3, [pc, #24]	@ (800be6c <vTaskInternalSetTimeOutState+0x24>)
 800be52:	681a      	ldr	r2, [r3, #0]
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800be58:	4b05      	ldr	r3, [pc, #20]	@ (800be70 <vTaskInternalSetTimeOutState+0x28>)
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	605a      	str	r2, [r3, #4]
}
 800be60:	bf00      	nop
 800be62:	370c      	adds	r7, #12
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr
 800be6c:	20002b20 	.word	0x20002b20
 800be70:	20002b0c 	.word	0x20002b0c

0800be74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b088      	sub	sp, #32
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
 800be7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d10b      	bne.n	800be9c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800be84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be88:	f383 8811 	msr	BASEPRI, r3
 800be8c:	f3bf 8f6f 	isb	sy
 800be90:	f3bf 8f4f 	dsb	sy
 800be94:	613b      	str	r3, [r7, #16]
}
 800be96:	bf00      	nop
 800be98:	bf00      	nop
 800be9a:	e7fd      	b.n	800be98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d10b      	bne.n	800beba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea6:	f383 8811 	msr	BASEPRI, r3
 800beaa:	f3bf 8f6f 	isb	sy
 800beae:	f3bf 8f4f 	dsb	sy
 800beb2:	60fb      	str	r3, [r7, #12]
}
 800beb4:	bf00      	nop
 800beb6:	bf00      	nop
 800beb8:	e7fd      	b.n	800beb6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800beba:	f000 ffa5 	bl	800ce08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bebe:	4b1d      	ldr	r3, [pc, #116]	@ (800bf34 <xTaskCheckForTimeOut+0xc0>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	69ba      	ldr	r2, [r7, #24]
 800beca:	1ad3      	subs	r3, r2, r3
 800becc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed6:	d102      	bne.n	800bede <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bed8:	2300      	movs	r3, #0
 800beda:	61fb      	str	r3, [r7, #28]
 800bedc:	e023      	b.n	800bf26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681a      	ldr	r2, [r3, #0]
 800bee2:	4b15      	ldr	r3, [pc, #84]	@ (800bf38 <xTaskCheckForTimeOut+0xc4>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d007      	beq.n	800befa <xTaskCheckForTimeOut+0x86>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	685b      	ldr	r3, [r3, #4]
 800beee:	69ba      	ldr	r2, [r7, #24]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d302      	bcc.n	800befa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bef4:	2301      	movs	r3, #1
 800bef6:	61fb      	str	r3, [r7, #28]
 800bef8:	e015      	b.n	800bf26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	429a      	cmp	r2, r3
 800bf02:	d20b      	bcs.n	800bf1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	697b      	ldr	r3, [r7, #20]
 800bf0a:	1ad2      	subs	r2, r2, r3
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f7ff ff99 	bl	800be48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bf16:	2300      	movs	r3, #0
 800bf18:	61fb      	str	r3, [r7, #28]
 800bf1a:	e004      	b.n	800bf26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bf22:	2301      	movs	r3, #1
 800bf24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bf26:	f000 ffa1 	bl	800ce6c <vPortExitCritical>

	return xReturn;
 800bf2a:	69fb      	ldr	r3, [r7, #28]
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3720      	adds	r7, #32
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}
 800bf34:	20002b0c 	.word	0x20002b0c
 800bf38:	20002b20 	.word	0x20002b20

0800bf3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bf40:	4b03      	ldr	r3, [pc, #12]	@ (800bf50 <vTaskMissedYield+0x14>)
 800bf42:	2201      	movs	r2, #1
 800bf44:	601a      	str	r2, [r3, #0]
}
 800bf46:	bf00      	nop
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4e:	4770      	bx	lr
 800bf50:	20002b1c 	.word	0x20002b1c

0800bf54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b082      	sub	sp, #8
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bf5c:	f000 f852 	bl	800c004 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bf60:	4b06      	ldr	r3, [pc, #24]	@ (800bf7c <prvIdleTask+0x28>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d9f9      	bls.n	800bf5c <prvIdleTask+0x8>
			{
				taskYIELD();
 800bf68:	4b05      	ldr	r3, [pc, #20]	@ (800bf80 <prvIdleTask+0x2c>)
 800bf6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf6e:	601a      	str	r2, [r3, #0]
 800bf70:	f3bf 8f4f 	dsb	sy
 800bf74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bf78:	e7f0      	b.n	800bf5c <prvIdleTask+0x8>
 800bf7a:	bf00      	nop
 800bf7c:	20002638 	.word	0x20002638
 800bf80:	e000ed04 	.word	0xe000ed04

0800bf84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	607b      	str	r3, [r7, #4]
 800bf8e:	e00c      	b.n	800bfaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	4613      	mov	r3, r2
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	4413      	add	r3, r2
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	4a12      	ldr	r2, [pc, #72]	@ (800bfe4 <prvInitialiseTaskLists+0x60>)
 800bf9c:	4413      	add	r3, r2
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7fe fa92 	bl	800a4c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	607b      	str	r3, [r7, #4]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2b37      	cmp	r3, #55	@ 0x37
 800bfae:	d9ef      	bls.n	800bf90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bfb0:	480d      	ldr	r0, [pc, #52]	@ (800bfe8 <prvInitialiseTaskLists+0x64>)
 800bfb2:	f7fe fa89 	bl	800a4c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bfb6:	480d      	ldr	r0, [pc, #52]	@ (800bfec <prvInitialiseTaskLists+0x68>)
 800bfb8:	f7fe fa86 	bl	800a4c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bfbc:	480c      	ldr	r0, [pc, #48]	@ (800bff0 <prvInitialiseTaskLists+0x6c>)
 800bfbe:	f7fe fa83 	bl	800a4c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bfc2:	480c      	ldr	r0, [pc, #48]	@ (800bff4 <prvInitialiseTaskLists+0x70>)
 800bfc4:	f7fe fa80 	bl	800a4c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bfc8:	480b      	ldr	r0, [pc, #44]	@ (800bff8 <prvInitialiseTaskLists+0x74>)
 800bfca:	f7fe fa7d 	bl	800a4c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bfce:	4b0b      	ldr	r3, [pc, #44]	@ (800bffc <prvInitialiseTaskLists+0x78>)
 800bfd0:	4a05      	ldr	r2, [pc, #20]	@ (800bfe8 <prvInitialiseTaskLists+0x64>)
 800bfd2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bfd4:	4b0a      	ldr	r3, [pc, #40]	@ (800c000 <prvInitialiseTaskLists+0x7c>)
 800bfd6:	4a05      	ldr	r2, [pc, #20]	@ (800bfec <prvInitialiseTaskLists+0x68>)
 800bfd8:	601a      	str	r2, [r3, #0]
}
 800bfda:	bf00      	nop
 800bfdc:	3708      	adds	r7, #8
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	bf00      	nop
 800bfe4:	20002638 	.word	0x20002638
 800bfe8:	20002a98 	.word	0x20002a98
 800bfec:	20002aac 	.word	0x20002aac
 800bff0:	20002ac8 	.word	0x20002ac8
 800bff4:	20002adc 	.word	0x20002adc
 800bff8:	20002af4 	.word	0x20002af4
 800bffc:	20002ac0 	.word	0x20002ac0
 800c000:	20002ac4 	.word	0x20002ac4

0800c004 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b082      	sub	sp, #8
 800c008:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c00a:	e019      	b.n	800c040 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c00c:	f000 fefc 	bl	800ce08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c010:	4b10      	ldr	r3, [pc, #64]	@ (800c054 <prvCheckTasksWaitingTermination+0x50>)
 800c012:	68db      	ldr	r3, [r3, #12]
 800c014:	68db      	ldr	r3, [r3, #12]
 800c016:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	3304      	adds	r3, #4
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7fe fadd 	bl	800a5dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c022:	4b0d      	ldr	r3, [pc, #52]	@ (800c058 <prvCheckTasksWaitingTermination+0x54>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	3b01      	subs	r3, #1
 800c028:	4a0b      	ldr	r2, [pc, #44]	@ (800c058 <prvCheckTasksWaitingTermination+0x54>)
 800c02a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c02c:	4b0b      	ldr	r3, [pc, #44]	@ (800c05c <prvCheckTasksWaitingTermination+0x58>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	3b01      	subs	r3, #1
 800c032:	4a0a      	ldr	r2, [pc, #40]	@ (800c05c <prvCheckTasksWaitingTermination+0x58>)
 800c034:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c036:	f000 ff19 	bl	800ce6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f000 f810 	bl	800c060 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c040:	4b06      	ldr	r3, [pc, #24]	@ (800c05c <prvCheckTasksWaitingTermination+0x58>)
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d1e1      	bne.n	800c00c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c048:	bf00      	nop
 800c04a:	bf00      	nop
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	20002adc 	.word	0x20002adc
 800c058:	20002b08 	.word	0x20002b08
 800c05c:	20002af0 	.word	0x20002af0

0800c060 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	3354      	adds	r3, #84	@ 0x54
 800c06c:	4618      	mov	r0, r3
 800c06e:	f001 ff2f 	bl	800ded0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d108      	bne.n	800c08e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c080:	4618      	mov	r0, r3
 800c082:	f001 f8b1 	bl	800d1e8 <vPortFree>
				vPortFree( pxTCB );
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f001 f8ae 	bl	800d1e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c08c:	e019      	b.n	800c0c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c094:	2b01      	cmp	r3, #1
 800c096:	d103      	bne.n	800c0a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f001 f8a5 	bl	800d1e8 <vPortFree>
	}
 800c09e:	e010      	b.n	800c0c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	d00b      	beq.n	800c0c2 <prvDeleteTCB+0x62>
	__asm volatile
 800c0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ae:	f383 8811 	msr	BASEPRI, r3
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	f3bf 8f4f 	dsb	sy
 800c0ba:	60fb      	str	r3, [r7, #12]
}
 800c0bc:	bf00      	nop
 800c0be:	bf00      	nop
 800c0c0:	e7fd      	b.n	800c0be <prvDeleteTCB+0x5e>
	}
 800c0c2:	bf00      	nop
 800c0c4:	3710      	adds	r7, #16
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}
	...

0800c0cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	b083      	sub	sp, #12
 800c0d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0d2:	4b0c      	ldr	r3, [pc, #48]	@ (800c104 <prvResetNextTaskUnblockTime+0x38>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d104      	bne.n	800c0e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800c108 <prvResetNextTaskUnblockTime+0x3c>)
 800c0de:	f04f 32ff 	mov.w	r2, #4294967295
 800c0e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c0e4:	e008      	b.n	800c0f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0e6:	4b07      	ldr	r3, [pc, #28]	@ (800c104 <prvResetNextTaskUnblockTime+0x38>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	68db      	ldr	r3, [r3, #12]
 800c0ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	4a04      	ldr	r2, [pc, #16]	@ (800c108 <prvResetNextTaskUnblockTime+0x3c>)
 800c0f6:	6013      	str	r3, [r2, #0]
}
 800c0f8:	bf00      	nop
 800c0fa:	370c      	adds	r7, #12
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr
 800c104:	20002ac0 	.word	0x20002ac0
 800c108:	20002b28 	.word	0x20002b28

0800c10c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800c10c:	b480      	push	{r7}
 800c10e:	b083      	sub	sp, #12
 800c110:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800c112:	4b05      	ldr	r3, [pc, #20]	@ (800c128 <xTaskGetCurrentTaskHandle+0x1c>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	607b      	str	r3, [r7, #4]

		return xReturn;
 800c118:	687b      	ldr	r3, [r7, #4]
	}
 800c11a:	4618      	mov	r0, r3
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop
 800c128:	20002634 	.word	0x20002634

0800c12c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c132:	4b0b      	ldr	r3, [pc, #44]	@ (800c160 <xTaskGetSchedulerState+0x34>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d102      	bne.n	800c140 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c13a:	2301      	movs	r3, #1
 800c13c:	607b      	str	r3, [r7, #4]
 800c13e:	e008      	b.n	800c152 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c140:	4b08      	ldr	r3, [pc, #32]	@ (800c164 <xTaskGetSchedulerState+0x38>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d102      	bne.n	800c14e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c148:	2302      	movs	r3, #2
 800c14a:	607b      	str	r3, [r7, #4]
 800c14c:	e001      	b.n	800c152 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c14e:	2300      	movs	r3, #0
 800c150:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c152:	687b      	ldr	r3, [r7, #4]
	}
 800c154:	4618      	mov	r0, r3
 800c156:	370c      	adds	r7, #12
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	20002b14 	.word	0x20002b14
 800c164:	20002b30 	.word	0x20002b30

0800c168 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c174:	2300      	movs	r3, #0
 800c176:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d051      	beq.n	800c222 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c182:	4b2a      	ldr	r3, [pc, #168]	@ (800c22c <xTaskPriorityInherit+0xc4>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c188:	429a      	cmp	r2, r3
 800c18a:	d241      	bcs.n	800c210 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	699b      	ldr	r3, [r3, #24]
 800c190:	2b00      	cmp	r3, #0
 800c192:	db06      	blt.n	800c1a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c194:	4b25      	ldr	r3, [pc, #148]	@ (800c22c <xTaskPriorityInherit+0xc4>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c19a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	6959      	ldr	r1, [r3, #20]
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	4413      	add	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	4a1f      	ldr	r2, [pc, #124]	@ (800c230 <xTaskPriorityInherit+0xc8>)
 800c1b4:	4413      	add	r3, r2
 800c1b6:	4299      	cmp	r1, r3
 800c1b8:	d122      	bne.n	800c200 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	3304      	adds	r3, #4
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f7fe fa0c 	bl	800a5dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c1c4:	4b19      	ldr	r3, [pc, #100]	@ (800c22c <xTaskPriorityInherit+0xc4>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1d2:	4b18      	ldr	r3, [pc, #96]	@ (800c234 <xTaskPriorityInherit+0xcc>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d903      	bls.n	800c1e2 <xTaskPriorityInherit+0x7a>
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1de:	4a15      	ldr	r2, [pc, #84]	@ (800c234 <xTaskPriorityInherit+0xcc>)
 800c1e0:	6013      	str	r3, [r2, #0]
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1e6:	4613      	mov	r3, r2
 800c1e8:	009b      	lsls	r3, r3, #2
 800c1ea:	4413      	add	r3, r2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	4a10      	ldr	r2, [pc, #64]	@ (800c230 <xTaskPriorityInherit+0xc8>)
 800c1f0:	441a      	add	r2, r3
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	3304      	adds	r3, #4
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	4610      	mov	r0, r2
 800c1fa:	f7fe f992 	bl	800a522 <vListInsertEnd>
 800c1fe:	e004      	b.n	800c20a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c200:	4b0a      	ldr	r3, [pc, #40]	@ (800c22c <xTaskPriorityInherit+0xc4>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c20a:	2301      	movs	r3, #1
 800c20c:	60fb      	str	r3, [r7, #12]
 800c20e:	e008      	b.n	800c222 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c214:	4b05      	ldr	r3, [pc, #20]	@ (800c22c <xTaskPriorityInherit+0xc4>)
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d201      	bcs.n	800c222 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c21e:	2301      	movs	r3, #1
 800c220:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c222:	68fb      	ldr	r3, [r7, #12]
	}
 800c224:	4618      	mov	r0, r3
 800c226:	3710      	adds	r7, #16
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	20002634 	.word	0x20002634
 800c230:	20002638 	.word	0x20002638
 800c234:	20002b10 	.word	0x20002b10

0800c238 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b086      	sub	sp, #24
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c244:	2300      	movs	r3, #0
 800c246:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d058      	beq.n	800c300 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c24e:	4b2f      	ldr	r3, [pc, #188]	@ (800c30c <xTaskPriorityDisinherit+0xd4>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	693a      	ldr	r2, [r7, #16]
 800c254:	429a      	cmp	r2, r3
 800c256:	d00b      	beq.n	800c270 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25c:	f383 8811 	msr	BASEPRI, r3
 800c260:	f3bf 8f6f 	isb	sy
 800c264:	f3bf 8f4f 	dsb	sy
 800c268:	60fb      	str	r3, [r7, #12]
}
 800c26a:	bf00      	nop
 800c26c:	bf00      	nop
 800c26e:	e7fd      	b.n	800c26c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c274:	2b00      	cmp	r3, #0
 800c276:	d10b      	bne.n	800c290 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c27c:	f383 8811 	msr	BASEPRI, r3
 800c280:	f3bf 8f6f 	isb	sy
 800c284:	f3bf 8f4f 	dsb	sy
 800c288:	60bb      	str	r3, [r7, #8]
}
 800c28a:	bf00      	nop
 800c28c:	bf00      	nop
 800c28e:	e7fd      	b.n	800c28c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c294:	1e5a      	subs	r2, r3, #1
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d02c      	beq.n	800c300 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d128      	bne.n	800c300 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	3304      	adds	r3, #4
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f7fe f992 	bl	800a5dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c2cc:	693b      	ldr	r3, [r7, #16]
 800c2ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c310 <xTaskPriorityDisinherit+0xd8>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d903      	bls.n	800c2e0 <xTaskPriorityDisinherit+0xa8>
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2dc:	4a0c      	ldr	r2, [pc, #48]	@ (800c310 <xTaskPriorityDisinherit+0xd8>)
 800c2de:	6013      	str	r3, [r2, #0]
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2e4:	4613      	mov	r3, r2
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	4413      	add	r3, r2
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	4a09      	ldr	r2, [pc, #36]	@ (800c314 <xTaskPriorityDisinherit+0xdc>)
 800c2ee:	441a      	add	r2, r3
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	f7fe f913 	bl	800a522 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c300:	697b      	ldr	r3, [r7, #20]
	}
 800c302:	4618      	mov	r0, r3
 800c304:	3718      	adds	r7, #24
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
 800c30a:	bf00      	nop
 800c30c:	20002634 	.word	0x20002634
 800c310:	20002b10 	.word	0x20002b10
 800c314:	20002638 	.word	0x20002638

0800c318 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b088      	sub	sp, #32
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c326:	2301      	movs	r3, #1
 800c328:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d06c      	beq.n	800c40a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10b      	bne.n	800c350 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800c338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c33c:	f383 8811 	msr	BASEPRI, r3
 800c340:	f3bf 8f6f 	isb	sy
 800c344:	f3bf 8f4f 	dsb	sy
 800c348:	60fb      	str	r3, [r7, #12]
}
 800c34a:	bf00      	nop
 800c34c:	bf00      	nop
 800c34e:	e7fd      	b.n	800c34c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c350:	69bb      	ldr	r3, [r7, #24]
 800c352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c354:	683a      	ldr	r2, [r7, #0]
 800c356:	429a      	cmp	r2, r3
 800c358:	d902      	bls.n	800c360 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	61fb      	str	r3, [r7, #28]
 800c35e:	e002      	b.n	800c366 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c364:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c366:	69bb      	ldr	r3, [r7, #24]
 800c368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c36a:	69fa      	ldr	r2, [r7, #28]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d04c      	beq.n	800c40a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c370:	69bb      	ldr	r3, [r7, #24]
 800c372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c374:	697a      	ldr	r2, [r7, #20]
 800c376:	429a      	cmp	r2, r3
 800c378:	d147      	bne.n	800c40a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c37a:	4b26      	ldr	r3, [pc, #152]	@ (800c414 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	69ba      	ldr	r2, [r7, #24]
 800c380:	429a      	cmp	r2, r3
 800c382:	d10b      	bne.n	800c39c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800c384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c388:	f383 8811 	msr	BASEPRI, r3
 800c38c:	f3bf 8f6f 	isb	sy
 800c390:	f3bf 8f4f 	dsb	sy
 800c394:	60bb      	str	r3, [r7, #8]
}
 800c396:	bf00      	nop
 800c398:	bf00      	nop
 800c39a:	e7fd      	b.n	800c398 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3a0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	69fa      	ldr	r2, [r7, #28]
 800c3a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c3a8:	69bb      	ldr	r3, [r7, #24]
 800c3aa:	699b      	ldr	r3, [r3, #24]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	db04      	blt.n	800c3ba <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3b0:	69fb      	ldr	r3, [r7, #28]
 800c3b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c3b6:	69bb      	ldr	r3, [r7, #24]
 800c3b8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	6959      	ldr	r1, [r3, #20]
 800c3be:	693a      	ldr	r2, [r7, #16]
 800c3c0:	4613      	mov	r3, r2
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	4413      	add	r3, r2
 800c3c6:	009b      	lsls	r3, r3, #2
 800c3c8:	4a13      	ldr	r2, [pc, #76]	@ (800c418 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c3ca:	4413      	add	r3, r2
 800c3cc:	4299      	cmp	r1, r3
 800c3ce:	d11c      	bne.n	800c40a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c3d0:	69bb      	ldr	r3, [r7, #24]
 800c3d2:	3304      	adds	r3, #4
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	f7fe f901 	bl	800a5dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3de:	4b0f      	ldr	r3, [pc, #60]	@ (800c41c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d903      	bls.n	800c3ee <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ea:	4a0c      	ldr	r2, [pc, #48]	@ (800c41c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c3ec:	6013      	str	r3, [r2, #0]
 800c3ee:	69bb      	ldr	r3, [r7, #24]
 800c3f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3f2:	4613      	mov	r3, r2
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	4413      	add	r3, r2
 800c3f8:	009b      	lsls	r3, r3, #2
 800c3fa:	4a07      	ldr	r2, [pc, #28]	@ (800c418 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c3fc:	441a      	add	r2, r3
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	3304      	adds	r3, #4
 800c402:	4619      	mov	r1, r3
 800c404:	4610      	mov	r0, r2
 800c406:	f7fe f88c 	bl	800a522 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c40a:	bf00      	nop
 800c40c:	3720      	adds	r7, #32
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}
 800c412:	bf00      	nop
 800c414:	20002634 	.word	0x20002634
 800c418:	20002638 	.word	0x20002638
 800c41c:	20002b10 	.word	0x20002b10

0800c420 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c420:	b480      	push	{r7}
 800c422:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c424:	4b07      	ldr	r3, [pc, #28]	@ (800c444 <pvTaskIncrementMutexHeldCount+0x24>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d004      	beq.n	800c436 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c42c:	4b05      	ldr	r3, [pc, #20]	@ (800c444 <pvTaskIncrementMutexHeldCount+0x24>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c432:	3201      	adds	r2, #1
 800c434:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800c436:	4b03      	ldr	r3, [pc, #12]	@ (800c444 <pvTaskIncrementMutexHeldCount+0x24>)
 800c438:	681b      	ldr	r3, [r3, #0]
	}
 800c43a:	4618      	mov	r0, r3
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr
 800c444:	20002634 	.word	0x20002634

0800c448 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b084      	sub	sp, #16
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c452:	4b21      	ldr	r3, [pc, #132]	@ (800c4d8 <prvAddCurrentTaskToDelayedList+0x90>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c458:	4b20      	ldr	r3, [pc, #128]	@ (800c4dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	3304      	adds	r3, #4
 800c45e:	4618      	mov	r0, r3
 800c460:	f7fe f8bc 	bl	800a5dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c46a:	d10a      	bne.n	800c482 <prvAddCurrentTaskToDelayedList+0x3a>
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d007      	beq.n	800c482 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c472:	4b1a      	ldr	r3, [pc, #104]	@ (800c4dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	3304      	adds	r3, #4
 800c478:	4619      	mov	r1, r3
 800c47a:	4819      	ldr	r0, [pc, #100]	@ (800c4e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800c47c:	f7fe f851 	bl	800a522 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c480:	e026      	b.n	800c4d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c482:	68fa      	ldr	r2, [r7, #12]
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	4413      	add	r3, r2
 800c488:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c48a:	4b14      	ldr	r3, [pc, #80]	@ (800c4dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c492:	68ba      	ldr	r2, [r7, #8]
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	429a      	cmp	r2, r3
 800c498:	d209      	bcs.n	800c4ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c49a:	4b12      	ldr	r3, [pc, #72]	@ (800c4e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c49c:	681a      	ldr	r2, [r3, #0]
 800c49e:	4b0f      	ldr	r3, [pc, #60]	@ (800c4dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	3304      	adds	r3, #4
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	4610      	mov	r0, r2
 800c4a8:	f7fe f85f 	bl	800a56a <vListInsert>
}
 800c4ac:	e010      	b.n	800c4d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c4e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c4dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	3304      	adds	r3, #4
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	4610      	mov	r0, r2
 800c4bc:	f7fe f855 	bl	800a56a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d202      	bcs.n	800c4d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c4ca:	4a08      	ldr	r2, [pc, #32]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	6013      	str	r3, [r2, #0]
}
 800c4d0:	bf00      	nop
 800c4d2:	3710      	adds	r7, #16
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}
 800c4d8:	20002b0c 	.word	0x20002b0c
 800c4dc:	20002634 	.word	0x20002634
 800c4e0:	20002af4 	.word	0x20002af4
 800c4e4:	20002ac4 	.word	0x20002ac4
 800c4e8:	20002ac0 	.word	0x20002ac0
 800c4ec:	20002b28 	.word	0x20002b28

0800c4f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b08a      	sub	sp, #40	@ 0x28
 800c4f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c4fa:	f000 fb13 	bl	800cb24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c4fe:	4b1d      	ldr	r3, [pc, #116]	@ (800c574 <xTimerCreateTimerTask+0x84>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d021      	beq.n	800c54a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c506:	2300      	movs	r3, #0
 800c508:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c50a:	2300      	movs	r3, #0
 800c50c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c50e:	1d3a      	adds	r2, r7, #4
 800c510:	f107 0108 	add.w	r1, r7, #8
 800c514:	f107 030c 	add.w	r3, r7, #12
 800c518:	4618      	mov	r0, r3
 800c51a:	f7fd ffbb 	bl	800a494 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c51e:	6879      	ldr	r1, [r7, #4]
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	68fa      	ldr	r2, [r7, #12]
 800c524:	9202      	str	r2, [sp, #8]
 800c526:	9301      	str	r3, [sp, #4]
 800c528:	2302      	movs	r3, #2
 800c52a:	9300      	str	r3, [sp, #0]
 800c52c:	2300      	movs	r3, #0
 800c52e:	460a      	mov	r2, r1
 800c530:	4911      	ldr	r1, [pc, #68]	@ (800c578 <xTimerCreateTimerTask+0x88>)
 800c532:	4812      	ldr	r0, [pc, #72]	@ (800c57c <xTimerCreateTimerTask+0x8c>)
 800c534:	f7fe ff92 	bl	800b45c <xTaskCreateStatic>
 800c538:	4603      	mov	r3, r0
 800c53a:	4a11      	ldr	r2, [pc, #68]	@ (800c580 <xTimerCreateTimerTask+0x90>)
 800c53c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c53e:	4b10      	ldr	r3, [pc, #64]	@ (800c580 <xTimerCreateTimerTask+0x90>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d001      	beq.n	800c54a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c546:	2301      	movs	r3, #1
 800c548:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c54a:	697b      	ldr	r3, [r7, #20]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d10b      	bne.n	800c568 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c554:	f383 8811 	msr	BASEPRI, r3
 800c558:	f3bf 8f6f 	isb	sy
 800c55c:	f3bf 8f4f 	dsb	sy
 800c560:	613b      	str	r3, [r7, #16]
}
 800c562:	bf00      	nop
 800c564:	bf00      	nop
 800c566:	e7fd      	b.n	800c564 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c568:	697b      	ldr	r3, [r7, #20]
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3718      	adds	r7, #24
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	20002b64 	.word	0x20002b64
 800c578:	0800eb4c 	.word	0x0800eb4c
 800c57c:	0800c6bd 	.word	0x0800c6bd
 800c580:	20002b68 	.word	0x20002b68

0800c584 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b08a      	sub	sp, #40	@ 0x28
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	607a      	str	r2, [r7, #4]
 800c590:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c592:	2300      	movs	r3, #0
 800c594:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d10b      	bne.n	800c5b4 <xTimerGenericCommand+0x30>
	__asm volatile
 800c59c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5a0:	f383 8811 	msr	BASEPRI, r3
 800c5a4:	f3bf 8f6f 	isb	sy
 800c5a8:	f3bf 8f4f 	dsb	sy
 800c5ac:	623b      	str	r3, [r7, #32]
}
 800c5ae:	bf00      	nop
 800c5b0:	bf00      	nop
 800c5b2:	e7fd      	b.n	800c5b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c5b4:	4b19      	ldr	r3, [pc, #100]	@ (800c61c <xTimerGenericCommand+0x98>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d02a      	beq.n	800c612 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	2b05      	cmp	r3, #5
 800c5cc:	dc18      	bgt.n	800c600 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c5ce:	f7ff fdad 	bl	800c12c <xTaskGetSchedulerState>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d109      	bne.n	800c5ec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c5d8:	4b10      	ldr	r3, [pc, #64]	@ (800c61c <xTimerGenericCommand+0x98>)
 800c5da:	6818      	ldr	r0, [r3, #0]
 800c5dc:	f107 0110 	add.w	r1, r7, #16
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5e4:	f7fe fa22 	bl	800aa2c <xQueueGenericSend>
 800c5e8:	6278      	str	r0, [r7, #36]	@ 0x24
 800c5ea:	e012      	b.n	800c612 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c5ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c61c <xTimerGenericCommand+0x98>)
 800c5ee:	6818      	ldr	r0, [r3, #0]
 800c5f0:	f107 0110 	add.w	r1, r7, #16
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f7fe fa18 	bl	800aa2c <xQueueGenericSend>
 800c5fc:	6278      	str	r0, [r7, #36]	@ 0x24
 800c5fe:	e008      	b.n	800c612 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c600:	4b06      	ldr	r3, [pc, #24]	@ (800c61c <xTimerGenericCommand+0x98>)
 800c602:	6818      	ldr	r0, [r3, #0]
 800c604:	f107 0110 	add.w	r1, r7, #16
 800c608:	2300      	movs	r3, #0
 800c60a:	683a      	ldr	r2, [r7, #0]
 800c60c:	f7fe fb10 	bl	800ac30 <xQueueGenericSendFromISR>
 800c610:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c614:	4618      	mov	r0, r3
 800c616:	3728      	adds	r7, #40	@ 0x28
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	20002b64 	.word	0x20002b64

0800c620 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b088      	sub	sp, #32
 800c624:	af02      	add	r7, sp, #8
 800c626:	6078      	str	r0, [r7, #4]
 800c628:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c62a:	4b23      	ldr	r3, [pc, #140]	@ (800c6b8 <prvProcessExpiredTimer+0x98>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	68db      	ldr	r3, [r3, #12]
 800c632:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	3304      	adds	r3, #4
 800c638:	4618      	mov	r0, r3
 800c63a:	f7fd ffcf 	bl	800a5dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c644:	f003 0304 	and.w	r3, r3, #4
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d023      	beq.n	800c694 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	699a      	ldr	r2, [r3, #24]
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	18d1      	adds	r1, r2, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	683a      	ldr	r2, [r7, #0]
 800c658:	6978      	ldr	r0, [r7, #20]
 800c65a:	f000 f8d5 	bl	800c808 <prvInsertTimerInActiveList>
 800c65e:	4603      	mov	r3, r0
 800c660:	2b00      	cmp	r3, #0
 800c662:	d020      	beq.n	800c6a6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c664:	2300      	movs	r3, #0
 800c666:	9300      	str	r3, [sp, #0]
 800c668:	2300      	movs	r3, #0
 800c66a:	687a      	ldr	r2, [r7, #4]
 800c66c:	2100      	movs	r1, #0
 800c66e:	6978      	ldr	r0, [r7, #20]
 800c670:	f7ff ff88 	bl	800c584 <xTimerGenericCommand>
 800c674:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c676:	693b      	ldr	r3, [r7, #16]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d114      	bne.n	800c6a6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c680:	f383 8811 	msr	BASEPRI, r3
 800c684:	f3bf 8f6f 	isb	sy
 800c688:	f3bf 8f4f 	dsb	sy
 800c68c:	60fb      	str	r3, [r7, #12]
}
 800c68e:	bf00      	nop
 800c690:	bf00      	nop
 800c692:	e7fd      	b.n	800c690 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c69a:	f023 0301 	bic.w	r3, r3, #1
 800c69e:	b2da      	uxtb	r2, r3
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	6a1b      	ldr	r3, [r3, #32]
 800c6aa:	6978      	ldr	r0, [r7, #20]
 800c6ac:	4798      	blx	r3
}
 800c6ae:	bf00      	nop
 800c6b0:	3718      	adds	r7, #24
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	20002b5c 	.word	0x20002b5c

0800c6bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b084      	sub	sp, #16
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6c4:	f107 0308 	add.w	r3, r7, #8
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	f000 f859 	bl	800c780 <prvGetNextExpireTime>
 800c6ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	68f8      	ldr	r0, [r7, #12]
 800c6d6:	f000 f805 	bl	800c6e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c6da:	f000 f8d7 	bl	800c88c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6de:	bf00      	nop
 800c6e0:	e7f0      	b.n	800c6c4 <prvTimerTask+0x8>
	...

0800c6e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b084      	sub	sp, #16
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
 800c6ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c6ee:	f7ff f919 	bl	800b924 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c6f2:	f107 0308 	add.w	r3, r7, #8
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f000 f866 	bl	800c7c8 <prvSampleTimeNow>
 800c6fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d130      	bne.n	800c766 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d10a      	bne.n	800c720 <prvProcessTimerOrBlockTask+0x3c>
 800c70a:	687a      	ldr	r2, [r7, #4]
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d806      	bhi.n	800c720 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c712:	f7ff f915 	bl	800b940 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c716:	68f9      	ldr	r1, [r7, #12]
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f7ff ff81 	bl	800c620 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c71e:	e024      	b.n	800c76a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d008      	beq.n	800c738 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c726:	4b13      	ldr	r3, [pc, #76]	@ (800c774 <prvProcessTimerOrBlockTask+0x90>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d101      	bne.n	800c734 <prvProcessTimerOrBlockTask+0x50>
 800c730:	2301      	movs	r3, #1
 800c732:	e000      	b.n	800c736 <prvProcessTimerOrBlockTask+0x52>
 800c734:	2300      	movs	r3, #0
 800c736:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c738:	4b0f      	ldr	r3, [pc, #60]	@ (800c778 <prvProcessTimerOrBlockTask+0x94>)
 800c73a:	6818      	ldr	r0, [r3, #0]
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	1ad3      	subs	r3, r2, r3
 800c742:	683a      	ldr	r2, [r7, #0]
 800c744:	4619      	mov	r1, r3
 800c746:	f7fe fe55 	bl	800b3f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c74a:	f7ff f8f9 	bl	800b940 <xTaskResumeAll>
 800c74e:	4603      	mov	r3, r0
 800c750:	2b00      	cmp	r3, #0
 800c752:	d10a      	bne.n	800c76a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c754:	4b09      	ldr	r3, [pc, #36]	@ (800c77c <prvProcessTimerOrBlockTask+0x98>)
 800c756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c75a:	601a      	str	r2, [r3, #0]
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	f3bf 8f6f 	isb	sy
}
 800c764:	e001      	b.n	800c76a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c766:	f7ff f8eb 	bl	800b940 <xTaskResumeAll>
}
 800c76a:	bf00      	nop
 800c76c:	3710      	adds	r7, #16
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
 800c772:	bf00      	nop
 800c774:	20002b60 	.word	0x20002b60
 800c778:	20002b64 	.word	0x20002b64
 800c77c:	e000ed04 	.word	0xe000ed04

0800c780 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c780:	b480      	push	{r7}
 800c782:	b085      	sub	sp, #20
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c788:	4b0e      	ldr	r3, [pc, #56]	@ (800c7c4 <prvGetNextExpireTime+0x44>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d101      	bne.n	800c796 <prvGetNextExpireTime+0x16>
 800c792:	2201      	movs	r2, #1
 800c794:	e000      	b.n	800c798 <prvGetNextExpireTime+0x18>
 800c796:	2200      	movs	r2, #0
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d105      	bne.n	800c7b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7a4:	4b07      	ldr	r3, [pc, #28]	@ (800c7c4 <prvGetNextExpireTime+0x44>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	68db      	ldr	r3, [r3, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	60fb      	str	r3, [r7, #12]
 800c7ae:	e001      	b.n	800c7b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3714      	adds	r7, #20
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr
 800c7c2:	bf00      	nop
 800c7c4:	20002b5c 	.word	0x20002b5c

0800c7c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c7d0:	f7ff f954 	bl	800ba7c <xTaskGetTickCount>
 800c7d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c7d6:	4b0b      	ldr	r3, [pc, #44]	@ (800c804 <prvSampleTimeNow+0x3c>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	68fa      	ldr	r2, [r7, #12]
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	d205      	bcs.n	800c7ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c7e0:	f000 f93a 	bl	800ca58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	601a      	str	r2, [r3, #0]
 800c7ea:	e002      	b.n	800c7f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c7f2:	4a04      	ldr	r2, [pc, #16]	@ (800c804 <prvSampleTimeNow+0x3c>)
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3710      	adds	r7, #16
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}
 800c802:	bf00      	nop
 800c804:	20002b6c 	.word	0x20002b6c

0800c808 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b086      	sub	sp, #24
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	60f8      	str	r0, [r7, #12]
 800c810:	60b9      	str	r1, [r7, #8]
 800c812:	607a      	str	r2, [r7, #4]
 800c814:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c816:	2300      	movs	r3, #0
 800c818:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	68ba      	ldr	r2, [r7, #8]
 800c81e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	68fa      	ldr	r2, [r7, #12]
 800c824:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c826:	68ba      	ldr	r2, [r7, #8]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	429a      	cmp	r2, r3
 800c82c:	d812      	bhi.n	800c854 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	1ad2      	subs	r2, r2, r3
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	699b      	ldr	r3, [r3, #24]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d302      	bcc.n	800c842 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c83c:	2301      	movs	r3, #1
 800c83e:	617b      	str	r3, [r7, #20]
 800c840:	e01b      	b.n	800c87a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c842:	4b10      	ldr	r3, [pc, #64]	@ (800c884 <prvInsertTimerInActiveList+0x7c>)
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	3304      	adds	r3, #4
 800c84a:	4619      	mov	r1, r3
 800c84c:	4610      	mov	r0, r2
 800c84e:	f7fd fe8c 	bl	800a56a <vListInsert>
 800c852:	e012      	b.n	800c87a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	429a      	cmp	r2, r3
 800c85a:	d206      	bcs.n	800c86a <prvInsertTimerInActiveList+0x62>
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	429a      	cmp	r2, r3
 800c862:	d302      	bcc.n	800c86a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c864:	2301      	movs	r3, #1
 800c866:	617b      	str	r3, [r7, #20]
 800c868:	e007      	b.n	800c87a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c86a:	4b07      	ldr	r3, [pc, #28]	@ (800c888 <prvInsertTimerInActiveList+0x80>)
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	3304      	adds	r3, #4
 800c872:	4619      	mov	r1, r3
 800c874:	4610      	mov	r0, r2
 800c876:	f7fd fe78 	bl	800a56a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c87a:	697b      	ldr	r3, [r7, #20]
}
 800c87c:	4618      	mov	r0, r3
 800c87e:	3718      	adds	r7, #24
 800c880:	46bd      	mov	sp, r7
 800c882:	bd80      	pop	{r7, pc}
 800c884:	20002b60 	.word	0x20002b60
 800c888:	20002b5c 	.word	0x20002b5c

0800c88c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b08e      	sub	sp, #56	@ 0x38
 800c890:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c892:	e0ce      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2b00      	cmp	r3, #0
 800c898:	da19      	bge.n	800c8ce <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c89a:	1d3b      	adds	r3, r7, #4
 800c89c:	3304      	adds	r3, #4
 800c89e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d10b      	bne.n	800c8be <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8aa:	f383 8811 	msr	BASEPRI, r3
 800c8ae:	f3bf 8f6f 	isb	sy
 800c8b2:	f3bf 8f4f 	dsb	sy
 800c8b6:	61fb      	str	r3, [r7, #28]
}
 800c8b8:	bf00      	nop
 800c8ba:	bf00      	nop
 800c8bc:	e7fd      	b.n	800c8ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8c4:	6850      	ldr	r0, [r2, #4]
 800c8c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8c8:	6892      	ldr	r2, [r2, #8]
 800c8ca:	4611      	mov	r1, r2
 800c8cc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	f2c0 80ae 	blt.w	800ca32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c8da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8dc:	695b      	ldr	r3, [r3, #20]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d004      	beq.n	800c8ec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8e4:	3304      	adds	r3, #4
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f7fd fe78 	bl	800a5dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c8ec:	463b      	mov	r3, r7
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f7ff ff6a 	bl	800c7c8 <prvSampleTimeNow>
 800c8f4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2b09      	cmp	r3, #9
 800c8fa:	f200 8097 	bhi.w	800ca2c <prvProcessReceivedCommands+0x1a0>
 800c8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800c904 <prvProcessReceivedCommands+0x78>)
 800c900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c904:	0800c92d 	.word	0x0800c92d
 800c908:	0800c92d 	.word	0x0800c92d
 800c90c:	0800c92d 	.word	0x0800c92d
 800c910:	0800c9a3 	.word	0x0800c9a3
 800c914:	0800c9b7 	.word	0x0800c9b7
 800c918:	0800ca03 	.word	0x0800ca03
 800c91c:	0800c92d 	.word	0x0800c92d
 800c920:	0800c92d 	.word	0x0800c92d
 800c924:	0800c9a3 	.word	0x0800c9a3
 800c928:	0800c9b7 	.word	0x0800c9b7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c92e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c932:	f043 0301 	orr.w	r3, r3, #1
 800c936:	b2da      	uxtb	r2, r3
 800c938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c93a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c93e:	68ba      	ldr	r2, [r7, #8]
 800c940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c942:	699b      	ldr	r3, [r3, #24]
 800c944:	18d1      	adds	r1, r2, r3
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c94a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c94c:	f7ff ff5c 	bl	800c808 <prvInsertTimerInActiveList>
 800c950:	4603      	mov	r3, r0
 800c952:	2b00      	cmp	r3, #0
 800c954:	d06c      	beq.n	800ca30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c958:	6a1b      	ldr	r3, [r3, #32]
 800c95a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c95c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c960:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c964:	f003 0304 	and.w	r3, r3, #4
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d061      	beq.n	800ca30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c96c:	68ba      	ldr	r2, [r7, #8]
 800c96e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c970:	699b      	ldr	r3, [r3, #24]
 800c972:	441a      	add	r2, r3
 800c974:	2300      	movs	r3, #0
 800c976:	9300      	str	r3, [sp, #0]
 800c978:	2300      	movs	r3, #0
 800c97a:	2100      	movs	r1, #0
 800c97c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c97e:	f7ff fe01 	bl	800c584 <xTimerGenericCommand>
 800c982:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c984:	6a3b      	ldr	r3, [r7, #32]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d152      	bne.n	800ca30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c98a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c98e:	f383 8811 	msr	BASEPRI, r3
 800c992:	f3bf 8f6f 	isb	sy
 800c996:	f3bf 8f4f 	dsb	sy
 800c99a:	61bb      	str	r3, [r7, #24]
}
 800c99c:	bf00      	nop
 800c99e:	bf00      	nop
 800c9a0:	e7fd      	b.n	800c99e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9a8:	f023 0301 	bic.w	r3, r3, #1
 800c9ac:	b2da      	uxtb	r2, r3
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c9b4:	e03d      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9bc:	f043 0301 	orr.w	r3, r3, #1
 800c9c0:	b2da      	uxtb	r2, r3
 800c9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c9c8:	68ba      	ldr	r2, [r7, #8]
 800c9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9cc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9d0:	699b      	ldr	r3, [r3, #24]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d10b      	bne.n	800c9ee <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c9d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9da:	f383 8811 	msr	BASEPRI, r3
 800c9de:	f3bf 8f6f 	isb	sy
 800c9e2:	f3bf 8f4f 	dsb	sy
 800c9e6:	617b      	str	r3, [r7, #20]
}
 800c9e8:	bf00      	nop
 800c9ea:	bf00      	nop
 800c9ec:	e7fd      	b.n	800c9ea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9f0:	699a      	ldr	r2, [r3, #24]
 800c9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f4:	18d1      	adds	r1, r2, r3
 800c9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9fc:	f7ff ff04 	bl	800c808 <prvInsertTimerInActiveList>
					break;
 800ca00:	e017      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca08:	f003 0302 	and.w	r3, r3, #2
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d103      	bne.n	800ca18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ca10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca12:	f000 fbe9 	bl	800d1e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca16:	e00c      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca1e:	f023 0301 	bic.w	r3, r3, #1
 800ca22:	b2da      	uxtb	r2, r3
 800ca24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ca2a:	e002      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ca2c:	bf00      	nop
 800ca2e:	e000      	b.n	800ca32 <prvProcessReceivedCommands+0x1a6>
					break;
 800ca30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca32:	4b08      	ldr	r3, [pc, #32]	@ (800ca54 <prvProcessReceivedCommands+0x1c8>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	1d39      	adds	r1, r7, #4
 800ca38:	2200      	movs	r2, #0
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7fe f996 	bl	800ad6c <xQueueReceive>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	f47f af26 	bne.w	800c894 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ca48:	bf00      	nop
 800ca4a:	bf00      	nop
 800ca4c:	3730      	adds	r7, #48	@ 0x30
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
 800ca52:	bf00      	nop
 800ca54:	20002b64 	.word	0x20002b64

0800ca58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b088      	sub	sp, #32
 800ca5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca5e:	e049      	b.n	800caf4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca60:	4b2e      	ldr	r3, [pc, #184]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca6a:	4b2c      	ldr	r3, [pc, #176]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	68db      	ldr	r3, [r3, #12]
 800ca72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	3304      	adds	r3, #4
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f7fd fdaf 	bl	800a5dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	6a1b      	ldr	r3, [r3, #32]
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca8c:	f003 0304 	and.w	r3, r3, #4
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d02f      	beq.n	800caf4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	699b      	ldr	r3, [r3, #24]
 800ca98:	693a      	ldr	r2, [r7, #16]
 800ca9a:	4413      	add	r3, r2
 800ca9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca9e:	68ba      	ldr	r2, [r7, #8]
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	429a      	cmp	r2, r3
 800caa4:	d90e      	bls.n	800cac4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	68ba      	ldr	r2, [r7, #8]
 800caaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cab2:	4b1a      	ldr	r3, [pc, #104]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	3304      	adds	r3, #4
 800caba:	4619      	mov	r1, r3
 800cabc:	4610      	mov	r0, r2
 800cabe:	f7fd fd54 	bl	800a56a <vListInsert>
 800cac2:	e017      	b.n	800caf4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cac4:	2300      	movs	r3, #0
 800cac6:	9300      	str	r3, [sp, #0]
 800cac8:	2300      	movs	r3, #0
 800caca:	693a      	ldr	r2, [r7, #16]
 800cacc:	2100      	movs	r1, #0
 800cace:	68f8      	ldr	r0, [r7, #12]
 800cad0:	f7ff fd58 	bl	800c584 <xTimerGenericCommand>
 800cad4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d10b      	bne.n	800caf4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cadc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae0:	f383 8811 	msr	BASEPRI, r3
 800cae4:	f3bf 8f6f 	isb	sy
 800cae8:	f3bf 8f4f 	dsb	sy
 800caec:	603b      	str	r3, [r7, #0]
}
 800caee:	bf00      	nop
 800caf0:	bf00      	nop
 800caf2:	e7fd      	b.n	800caf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800caf4:	4b09      	ldr	r3, [pc, #36]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d1b0      	bne.n	800ca60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cafe:	4b07      	ldr	r3, [pc, #28]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb04:	4b06      	ldr	r3, [pc, #24]	@ (800cb20 <prvSwitchTimerLists+0xc8>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	4a04      	ldr	r2, [pc, #16]	@ (800cb1c <prvSwitchTimerLists+0xc4>)
 800cb0a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb0c:	4a04      	ldr	r2, [pc, #16]	@ (800cb20 <prvSwitchTimerLists+0xc8>)
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	6013      	str	r3, [r2, #0]
}
 800cb12:	bf00      	nop
 800cb14:	3718      	adds	r7, #24
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	20002b5c 	.word	0x20002b5c
 800cb20:	20002b60 	.word	0x20002b60

0800cb24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb2a:	f000 f96d 	bl	800ce08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb2e:	4b15      	ldr	r3, [pc, #84]	@ (800cb84 <prvCheckForValidListAndQueue+0x60>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d120      	bne.n	800cb78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb36:	4814      	ldr	r0, [pc, #80]	@ (800cb88 <prvCheckForValidListAndQueue+0x64>)
 800cb38:	f7fd fcc6 	bl	800a4c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb3c:	4813      	ldr	r0, [pc, #76]	@ (800cb8c <prvCheckForValidListAndQueue+0x68>)
 800cb3e:	f7fd fcc3 	bl	800a4c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb42:	4b13      	ldr	r3, [pc, #76]	@ (800cb90 <prvCheckForValidListAndQueue+0x6c>)
 800cb44:	4a10      	ldr	r2, [pc, #64]	@ (800cb88 <prvCheckForValidListAndQueue+0x64>)
 800cb46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb48:	4b12      	ldr	r3, [pc, #72]	@ (800cb94 <prvCheckForValidListAndQueue+0x70>)
 800cb4a:	4a10      	ldr	r2, [pc, #64]	@ (800cb8c <prvCheckForValidListAndQueue+0x68>)
 800cb4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb4e:	2300      	movs	r3, #0
 800cb50:	9300      	str	r3, [sp, #0]
 800cb52:	4b11      	ldr	r3, [pc, #68]	@ (800cb98 <prvCheckForValidListAndQueue+0x74>)
 800cb54:	4a11      	ldr	r2, [pc, #68]	@ (800cb9c <prvCheckForValidListAndQueue+0x78>)
 800cb56:	2110      	movs	r1, #16
 800cb58:	200a      	movs	r0, #10
 800cb5a:	f7fd fdd3 	bl	800a704 <xQueueGenericCreateStatic>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	4a08      	ldr	r2, [pc, #32]	@ (800cb84 <prvCheckForValidListAndQueue+0x60>)
 800cb62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb64:	4b07      	ldr	r3, [pc, #28]	@ (800cb84 <prvCheckForValidListAndQueue+0x60>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d005      	beq.n	800cb78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb6c:	4b05      	ldr	r3, [pc, #20]	@ (800cb84 <prvCheckForValidListAndQueue+0x60>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	490b      	ldr	r1, [pc, #44]	@ (800cba0 <prvCheckForValidListAndQueue+0x7c>)
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7fe fc14 	bl	800b3a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb78:	f000 f978 	bl	800ce6c <vPortExitCritical>
}
 800cb7c:	bf00      	nop
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	20002b64 	.word	0x20002b64
 800cb88:	20002b34 	.word	0x20002b34
 800cb8c:	20002b48 	.word	0x20002b48
 800cb90:	20002b5c 	.word	0x20002b5c
 800cb94:	20002b60 	.word	0x20002b60
 800cb98:	20002c10 	.word	0x20002c10
 800cb9c:	20002b70 	.word	0x20002b70
 800cba0:	0800eb54 	.word	0x0800eb54

0800cba4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cba4:	b480      	push	{r7}
 800cba6:	b085      	sub	sp, #20
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	3b04      	subs	r3, #4
 800cbb4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cbbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	3b04      	subs	r3, #4
 800cbc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	f023 0201 	bic.w	r2, r3, #1
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	3b04      	subs	r3, #4
 800cbd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cbd4:	4a0c      	ldr	r2, [pc, #48]	@ (800cc08 <pxPortInitialiseStack+0x64>)
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	3b14      	subs	r3, #20
 800cbde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	3b04      	subs	r3, #4
 800cbea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f06f 0202 	mvn.w	r2, #2
 800cbf2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	3b20      	subs	r3, #32
 800cbf8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	3714      	adds	r7, #20
 800cc00:	46bd      	mov	sp, r7
 800cc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc06:	4770      	bx	lr
 800cc08:	0800cc0d 	.word	0x0800cc0d

0800cc0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b085      	sub	sp, #20
 800cc10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc12:	2300      	movs	r3, #0
 800cc14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc16:	4b13      	ldr	r3, [pc, #76]	@ (800cc64 <prvTaskExitError+0x58>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc1e:	d00b      	beq.n	800cc38 <prvTaskExitError+0x2c>
	__asm volatile
 800cc20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc24:	f383 8811 	msr	BASEPRI, r3
 800cc28:	f3bf 8f6f 	isb	sy
 800cc2c:	f3bf 8f4f 	dsb	sy
 800cc30:	60fb      	str	r3, [r7, #12]
}
 800cc32:	bf00      	nop
 800cc34:	bf00      	nop
 800cc36:	e7fd      	b.n	800cc34 <prvTaskExitError+0x28>
	__asm volatile
 800cc38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc3c:	f383 8811 	msr	BASEPRI, r3
 800cc40:	f3bf 8f6f 	isb	sy
 800cc44:	f3bf 8f4f 	dsb	sy
 800cc48:	60bb      	str	r3, [r7, #8]
}
 800cc4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc4c:	bf00      	nop
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d0fc      	beq.n	800cc4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc54:	bf00      	nop
 800cc56:	bf00      	nop
 800cc58:	3714      	adds	r7, #20
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop
 800cc64:	2000011c 	.word	0x2000011c
	...

0800cc70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc70:	4b07      	ldr	r3, [pc, #28]	@ (800cc90 <pxCurrentTCBConst2>)
 800cc72:	6819      	ldr	r1, [r3, #0]
 800cc74:	6808      	ldr	r0, [r1, #0]
 800cc76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7a:	f380 8809 	msr	PSP, r0
 800cc7e:	f3bf 8f6f 	isb	sy
 800cc82:	f04f 0000 	mov.w	r0, #0
 800cc86:	f380 8811 	msr	BASEPRI, r0
 800cc8a:	4770      	bx	lr
 800cc8c:	f3af 8000 	nop.w

0800cc90 <pxCurrentTCBConst2>:
 800cc90:	20002634 	.word	0x20002634
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc94:	bf00      	nop
 800cc96:	bf00      	nop

0800cc98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cc98:	4808      	ldr	r0, [pc, #32]	@ (800ccbc <prvPortStartFirstTask+0x24>)
 800cc9a:	6800      	ldr	r0, [r0, #0]
 800cc9c:	6800      	ldr	r0, [r0, #0]
 800cc9e:	f380 8808 	msr	MSP, r0
 800cca2:	f04f 0000 	mov.w	r0, #0
 800cca6:	f380 8814 	msr	CONTROL, r0
 800ccaa:	b662      	cpsie	i
 800ccac:	b661      	cpsie	f
 800ccae:	f3bf 8f4f 	dsb	sy
 800ccb2:	f3bf 8f6f 	isb	sy
 800ccb6:	df00      	svc	0
 800ccb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccba:	bf00      	nop
 800ccbc:	e000ed08 	.word	0xe000ed08

0800ccc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b086      	sub	sp, #24
 800ccc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ccc6:	4b47      	ldr	r3, [pc, #284]	@ (800cde4 <xPortStartScheduler+0x124>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	4a47      	ldr	r2, [pc, #284]	@ (800cde8 <xPortStartScheduler+0x128>)
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d10b      	bne.n	800cce8 <xPortStartScheduler+0x28>
	__asm volatile
 800ccd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccd4:	f383 8811 	msr	BASEPRI, r3
 800ccd8:	f3bf 8f6f 	isb	sy
 800ccdc:	f3bf 8f4f 	dsb	sy
 800cce0:	60fb      	str	r3, [r7, #12]
}
 800cce2:	bf00      	nop
 800cce4:	bf00      	nop
 800cce6:	e7fd      	b.n	800cce4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cce8:	4b3e      	ldr	r3, [pc, #248]	@ (800cde4 <xPortStartScheduler+0x124>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4a3f      	ldr	r2, [pc, #252]	@ (800cdec <xPortStartScheduler+0x12c>)
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d10b      	bne.n	800cd0a <xPortStartScheduler+0x4a>
	__asm volatile
 800ccf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	613b      	str	r3, [r7, #16]
}
 800cd04:	bf00      	nop
 800cd06:	bf00      	nop
 800cd08:	e7fd      	b.n	800cd06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd0a:	4b39      	ldr	r3, [pc, #228]	@ (800cdf0 <xPortStartScheduler+0x130>)
 800cd0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	b2db      	uxtb	r3, r3
 800cd14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	22ff      	movs	r2, #255	@ 0xff
 800cd1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	b2db      	uxtb	r3, r3
 800cd22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd24:	78fb      	ldrb	r3, [r7, #3]
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cd2c:	b2da      	uxtb	r2, r3
 800cd2e:	4b31      	ldr	r3, [pc, #196]	@ (800cdf4 <xPortStartScheduler+0x134>)
 800cd30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd32:	4b31      	ldr	r3, [pc, #196]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd34:	2207      	movs	r2, #7
 800cd36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd38:	e009      	b.n	800cd4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cd3a:	4b2f      	ldr	r3, [pc, #188]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	3b01      	subs	r3, #1
 800cd40:	4a2d      	ldr	r2, [pc, #180]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd44:	78fb      	ldrb	r3, [r7, #3]
 800cd46:	b2db      	uxtb	r3, r3
 800cd48:	005b      	lsls	r3, r3, #1
 800cd4a:	b2db      	uxtb	r3, r3
 800cd4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd4e:	78fb      	ldrb	r3, [r7, #3]
 800cd50:	b2db      	uxtb	r3, r3
 800cd52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd56:	2b80      	cmp	r3, #128	@ 0x80
 800cd58:	d0ef      	beq.n	800cd3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd5a:	4b27      	ldr	r3, [pc, #156]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f1c3 0307 	rsb	r3, r3, #7
 800cd62:	2b04      	cmp	r3, #4
 800cd64:	d00b      	beq.n	800cd7e <xPortStartScheduler+0xbe>
	__asm volatile
 800cd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd6a:	f383 8811 	msr	BASEPRI, r3
 800cd6e:	f3bf 8f6f 	isb	sy
 800cd72:	f3bf 8f4f 	dsb	sy
 800cd76:	60bb      	str	r3, [r7, #8]
}
 800cd78:	bf00      	nop
 800cd7a:	bf00      	nop
 800cd7c:	e7fd      	b.n	800cd7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd7e:	4b1e      	ldr	r3, [pc, #120]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	021b      	lsls	r3, r3, #8
 800cd84:	4a1c      	ldr	r2, [pc, #112]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd88:	4b1b      	ldr	r3, [pc, #108]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cd90:	4a19      	ldr	r2, [pc, #100]	@ (800cdf8 <xPortStartScheduler+0x138>)
 800cd92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	b2da      	uxtb	r2, r3
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd9c:	4b17      	ldr	r3, [pc, #92]	@ (800cdfc <xPortStartScheduler+0x13c>)
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	4a16      	ldr	r2, [pc, #88]	@ (800cdfc <xPortStartScheduler+0x13c>)
 800cda2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cda6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cda8:	4b14      	ldr	r3, [pc, #80]	@ (800cdfc <xPortStartScheduler+0x13c>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	4a13      	ldr	r2, [pc, #76]	@ (800cdfc <xPortStartScheduler+0x13c>)
 800cdae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cdb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cdb4:	f000 f8da 	bl	800cf6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cdb8:	4b11      	ldr	r3, [pc, #68]	@ (800ce00 <xPortStartScheduler+0x140>)
 800cdba:	2200      	movs	r2, #0
 800cdbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdbe:	f000 f8f9 	bl	800cfb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdc2:	4b10      	ldr	r3, [pc, #64]	@ (800ce04 <xPortStartScheduler+0x144>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a0f      	ldr	r2, [pc, #60]	@ (800ce04 <xPortStartScheduler+0x144>)
 800cdc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cdcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cdce:	f7ff ff63 	bl	800cc98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cdd2:	f7fe ff1d 	bl	800bc10 <vTaskSwitchContext>
	prvTaskExitError();
 800cdd6:	f7ff ff19 	bl	800cc0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cdda:	2300      	movs	r3, #0
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3718      	adds	r7, #24
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	e000ed00 	.word	0xe000ed00
 800cde8:	410fc271 	.word	0x410fc271
 800cdec:	410fc270 	.word	0x410fc270
 800cdf0:	e000e400 	.word	0xe000e400
 800cdf4:	20002c60 	.word	0x20002c60
 800cdf8:	20002c64 	.word	0x20002c64
 800cdfc:	e000ed20 	.word	0xe000ed20
 800ce00:	2000011c 	.word	0x2000011c
 800ce04:	e000ef34 	.word	0xe000ef34

0800ce08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce08:	b480      	push	{r7}
 800ce0a:	b083      	sub	sp, #12
 800ce0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce12:	f383 8811 	msr	BASEPRI, r3
 800ce16:	f3bf 8f6f 	isb	sy
 800ce1a:	f3bf 8f4f 	dsb	sy
 800ce1e:	607b      	str	r3, [r7, #4]
}
 800ce20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce22:	4b10      	ldr	r3, [pc, #64]	@ (800ce64 <vPortEnterCritical+0x5c>)
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	3301      	adds	r3, #1
 800ce28:	4a0e      	ldr	r2, [pc, #56]	@ (800ce64 <vPortEnterCritical+0x5c>)
 800ce2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ce64 <vPortEnterCritical+0x5c>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b01      	cmp	r3, #1
 800ce32:	d110      	bne.n	800ce56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce34:	4b0c      	ldr	r3, [pc, #48]	@ (800ce68 <vPortEnterCritical+0x60>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	b2db      	uxtb	r3, r3
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d00b      	beq.n	800ce56 <vPortEnterCritical+0x4e>
	__asm volatile
 800ce3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce42:	f383 8811 	msr	BASEPRI, r3
 800ce46:	f3bf 8f6f 	isb	sy
 800ce4a:	f3bf 8f4f 	dsb	sy
 800ce4e:	603b      	str	r3, [r7, #0]
}
 800ce50:	bf00      	nop
 800ce52:	bf00      	nop
 800ce54:	e7fd      	b.n	800ce52 <vPortEnterCritical+0x4a>
	}
}
 800ce56:	bf00      	nop
 800ce58:	370c      	adds	r7, #12
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce60:	4770      	bx	lr
 800ce62:	bf00      	nop
 800ce64:	2000011c 	.word	0x2000011c
 800ce68:	e000ed04 	.word	0xe000ed04

0800ce6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b083      	sub	sp, #12
 800ce70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce72:	4b12      	ldr	r3, [pc, #72]	@ (800cebc <vPortExitCritical+0x50>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d10b      	bne.n	800ce92 <vPortExitCritical+0x26>
	__asm volatile
 800ce7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7e:	f383 8811 	msr	BASEPRI, r3
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	607b      	str	r3, [r7, #4]
}
 800ce8c:	bf00      	nop
 800ce8e:	bf00      	nop
 800ce90:	e7fd      	b.n	800ce8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce92:	4b0a      	ldr	r3, [pc, #40]	@ (800cebc <vPortExitCritical+0x50>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	3b01      	subs	r3, #1
 800ce98:	4a08      	ldr	r2, [pc, #32]	@ (800cebc <vPortExitCritical+0x50>)
 800ce9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce9c:	4b07      	ldr	r3, [pc, #28]	@ (800cebc <vPortExitCritical+0x50>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d105      	bne.n	800ceb0 <vPortExitCritical+0x44>
 800cea4:	2300      	movs	r3, #0
 800cea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	f383 8811 	msr	BASEPRI, r3
}
 800ceae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ceb0:	bf00      	nop
 800ceb2:	370c      	adds	r7, #12
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceba:	4770      	bx	lr
 800cebc:	2000011c 	.word	0x2000011c

0800cec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cec0:	f3ef 8009 	mrs	r0, PSP
 800cec4:	f3bf 8f6f 	isb	sy
 800cec8:	4b15      	ldr	r3, [pc, #84]	@ (800cf20 <pxCurrentTCBConst>)
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	f01e 0f10 	tst.w	lr, #16
 800ced0:	bf08      	it	eq
 800ced2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ced6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceda:	6010      	str	r0, [r2, #0]
 800cedc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cee0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cee4:	f380 8811 	msr	BASEPRI, r0
 800cee8:	f3bf 8f4f 	dsb	sy
 800ceec:	f3bf 8f6f 	isb	sy
 800cef0:	f7fe fe8e 	bl	800bc10 <vTaskSwitchContext>
 800cef4:	f04f 0000 	mov.w	r0, #0
 800cef8:	f380 8811 	msr	BASEPRI, r0
 800cefc:	bc09      	pop	{r0, r3}
 800cefe:	6819      	ldr	r1, [r3, #0]
 800cf00:	6808      	ldr	r0, [r1, #0]
 800cf02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf06:	f01e 0f10 	tst.w	lr, #16
 800cf0a:	bf08      	it	eq
 800cf0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf10:	f380 8809 	msr	PSP, r0
 800cf14:	f3bf 8f6f 	isb	sy
 800cf18:	4770      	bx	lr
 800cf1a:	bf00      	nop
 800cf1c:	f3af 8000 	nop.w

0800cf20 <pxCurrentTCBConst>:
 800cf20:	20002634 	.word	0x20002634
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf24:	bf00      	nop
 800cf26:	bf00      	nop

0800cf28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b082      	sub	sp, #8
 800cf2c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf32:	f383 8811 	msr	BASEPRI, r3
 800cf36:	f3bf 8f6f 	isb	sy
 800cf3a:	f3bf 8f4f 	dsb	sy
 800cf3e:	607b      	str	r3, [r7, #4]
}
 800cf40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf42:	f7fe fdab 	bl	800ba9c <xTaskIncrementTick>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d003      	beq.n	800cf54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf4c:	4b06      	ldr	r3, [pc, #24]	@ (800cf68 <xPortSysTickHandler+0x40>)
 800cf4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf52:	601a      	str	r2, [r3, #0]
 800cf54:	2300      	movs	r3, #0
 800cf56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	f383 8811 	msr	BASEPRI, r3
}
 800cf5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf60:	bf00      	nop
 800cf62:	3708      	adds	r7, #8
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	e000ed04 	.word	0xe000ed04

0800cf6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf70:	4b0b      	ldr	r3, [pc, #44]	@ (800cfa0 <vPortSetupTimerInterrupt+0x34>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf76:	4b0b      	ldr	r3, [pc, #44]	@ (800cfa4 <vPortSetupTimerInterrupt+0x38>)
 800cf78:	2200      	movs	r2, #0
 800cf7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf7c:	4b0a      	ldr	r3, [pc, #40]	@ (800cfa8 <vPortSetupTimerInterrupt+0x3c>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	4a0a      	ldr	r2, [pc, #40]	@ (800cfac <vPortSetupTimerInterrupt+0x40>)
 800cf82:	fba2 2303 	umull	r2, r3, r2, r3
 800cf86:	099b      	lsrs	r3, r3, #6
 800cf88:	4a09      	ldr	r2, [pc, #36]	@ (800cfb0 <vPortSetupTimerInterrupt+0x44>)
 800cf8a:	3b01      	subs	r3, #1
 800cf8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf8e:	4b04      	ldr	r3, [pc, #16]	@ (800cfa0 <vPortSetupTimerInterrupt+0x34>)
 800cf90:	2207      	movs	r2, #7
 800cf92:	601a      	str	r2, [r3, #0]
}
 800cf94:	bf00      	nop
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr
 800cf9e:	bf00      	nop
 800cfa0:	e000e010 	.word	0xe000e010
 800cfa4:	e000e018 	.word	0xe000e018
 800cfa8:	20000000 	.word	0x20000000
 800cfac:	10624dd3 	.word	0x10624dd3
 800cfb0:	e000e014 	.word	0xe000e014

0800cfb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cfc4 <vPortEnableVFP+0x10>
 800cfb8:	6801      	ldr	r1, [r0, #0]
 800cfba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cfbe:	6001      	str	r1, [r0, #0]
 800cfc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cfc2:	bf00      	nop
 800cfc4:	e000ed88 	.word	0xe000ed88

0800cfc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cfc8:	b480      	push	{r7}
 800cfca:	b085      	sub	sp, #20
 800cfcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cfce:	f3ef 8305 	mrs	r3, IPSR
 800cfd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	2b0f      	cmp	r3, #15
 800cfd8:	d915      	bls.n	800d006 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cfda:	4a18      	ldr	r2, [pc, #96]	@ (800d03c <vPortValidateInterruptPriority+0x74>)
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	4413      	add	r3, r2
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cfe4:	4b16      	ldr	r3, [pc, #88]	@ (800d040 <vPortValidateInterruptPriority+0x78>)
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	7afa      	ldrb	r2, [r7, #11]
 800cfea:	429a      	cmp	r2, r3
 800cfec:	d20b      	bcs.n	800d006 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cfee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff2:	f383 8811 	msr	BASEPRI, r3
 800cff6:	f3bf 8f6f 	isb	sy
 800cffa:	f3bf 8f4f 	dsb	sy
 800cffe:	607b      	str	r3, [r7, #4]
}
 800d000:	bf00      	nop
 800d002:	bf00      	nop
 800d004:	e7fd      	b.n	800d002 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d006:	4b0f      	ldr	r3, [pc, #60]	@ (800d044 <vPortValidateInterruptPriority+0x7c>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d00e:	4b0e      	ldr	r3, [pc, #56]	@ (800d048 <vPortValidateInterruptPriority+0x80>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	429a      	cmp	r2, r3
 800d014:	d90b      	bls.n	800d02e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	603b      	str	r3, [r7, #0]
}
 800d028:	bf00      	nop
 800d02a:	bf00      	nop
 800d02c:	e7fd      	b.n	800d02a <vPortValidateInterruptPriority+0x62>
	}
 800d02e:	bf00      	nop
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	e000e3f0 	.word	0xe000e3f0
 800d040:	20002c60 	.word	0x20002c60
 800d044:	e000ed0c 	.word	0xe000ed0c
 800d048:	20002c64 	.word	0x20002c64

0800d04c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b08a      	sub	sp, #40	@ 0x28
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d054:	2300      	movs	r3, #0
 800d056:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d058:	f7fe fc64 	bl	800b924 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d05c:	4b5c      	ldr	r3, [pc, #368]	@ (800d1d0 <pvPortMalloc+0x184>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d101      	bne.n	800d068 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d064:	f000 f924 	bl	800d2b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d068:	4b5a      	ldr	r3, [pc, #360]	@ (800d1d4 <pvPortMalloc+0x188>)
 800d06a:	681a      	ldr	r2, [r3, #0]
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4013      	ands	r3, r2
 800d070:	2b00      	cmp	r3, #0
 800d072:	f040 8095 	bne.w	800d1a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d01e      	beq.n	800d0ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d07c:	2208      	movs	r2, #8
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4413      	add	r3, r2
 800d082:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f003 0307 	and.w	r3, r3, #7
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d015      	beq.n	800d0ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f023 0307 	bic.w	r3, r3, #7
 800d094:	3308      	adds	r3, #8
 800d096:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f003 0307 	and.w	r3, r3, #7
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d00b      	beq.n	800d0ba <pvPortMalloc+0x6e>
	__asm volatile
 800d0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0a6:	f383 8811 	msr	BASEPRI, r3
 800d0aa:	f3bf 8f6f 	isb	sy
 800d0ae:	f3bf 8f4f 	dsb	sy
 800d0b2:	617b      	str	r3, [r7, #20]
}
 800d0b4:	bf00      	nop
 800d0b6:	bf00      	nop
 800d0b8:	e7fd      	b.n	800d0b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d06f      	beq.n	800d1a0 <pvPortMalloc+0x154>
 800d0c0:	4b45      	ldr	r3, [pc, #276]	@ (800d1d8 <pvPortMalloc+0x18c>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	687a      	ldr	r2, [r7, #4]
 800d0c6:	429a      	cmp	r2, r3
 800d0c8:	d86a      	bhi.n	800d1a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0ca:	4b44      	ldr	r3, [pc, #272]	@ (800d1dc <pvPortMalloc+0x190>)
 800d0cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0ce:	4b43      	ldr	r3, [pc, #268]	@ (800d1dc <pvPortMalloc+0x190>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0d4:	e004      	b.n	800d0e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	687a      	ldr	r2, [r7, #4]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d903      	bls.n	800d0f2 <pvPortMalloc+0xa6>
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d1f1      	bne.n	800d0d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d0f2:	4b37      	ldr	r3, [pc, #220]	@ (800d1d0 <pvPortMalloc+0x184>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d051      	beq.n	800d1a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d0fc:	6a3b      	ldr	r3, [r7, #32]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	2208      	movs	r2, #8
 800d102:	4413      	add	r3, r2
 800d104:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	6a3b      	ldr	r3, [r7, #32]
 800d10c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d110:	685a      	ldr	r2, [r3, #4]
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	1ad2      	subs	r2, r2, r3
 800d116:	2308      	movs	r3, #8
 800d118:	005b      	lsls	r3, r3, #1
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d920      	bls.n	800d160 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	4413      	add	r3, r2
 800d124:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d126:	69bb      	ldr	r3, [r7, #24]
 800d128:	f003 0307 	and.w	r3, r3, #7
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d00b      	beq.n	800d148 <pvPortMalloc+0xfc>
	__asm volatile
 800d130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d134:	f383 8811 	msr	BASEPRI, r3
 800d138:	f3bf 8f6f 	isb	sy
 800d13c:	f3bf 8f4f 	dsb	sy
 800d140:	613b      	str	r3, [r7, #16]
}
 800d142:	bf00      	nop
 800d144:	bf00      	nop
 800d146:	e7fd      	b.n	800d144 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d14a:	685a      	ldr	r2, [r3, #4]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	1ad2      	subs	r2, r2, r3
 800d150:	69bb      	ldr	r3, [r7, #24]
 800d152:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d156:	687a      	ldr	r2, [r7, #4]
 800d158:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d15a:	69b8      	ldr	r0, [r7, #24]
 800d15c:	f000 f90a 	bl	800d374 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d160:	4b1d      	ldr	r3, [pc, #116]	@ (800d1d8 <pvPortMalloc+0x18c>)
 800d162:	681a      	ldr	r2, [r3, #0]
 800d164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d166:	685b      	ldr	r3, [r3, #4]
 800d168:	1ad3      	subs	r3, r2, r3
 800d16a:	4a1b      	ldr	r2, [pc, #108]	@ (800d1d8 <pvPortMalloc+0x18c>)
 800d16c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d16e:	4b1a      	ldr	r3, [pc, #104]	@ (800d1d8 <pvPortMalloc+0x18c>)
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	4b1b      	ldr	r3, [pc, #108]	@ (800d1e0 <pvPortMalloc+0x194>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	429a      	cmp	r2, r3
 800d178:	d203      	bcs.n	800d182 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d17a:	4b17      	ldr	r3, [pc, #92]	@ (800d1d8 <pvPortMalloc+0x18c>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	4a18      	ldr	r2, [pc, #96]	@ (800d1e0 <pvPortMalloc+0x194>)
 800d180:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d184:	685a      	ldr	r2, [r3, #4]
 800d186:	4b13      	ldr	r3, [pc, #76]	@ (800d1d4 <pvPortMalloc+0x188>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	431a      	orrs	r2, r3
 800d18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d18e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d192:	2200      	movs	r2, #0
 800d194:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d196:	4b13      	ldr	r3, [pc, #76]	@ (800d1e4 <pvPortMalloc+0x198>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	3301      	adds	r3, #1
 800d19c:	4a11      	ldr	r2, [pc, #68]	@ (800d1e4 <pvPortMalloc+0x198>)
 800d19e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1a0:	f7fe fbce 	bl	800b940 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1a4:	69fb      	ldr	r3, [r7, #28]
 800d1a6:	f003 0307 	and.w	r3, r3, #7
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d00b      	beq.n	800d1c6 <pvPortMalloc+0x17a>
	__asm volatile
 800d1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	60fb      	str	r3, [r7, #12]
}
 800d1c0:	bf00      	nop
 800d1c2:	bf00      	nop
 800d1c4:	e7fd      	b.n	800d1c2 <pvPortMalloc+0x176>
	return pvReturn;
 800d1c6:	69fb      	ldr	r3, [r7, #28]
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3728      	adds	r7, #40	@ 0x28
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	20008a30 	.word	0x20008a30
 800d1d4:	20008a44 	.word	0x20008a44
 800d1d8:	20008a34 	.word	0x20008a34
 800d1dc:	20008a28 	.word	0x20008a28
 800d1e0:	20008a38 	.word	0x20008a38
 800d1e4:	20008a3c 	.word	0x20008a3c

0800d1e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b086      	sub	sp, #24
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d04f      	beq.n	800d29a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d1fa:	2308      	movs	r3, #8
 800d1fc:	425b      	negs	r3, r3
 800d1fe:	697a      	ldr	r2, [r7, #20]
 800d200:	4413      	add	r3, r2
 800d202:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	685a      	ldr	r2, [r3, #4]
 800d20c:	4b25      	ldr	r3, [pc, #148]	@ (800d2a4 <vPortFree+0xbc>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4013      	ands	r3, r2
 800d212:	2b00      	cmp	r3, #0
 800d214:	d10b      	bne.n	800d22e <vPortFree+0x46>
	__asm volatile
 800d216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d21a:	f383 8811 	msr	BASEPRI, r3
 800d21e:	f3bf 8f6f 	isb	sy
 800d222:	f3bf 8f4f 	dsb	sy
 800d226:	60fb      	str	r3, [r7, #12]
}
 800d228:	bf00      	nop
 800d22a:	bf00      	nop
 800d22c:	e7fd      	b.n	800d22a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00b      	beq.n	800d24e <vPortFree+0x66>
	__asm volatile
 800d236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d23a:	f383 8811 	msr	BASEPRI, r3
 800d23e:	f3bf 8f6f 	isb	sy
 800d242:	f3bf 8f4f 	dsb	sy
 800d246:	60bb      	str	r3, [r7, #8]
}
 800d248:	bf00      	nop
 800d24a:	bf00      	nop
 800d24c:	e7fd      	b.n	800d24a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d24e:	693b      	ldr	r3, [r7, #16]
 800d250:	685a      	ldr	r2, [r3, #4]
 800d252:	4b14      	ldr	r3, [pc, #80]	@ (800d2a4 <vPortFree+0xbc>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	4013      	ands	r3, r2
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d01e      	beq.n	800d29a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d11a      	bne.n	800d29a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	685a      	ldr	r2, [r3, #4]
 800d268:	4b0e      	ldr	r3, [pc, #56]	@ (800d2a4 <vPortFree+0xbc>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	43db      	mvns	r3, r3
 800d26e:	401a      	ands	r2, r3
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d274:	f7fe fb56 	bl	800b924 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	685a      	ldr	r2, [r3, #4]
 800d27c:	4b0a      	ldr	r3, [pc, #40]	@ (800d2a8 <vPortFree+0xc0>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	4413      	add	r3, r2
 800d282:	4a09      	ldr	r2, [pc, #36]	@ (800d2a8 <vPortFree+0xc0>)
 800d284:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d286:	6938      	ldr	r0, [r7, #16]
 800d288:	f000 f874 	bl	800d374 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d28c:	4b07      	ldr	r3, [pc, #28]	@ (800d2ac <vPortFree+0xc4>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	3301      	adds	r3, #1
 800d292:	4a06      	ldr	r2, [pc, #24]	@ (800d2ac <vPortFree+0xc4>)
 800d294:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d296:	f7fe fb53 	bl	800b940 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d29a:	bf00      	nop
 800d29c:	3718      	adds	r7, #24
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	20008a44 	.word	0x20008a44
 800d2a8:	20008a34 	.word	0x20008a34
 800d2ac:	20008a40 	.word	0x20008a40

0800d2b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b085      	sub	sp, #20
 800d2b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2b6:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 800d2ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2bc:	4b27      	ldr	r3, [pc, #156]	@ (800d35c <prvHeapInit+0xac>)
 800d2be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	f003 0307 	and.w	r3, r3, #7
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d00c      	beq.n	800d2e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	3307      	adds	r3, #7
 800d2ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f023 0307 	bic.w	r3, r3, #7
 800d2d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2d8:	68ba      	ldr	r2, [r7, #8]
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	1ad3      	subs	r3, r2, r3
 800d2de:	4a1f      	ldr	r2, [pc, #124]	@ (800d35c <prvHeapInit+0xac>)
 800d2e0:	4413      	add	r3, r2
 800d2e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d360 <prvHeapInit+0xb0>)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2ee:	4b1c      	ldr	r3, [pc, #112]	@ (800d360 <prvHeapInit+0xb0>)
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	68ba      	ldr	r2, [r7, #8]
 800d2f8:	4413      	add	r3, r2
 800d2fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d2fc:	2208      	movs	r2, #8
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	1a9b      	subs	r3, r3, r2
 800d302:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	f023 0307 	bic.w	r3, r3, #7
 800d30a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	4a15      	ldr	r2, [pc, #84]	@ (800d364 <prvHeapInit+0xb4>)
 800d310:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d312:	4b14      	ldr	r3, [pc, #80]	@ (800d364 <prvHeapInit+0xb4>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2200      	movs	r2, #0
 800d318:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d31a:	4b12      	ldr	r3, [pc, #72]	@ (800d364 <prvHeapInit+0xb4>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2200      	movs	r2, #0
 800d320:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	68fa      	ldr	r2, [r7, #12]
 800d32a:	1ad2      	subs	r2, r2, r3
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d330:	4b0c      	ldr	r3, [pc, #48]	@ (800d364 <prvHeapInit+0xb4>)
 800d332:	681a      	ldr	r2, [r3, #0]
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	4a0a      	ldr	r2, [pc, #40]	@ (800d368 <prvHeapInit+0xb8>)
 800d33e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	685b      	ldr	r3, [r3, #4]
 800d344:	4a09      	ldr	r2, [pc, #36]	@ (800d36c <prvHeapInit+0xbc>)
 800d346:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d348:	4b09      	ldr	r3, [pc, #36]	@ (800d370 <prvHeapInit+0xc0>)
 800d34a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d34e:	601a      	str	r2, [r3, #0]
}
 800d350:	bf00      	nop
 800d352:	3714      	adds	r7, #20
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr
 800d35c:	20002c68 	.word	0x20002c68
 800d360:	20008a28 	.word	0x20008a28
 800d364:	20008a30 	.word	0x20008a30
 800d368:	20008a38 	.word	0x20008a38
 800d36c:	20008a34 	.word	0x20008a34
 800d370:	20008a44 	.word	0x20008a44

0800d374 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d374:	b480      	push	{r7}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d37c:	4b28      	ldr	r3, [pc, #160]	@ (800d420 <prvInsertBlockIntoFreeList+0xac>)
 800d37e:	60fb      	str	r3, [r7, #12]
 800d380:	e002      	b.n	800d388 <prvInsertBlockIntoFreeList+0x14>
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	60fb      	str	r3, [r7, #12]
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	429a      	cmp	r2, r3
 800d390:	d8f7      	bhi.n	800d382 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	685b      	ldr	r3, [r3, #4]
 800d39a:	68ba      	ldr	r2, [r7, #8]
 800d39c:	4413      	add	r3, r2
 800d39e:	687a      	ldr	r2, [r7, #4]
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d108      	bne.n	800d3b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	685a      	ldr	r2, [r3, #4]
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	685b      	ldr	r3, [r3, #4]
 800d3ac:	441a      	add	r2, r3
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	685b      	ldr	r3, [r3, #4]
 800d3be:	68ba      	ldr	r2, [r7, #8]
 800d3c0:	441a      	add	r2, r3
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	429a      	cmp	r2, r3
 800d3c8:	d118      	bne.n	800d3fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	4b15      	ldr	r3, [pc, #84]	@ (800d424 <prvInsertBlockIntoFreeList+0xb0>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	d00d      	beq.n	800d3f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	685a      	ldr	r2, [r3, #4]
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	441a      	add	r2, r3
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	601a      	str	r2, [r3, #0]
 800d3f0:	e008      	b.n	800d404 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3f2:	4b0c      	ldr	r3, [pc, #48]	@ (800d424 <prvInsertBlockIntoFreeList+0xb0>)
 800d3f4:	681a      	ldr	r2, [r3, #0]
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	601a      	str	r2, [r3, #0]
 800d3fa:	e003      	b.n	800d404 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	681a      	ldr	r2, [r3, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d404:	68fa      	ldr	r2, [r7, #12]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	429a      	cmp	r2, r3
 800d40a:	d002      	beq.n	800d412 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	687a      	ldr	r2, [r7, #4]
 800d410:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d412:	bf00      	nop
 800d414:	3714      	adds	r7, #20
 800d416:	46bd      	mov	sp, r7
 800d418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41c:	4770      	bx	lr
 800d41e:	bf00      	nop
 800d420:	20008a28 	.word	0x20008a28
 800d424:	20008a30 	.word	0x20008a30

0800d428 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d42c:	2200      	movs	r2, #0
 800d42e:	4912      	ldr	r1, [pc, #72]	@ (800d478 <MX_USB_Device_Init+0x50>)
 800d430:	4812      	ldr	r0, [pc, #72]	@ (800d47c <MX_USB_Device_Init+0x54>)
 800d432:	f7fb fca9 	bl	8008d88 <USBD_Init>
 800d436:	4603      	mov	r3, r0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d001      	beq.n	800d440 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d43c:	f7f3 fe40 	bl	80010c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d440:	490f      	ldr	r1, [pc, #60]	@ (800d480 <MX_USB_Device_Init+0x58>)
 800d442:	480e      	ldr	r0, [pc, #56]	@ (800d47c <MX_USB_Device_Init+0x54>)
 800d444:	f7fb fcd0 	bl	8008de8 <USBD_RegisterClass>
 800d448:	4603      	mov	r3, r0
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d001      	beq.n	800d452 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d44e:	f7f3 fe37 	bl	80010c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d452:	490c      	ldr	r1, [pc, #48]	@ (800d484 <MX_USB_Device_Init+0x5c>)
 800d454:	4809      	ldr	r0, [pc, #36]	@ (800d47c <MX_USB_Device_Init+0x54>)
 800d456:	f7fb fbf1 	bl	8008c3c <USBD_CDC_RegisterInterface>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d001      	beq.n	800d464 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d460:	f7f3 fe2e 	bl	80010c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d464:	4805      	ldr	r0, [pc, #20]	@ (800d47c <MX_USB_Device_Init+0x54>)
 800d466:	f7fb fce6 	bl	8008e36 <USBD_Start>
 800d46a:	4603      	mov	r3, r0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d001      	beq.n	800d474 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d470:	f7f3 fe26 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d474:	bf00      	nop
 800d476:	bd80      	pop	{r7, pc}
 800d478:	20000134 	.word	0x20000134
 800d47c:	20008a48 	.word	0x20008a48
 800d480:	20000018 	.word	0x20000018
 800d484:	20000120 	.word	0x20000120

0800d488 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d48c:	2200      	movs	r2, #0
 800d48e:	4905      	ldr	r1, [pc, #20]	@ (800d4a4 <CDC_Init_FS+0x1c>)
 800d490:	4805      	ldr	r0, [pc, #20]	@ (800d4a8 <CDC_Init_FS+0x20>)
 800d492:	f7fb fbe8 	bl	8008c66 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d496:	4905      	ldr	r1, [pc, #20]	@ (800d4ac <CDC_Init_FS+0x24>)
 800d498:	4803      	ldr	r0, [pc, #12]	@ (800d4a8 <CDC_Init_FS+0x20>)
 800d49a:	f7fb fc02 	bl	8008ca2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d49e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	bd80      	pop	{r7, pc}
 800d4a4:	20009518 	.word	0x20009518
 800d4a8:	20008a48 	.word	0x20008a48
 800d4ac:	20008d18 	.word	0x20008d18

0800d4b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d4b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr

0800d4c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b083      	sub	sp, #12
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	6039      	str	r1, [r7, #0]
 800d4ca:	71fb      	strb	r3, [r7, #7]
 800d4cc:	4613      	mov	r3, r2
 800d4ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d4d0:	79fb      	ldrb	r3, [r7, #7]
 800d4d2:	2b23      	cmp	r3, #35	@ 0x23
 800d4d4:	d84a      	bhi.n	800d56c <CDC_Control_FS+0xac>
 800d4d6:	a201      	add	r2, pc, #4	@ (adr r2, 800d4dc <CDC_Control_FS+0x1c>)
 800d4d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4dc:	0800d56d 	.word	0x0800d56d
 800d4e0:	0800d56d 	.word	0x0800d56d
 800d4e4:	0800d56d 	.word	0x0800d56d
 800d4e8:	0800d56d 	.word	0x0800d56d
 800d4ec:	0800d56d 	.word	0x0800d56d
 800d4f0:	0800d56d 	.word	0x0800d56d
 800d4f4:	0800d56d 	.word	0x0800d56d
 800d4f8:	0800d56d 	.word	0x0800d56d
 800d4fc:	0800d56d 	.word	0x0800d56d
 800d500:	0800d56d 	.word	0x0800d56d
 800d504:	0800d56d 	.word	0x0800d56d
 800d508:	0800d56d 	.word	0x0800d56d
 800d50c:	0800d56d 	.word	0x0800d56d
 800d510:	0800d56d 	.word	0x0800d56d
 800d514:	0800d56d 	.word	0x0800d56d
 800d518:	0800d56d 	.word	0x0800d56d
 800d51c:	0800d56d 	.word	0x0800d56d
 800d520:	0800d56d 	.word	0x0800d56d
 800d524:	0800d56d 	.word	0x0800d56d
 800d528:	0800d56d 	.word	0x0800d56d
 800d52c:	0800d56d 	.word	0x0800d56d
 800d530:	0800d56d 	.word	0x0800d56d
 800d534:	0800d56d 	.word	0x0800d56d
 800d538:	0800d56d 	.word	0x0800d56d
 800d53c:	0800d56d 	.word	0x0800d56d
 800d540:	0800d56d 	.word	0x0800d56d
 800d544:	0800d56d 	.word	0x0800d56d
 800d548:	0800d56d 	.word	0x0800d56d
 800d54c:	0800d56d 	.word	0x0800d56d
 800d550:	0800d56d 	.word	0x0800d56d
 800d554:	0800d56d 	.word	0x0800d56d
 800d558:	0800d56d 	.word	0x0800d56d
 800d55c:	0800d56d 	.word	0x0800d56d
 800d560:	0800d56d 	.word	0x0800d56d
 800d564:	0800d56d 	.word	0x0800d56d
 800d568:	0800d56d 	.word	0x0800d56d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d56c:	bf00      	nop
  }

  return (USBD_OK);
 800d56e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d570:	4618      	mov	r0, r3
 800d572:	370c      	adds	r7, #12
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b082      	sub	sp, #8
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
 800d584:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d586:	6879      	ldr	r1, [r7, #4]
 800d588:	4805      	ldr	r0, [pc, #20]	@ (800d5a0 <CDC_Receive_FS+0x24>)
 800d58a:	f7fb fb8a 	bl	8008ca2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d58e:	4804      	ldr	r0, [pc, #16]	@ (800d5a0 <CDC_Receive_FS+0x24>)
 800d590:	f7fb fbd0 	bl	8008d34 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d594:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d596:	4618      	mov	r0, r3
 800d598:	3708      	adds	r7, #8
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	20008a48 	.word	0x20008a48

0800d5a4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b084      	sub	sp, #16
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d5b4:	4b0d      	ldr	r3, [pc, #52]	@ (800d5ec <CDC_Transmit_FS+0x48>)
 800d5b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d5ba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d001      	beq.n	800d5ca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	e00b      	b.n	800d5e2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d5ca:	887b      	ldrh	r3, [r7, #2]
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	6879      	ldr	r1, [r7, #4]
 800d5d0:	4806      	ldr	r0, [pc, #24]	@ (800d5ec <CDC_Transmit_FS+0x48>)
 800d5d2:	f7fb fb48 	bl	8008c66 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d5d6:	4805      	ldr	r0, [pc, #20]	@ (800d5ec <CDC_Transmit_FS+0x48>)
 800d5d8:	f7fb fb7c 	bl	8008cd4 <USBD_CDC_TransmitPacket>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d5e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3710      	adds	r7, #16
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
 800d5ea:	bf00      	nop
 800d5ec:	20008a48 	.word	0x20008a48

0800d5f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	b087      	sub	sp, #28
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	60f8      	str	r0, [r7, #12]
 800d5f8:	60b9      	str	r1, [r7, #8]
 800d5fa:	4613      	mov	r3, r2
 800d5fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d5fe:	2300      	movs	r3, #0
 800d600:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d602:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d606:	4618      	mov	r0, r3
 800d608:	371c      	adds	r7, #28
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
	...

0800d614 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d614:	b480      	push	{r7}
 800d616:	b083      	sub	sp, #12
 800d618:	af00      	add	r7, sp, #0
 800d61a:	4603      	mov	r3, r0
 800d61c:	6039      	str	r1, [r7, #0]
 800d61e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	2212      	movs	r2, #18
 800d624:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d626:	4b03      	ldr	r3, [pc, #12]	@ (800d634 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d628:	4618      	mov	r0, r3
 800d62a:	370c      	adds	r7, #12
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr
 800d634:	20000154 	.word	0x20000154

0800d638 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d638:	b480      	push	{r7}
 800d63a:	b083      	sub	sp, #12
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	4603      	mov	r3, r0
 800d640:	6039      	str	r1, [r7, #0]
 800d642:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	2204      	movs	r2, #4
 800d648:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d64a:	4b03      	ldr	r3, [pc, #12]	@ (800d658 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	370c      	adds	r7, #12
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr
 800d658:	20000168 	.word	0x20000168

0800d65c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	4603      	mov	r3, r0
 800d664:	6039      	str	r1, [r7, #0]
 800d666:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d668:	79fb      	ldrb	r3, [r7, #7]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d105      	bne.n	800d67a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d66e:	683a      	ldr	r2, [r7, #0]
 800d670:	4907      	ldr	r1, [pc, #28]	@ (800d690 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d672:	4808      	ldr	r0, [pc, #32]	@ (800d694 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d674:	f7fc fbc9 	bl	8009e0a <USBD_GetString>
 800d678:	e004      	b.n	800d684 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d67a:	683a      	ldr	r2, [r7, #0]
 800d67c:	4904      	ldr	r1, [pc, #16]	@ (800d690 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d67e:	4805      	ldr	r0, [pc, #20]	@ (800d694 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d680:	f7fc fbc3 	bl	8009e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d684:	4b02      	ldr	r3, [pc, #8]	@ (800d690 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d686:	4618      	mov	r0, r3
 800d688:	3708      	adds	r7, #8
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	20009d18 	.word	0x20009d18
 800d694:	0800eb5c 	.word	0x0800eb5c

0800d698 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b082      	sub	sp, #8
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	4603      	mov	r3, r0
 800d6a0:	6039      	str	r1, [r7, #0]
 800d6a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d6a4:	683a      	ldr	r2, [r7, #0]
 800d6a6:	4904      	ldr	r1, [pc, #16]	@ (800d6b8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d6a8:	4804      	ldr	r0, [pc, #16]	@ (800d6bc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d6aa:	f7fc fbae 	bl	8009e0a <USBD_GetString>
  return USBD_StrDesc;
 800d6ae:	4b02      	ldr	r3, [pc, #8]	@ (800d6b8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}
 800d6b8:	20009d18 	.word	0x20009d18
 800d6bc:	0800eb74 	.word	0x0800eb74

0800d6c0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b082      	sub	sp, #8
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	6039      	str	r1, [r7, #0]
 800d6ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	221a      	movs	r2, #26
 800d6d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d6d2:	f000 f843 	bl	800d75c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d6d6:	4b02      	ldr	r3, [pc, #8]	@ (800d6e0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	3708      	adds	r7, #8
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}
 800d6e0:	2000016c 	.word	0x2000016c

0800d6e4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	6039      	str	r1, [r7, #0]
 800d6ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d6f0:	79fb      	ldrb	r3, [r7, #7]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d105      	bne.n	800d702 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d6f6:	683a      	ldr	r2, [r7, #0]
 800d6f8:	4907      	ldr	r1, [pc, #28]	@ (800d718 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d6fa:	4808      	ldr	r0, [pc, #32]	@ (800d71c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d6fc:	f7fc fb85 	bl	8009e0a <USBD_GetString>
 800d700:	e004      	b.n	800d70c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	4904      	ldr	r1, [pc, #16]	@ (800d718 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d706:	4805      	ldr	r0, [pc, #20]	@ (800d71c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d708:	f7fc fb7f 	bl	8009e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d70c:	4b02      	ldr	r3, [pc, #8]	@ (800d718 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3708      	adds	r7, #8
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	20009d18 	.word	0x20009d18
 800d71c:	0800eb88 	.word	0x0800eb88

0800d720 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b082      	sub	sp, #8
 800d724:	af00      	add	r7, sp, #0
 800d726:	4603      	mov	r3, r0
 800d728:	6039      	str	r1, [r7, #0]
 800d72a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d72c:	79fb      	ldrb	r3, [r7, #7]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d105      	bne.n	800d73e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	4907      	ldr	r1, [pc, #28]	@ (800d754 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d736:	4808      	ldr	r0, [pc, #32]	@ (800d758 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d738:	f7fc fb67 	bl	8009e0a <USBD_GetString>
 800d73c:	e004      	b.n	800d748 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d73e:	683a      	ldr	r2, [r7, #0]
 800d740:	4904      	ldr	r1, [pc, #16]	@ (800d754 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d742:	4805      	ldr	r0, [pc, #20]	@ (800d758 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d744:	f7fc fb61 	bl	8009e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d748:	4b02      	ldr	r3, [pc, #8]	@ (800d754 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	20009d18 	.word	0x20009d18
 800d758:	0800eb94 	.word	0x0800eb94

0800d75c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b084      	sub	sp, #16
 800d760:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d762:	4b0f      	ldr	r3, [pc, #60]	@ (800d7a0 <Get_SerialNum+0x44>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d768:	4b0e      	ldr	r3, [pc, #56]	@ (800d7a4 <Get_SerialNum+0x48>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d76e:	4b0e      	ldr	r3, [pc, #56]	@ (800d7a8 <Get_SerialNum+0x4c>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d774:	68fa      	ldr	r2, [r7, #12]
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	4413      	add	r3, r2
 800d77a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d009      	beq.n	800d796 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d782:	2208      	movs	r2, #8
 800d784:	4909      	ldr	r1, [pc, #36]	@ (800d7ac <Get_SerialNum+0x50>)
 800d786:	68f8      	ldr	r0, [r7, #12]
 800d788:	f000 f814 	bl	800d7b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d78c:	2204      	movs	r2, #4
 800d78e:	4908      	ldr	r1, [pc, #32]	@ (800d7b0 <Get_SerialNum+0x54>)
 800d790:	68b8      	ldr	r0, [r7, #8]
 800d792:	f000 f80f 	bl	800d7b4 <IntToUnicode>
  }
}
 800d796:	bf00      	nop
 800d798:	3710      	adds	r7, #16
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	bf00      	nop
 800d7a0:	1fff7590 	.word	0x1fff7590
 800d7a4:	1fff7594 	.word	0x1fff7594
 800d7a8:	1fff7598 	.word	0x1fff7598
 800d7ac:	2000016e 	.word	0x2000016e
 800d7b0:	2000017e 	.word	0x2000017e

0800d7b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b087      	sub	sp, #28
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	60b9      	str	r1, [r7, #8]
 800d7be:	4613      	mov	r3, r2
 800d7c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	75fb      	strb	r3, [r7, #23]
 800d7ca:	e027      	b.n	800d81c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	0f1b      	lsrs	r3, r3, #28
 800d7d0:	2b09      	cmp	r3, #9
 800d7d2:	d80b      	bhi.n	800d7ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	0f1b      	lsrs	r3, r3, #28
 800d7d8:	b2da      	uxtb	r2, r3
 800d7da:	7dfb      	ldrb	r3, [r7, #23]
 800d7dc:	005b      	lsls	r3, r3, #1
 800d7de:	4619      	mov	r1, r3
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	440b      	add	r3, r1
 800d7e4:	3230      	adds	r2, #48	@ 0x30
 800d7e6:	b2d2      	uxtb	r2, r2
 800d7e8:	701a      	strb	r2, [r3, #0]
 800d7ea:	e00a      	b.n	800d802 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	0f1b      	lsrs	r3, r3, #28
 800d7f0:	b2da      	uxtb	r2, r3
 800d7f2:	7dfb      	ldrb	r3, [r7, #23]
 800d7f4:	005b      	lsls	r3, r3, #1
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	440b      	add	r3, r1
 800d7fc:	3237      	adds	r2, #55	@ 0x37
 800d7fe:	b2d2      	uxtb	r2, r2
 800d800:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	011b      	lsls	r3, r3, #4
 800d806:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d808:	7dfb      	ldrb	r3, [r7, #23]
 800d80a:	005b      	lsls	r3, r3, #1
 800d80c:	3301      	adds	r3, #1
 800d80e:	68ba      	ldr	r2, [r7, #8]
 800d810:	4413      	add	r3, r2
 800d812:	2200      	movs	r2, #0
 800d814:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d816:	7dfb      	ldrb	r3, [r7, #23]
 800d818:	3301      	adds	r3, #1
 800d81a:	75fb      	strb	r3, [r7, #23]
 800d81c:	7dfa      	ldrb	r2, [r7, #23]
 800d81e:	79fb      	ldrb	r3, [r7, #7]
 800d820:	429a      	cmp	r2, r3
 800d822:	d3d3      	bcc.n	800d7cc <IntToUnicode+0x18>
  }
}
 800d824:	bf00      	nop
 800d826:	bf00      	nop
 800d828:	371c      	adds	r7, #28
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr
	...

0800d834 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b098      	sub	sp, #96	@ 0x60
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d83c:	f107 0310 	add.w	r3, r7, #16
 800d840:	2250      	movs	r2, #80	@ 0x50
 800d842:	2100      	movs	r1, #0
 800d844:	4618      	mov	r0, r3
 800d846:	f000 fb3b 	bl	800dec0 <memset>
  if(pcdHandle->Instance==USB)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	4a15      	ldr	r2, [pc, #84]	@ (800d8a4 <HAL_PCD_MspInit+0x70>)
 800d850:	4293      	cmp	r3, r2
 800d852:	d122      	bne.n	800d89a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d854:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d858:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d85a:	2300      	movs	r3, #0
 800d85c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d85e:	f107 0310 	add.w	r3, r7, #16
 800d862:	4618      	mov	r0, r3
 800d864:	f7f7 fcf0 	bl	8005248 <HAL_RCCEx_PeriphCLKConfig>
 800d868:	4603      	mov	r3, r0
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d001      	beq.n	800d872 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d86e:	f7f3 fc27 	bl	80010c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d872:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a8 <HAL_PCD_MspInit+0x74>)
 800d874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d876:	4a0c      	ldr	r2, [pc, #48]	@ (800d8a8 <HAL_PCD_MspInit+0x74>)
 800d878:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d87c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d87e:	4b0a      	ldr	r3, [pc, #40]	@ (800d8a8 <HAL_PCD_MspInit+0x74>)
 800d880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d886:	60fb      	str	r3, [r7, #12]
 800d888:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 800d88a:	2200      	movs	r2, #0
 800d88c:	2105      	movs	r1, #5
 800d88e:	2014      	movs	r0, #20
 800d890:	f7f3 ff70 	bl	8001774 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d894:	2014      	movs	r0, #20
 800d896:	f7f3 ff87 	bl	80017a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d89a:	bf00      	nop
 800d89c:	3760      	adds	r7, #96	@ 0x60
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	40005c00 	.word	0x40005c00
 800d8a8:	40021000 	.word	0x40021000

0800d8ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b082      	sub	sp, #8
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	4610      	mov	r0, r2
 800d8c4:	f7fb fb02 	bl	8008ecc <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d8c8:	bf00      	nop
 800d8ca:	3708      	adds	r7, #8
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b082      	sub	sp, #8
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
 800d8d8:	460b      	mov	r3, r1
 800d8da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d8e2:	78fa      	ldrb	r2, [r7, #3]
 800d8e4:	6879      	ldr	r1, [r7, #4]
 800d8e6:	4613      	mov	r3, r2
 800d8e8:	009b      	lsls	r3, r3, #2
 800d8ea:	4413      	add	r3, r2
 800d8ec:	00db      	lsls	r3, r3, #3
 800d8ee:	440b      	add	r3, r1
 800d8f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d8f4:	681a      	ldr	r2, [r3, #0]
 800d8f6:	78fb      	ldrb	r3, [r7, #3]
 800d8f8:	4619      	mov	r1, r3
 800d8fa:	f7fb fb3c 	bl	8008f76 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d8fe:	bf00      	nop
 800d900:	3708      	adds	r7, #8
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}

0800d906 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d906:	b580      	push	{r7, lr}
 800d908:	b082      	sub	sp, #8
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
 800d90e:	460b      	mov	r3, r1
 800d910:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d918:	78fa      	ldrb	r2, [r7, #3]
 800d91a:	6879      	ldr	r1, [r7, #4]
 800d91c:	4613      	mov	r3, r2
 800d91e:	009b      	lsls	r3, r3, #2
 800d920:	4413      	add	r3, r2
 800d922:	00db      	lsls	r3, r3, #3
 800d924:	440b      	add	r3, r1
 800d926:	3324      	adds	r3, #36	@ 0x24
 800d928:	681a      	ldr	r2, [r3, #0]
 800d92a:	78fb      	ldrb	r3, [r7, #3]
 800d92c:	4619      	mov	r1, r3
 800d92e:	f7fb fb85 	bl	800903c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d932:	bf00      	nop
 800d934:	3708      	adds	r7, #8
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}

0800d93a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d93a:	b580      	push	{r7, lr}
 800d93c:	b082      	sub	sp, #8
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d948:	4618      	mov	r0, r3
 800d94a:	f7fb fc99 	bl	8009280 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d94e:	bf00      	nop
 800d950:	3708      	adds	r7, #8
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b084      	sub	sp, #16
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d95e:	2301      	movs	r3, #1
 800d960:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	795b      	ldrb	r3, [r3, #5]
 800d966:	2b02      	cmp	r3, #2
 800d968:	d001      	beq.n	800d96e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d96a:	f7f3 fba9 	bl	80010c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d974:	7bfa      	ldrb	r2, [r7, #15]
 800d976:	4611      	mov	r1, r2
 800d978:	4618      	mov	r0, r3
 800d97a:	f7fb fc43 	bl	8009204 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d984:	4618      	mov	r0, r3
 800d986:	f7fb fbef 	bl	8009168 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d98a:	bf00      	nop
 800d98c:	3710      	adds	r7, #16
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}
	...

0800d994 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7fb fc3e 	bl	8009224 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	7a5b      	ldrb	r3, [r3, #9]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d005      	beq.n	800d9bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9b0:	4b04      	ldr	r3, [pc, #16]	@ (800d9c4 <HAL_PCD_SuspendCallback+0x30>)
 800d9b2:	691b      	ldr	r3, [r3, #16]
 800d9b4:	4a03      	ldr	r2, [pc, #12]	@ (800d9c4 <HAL_PCD_SuspendCallback+0x30>)
 800d9b6:	f043 0306 	orr.w	r3, r3, #6
 800d9ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d9bc:	bf00      	nop
 800d9be:	3708      	adds	r7, #8
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}
 800d9c4:	e000ed00 	.word	0xe000ed00

0800d9c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	7a5b      	ldrb	r3, [r3, #9]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d007      	beq.n	800d9e8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9d8:	4b08      	ldr	r3, [pc, #32]	@ (800d9fc <HAL_PCD_ResumeCallback+0x34>)
 800d9da:	691b      	ldr	r3, [r3, #16]
 800d9dc:	4a07      	ldr	r2, [pc, #28]	@ (800d9fc <HAL_PCD_ResumeCallback+0x34>)
 800d9de:	f023 0306 	bic.w	r3, r3, #6
 800d9e2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d9e4:	f000 f9f8 	bl	800ddd8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7fb fc2e 	bl	8009250 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800d9f4:	bf00      	nop
 800d9f6:	3708      	adds	r7, #8
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	e000ed00 	.word	0xe000ed00

0800da00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b082      	sub	sp, #8
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800da08:	4a2b      	ldr	r2, [pc, #172]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a29      	ldr	r2, [pc, #164]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da14:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800da18:	4b27      	ldr	r3, [pc, #156]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da1a:	4a28      	ldr	r2, [pc, #160]	@ (800dabc <USBD_LL_Init+0xbc>)
 800da1c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800da1e:	4b26      	ldr	r3, [pc, #152]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da20:	2208      	movs	r2, #8
 800da22:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800da24:	4b24      	ldr	r3, [pc, #144]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da26:	2202      	movs	r2, #2
 800da28:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800da2a:	4b23      	ldr	r3, [pc, #140]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da2c:	2202      	movs	r2, #2
 800da2e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800da30:	4b21      	ldr	r3, [pc, #132]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da32:	2200      	movs	r2, #0
 800da34:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800da36:	4b20      	ldr	r3, [pc, #128]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da38:	2200      	movs	r2, #0
 800da3a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800da3c:	4b1e      	ldr	r3, [pc, #120]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da3e:	2200      	movs	r2, #0
 800da40:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800da42:	4b1d      	ldr	r3, [pc, #116]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da44:	2200      	movs	r2, #0
 800da46:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800da48:	481b      	ldr	r0, [pc, #108]	@ (800dab8 <USBD_LL_Init+0xb8>)
 800da4a:	f7f5 f8e8 	bl	8002c1e <HAL_PCD_Init>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800da54:	f7f3 fb34 	bl	80010c0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da5e:	2318      	movs	r3, #24
 800da60:	2200      	movs	r2, #0
 800da62:	2100      	movs	r1, #0
 800da64:	f7f6 fd6f 	bl	8004546 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da6e:	2358      	movs	r3, #88	@ 0x58
 800da70:	2200      	movs	r2, #0
 800da72:	2180      	movs	r1, #128	@ 0x80
 800da74:	f7f6 fd67 	bl	8004546 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da7e:	23c0      	movs	r3, #192	@ 0xc0
 800da80:	2200      	movs	r2, #0
 800da82:	2181      	movs	r1, #129	@ 0x81
 800da84:	f7f6 fd5f 	bl	8004546 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da8e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800da92:	2200      	movs	r2, #0
 800da94:	2101      	movs	r1, #1
 800da96:	f7f6 fd56 	bl	8004546 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800daa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800daa4:	2200      	movs	r2, #0
 800daa6:	2182      	movs	r1, #130	@ 0x82
 800daa8:	f7f6 fd4d 	bl	8004546 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800daac:	2300      	movs	r3, #0
}
 800daae:	4618      	mov	r0, r3
 800dab0:	3708      	adds	r7, #8
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}
 800dab6:	bf00      	nop
 800dab8:	20009f18 	.word	0x20009f18
 800dabc:	40005c00 	.word	0x40005c00

0800dac0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b084      	sub	sp, #16
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dac8:	2300      	movs	r3, #0
 800daca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dacc:	2300      	movs	r3, #0
 800dace:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dad6:	4618      	mov	r0, r3
 800dad8:	f7f5 f96f 	bl	8002dba <HAL_PCD_Start>
 800dadc:	4603      	mov	r3, r0
 800dade:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dae0:	7bfb      	ldrb	r3, [r7, #15]
 800dae2:	4618      	mov	r0, r3
 800dae4:	f000 f97e 	bl	800dde4 <USBD_Get_USB_Status>
 800dae8:	4603      	mov	r3, r0
 800daea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daec:	7bbb      	ldrb	r3, [r7, #14]
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3710      	adds	r7, #16
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}

0800daf6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b084      	sub	sp, #16
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
 800dafe:	4608      	mov	r0, r1
 800db00:	4611      	mov	r1, r2
 800db02:	461a      	mov	r2, r3
 800db04:	4603      	mov	r3, r0
 800db06:	70fb      	strb	r3, [r7, #3]
 800db08:	460b      	mov	r3, r1
 800db0a:	70bb      	strb	r3, [r7, #2]
 800db0c:	4613      	mov	r3, r2
 800db0e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db10:	2300      	movs	r3, #0
 800db12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800db1e:	78bb      	ldrb	r3, [r7, #2]
 800db20:	883a      	ldrh	r2, [r7, #0]
 800db22:	78f9      	ldrb	r1, [r7, #3]
 800db24:	f7f5 fab6 	bl	8003094 <HAL_PCD_EP_Open>
 800db28:	4603      	mov	r3, r0
 800db2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db2c:	7bfb      	ldrb	r3, [r7, #15]
 800db2e:	4618      	mov	r0, r3
 800db30:	f000 f958 	bl	800dde4 <USBD_Get_USB_Status>
 800db34:	4603      	mov	r3, r0
 800db36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db38:	7bbb      	ldrb	r3, [r7, #14]
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	3710      	adds	r7, #16
 800db3e:	46bd      	mov	sp, r7
 800db40:	bd80      	pop	{r7, pc}

0800db42 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db42:	b580      	push	{r7, lr}
 800db44:	b084      	sub	sp, #16
 800db46:	af00      	add	r7, sp, #0
 800db48:	6078      	str	r0, [r7, #4]
 800db4a:	460b      	mov	r3, r1
 800db4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db4e:	2300      	movs	r3, #0
 800db50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db52:	2300      	movs	r3, #0
 800db54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db5c:	78fa      	ldrb	r2, [r7, #3]
 800db5e:	4611      	mov	r1, r2
 800db60:	4618      	mov	r0, r3
 800db62:	f7f5 faf6 	bl	8003152 <HAL_PCD_EP_Close>
 800db66:	4603      	mov	r3, r0
 800db68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db6a:	7bfb      	ldrb	r3, [r7, #15]
 800db6c:	4618      	mov	r0, r3
 800db6e:	f000 f939 	bl	800dde4 <USBD_Get_USB_Status>
 800db72:	4603      	mov	r3, r0
 800db74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db76:	7bbb      	ldrb	r3, [r7, #14]
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3710      	adds	r7, #16
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b084      	sub	sp, #16
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
 800db88:	460b      	mov	r3, r1
 800db8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db8c:	2300      	movs	r3, #0
 800db8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db90:	2300      	movs	r3, #0
 800db92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db9a:	78fa      	ldrb	r2, [r7, #3]
 800db9c:	4611      	mov	r1, r2
 800db9e:	4618      	mov	r0, r3
 800dba0:	f7f5 fb9f 	bl	80032e2 <HAL_PCD_EP_SetStall>
 800dba4:	4603      	mov	r3, r0
 800dba6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dba8:	7bfb      	ldrb	r3, [r7, #15]
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 f91a 	bl	800dde4 <USBD_Get_USB_Status>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbb4:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	3710      	adds	r7, #16
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}

0800dbbe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbbe:	b580      	push	{r7, lr}
 800dbc0:	b084      	sub	sp, #16
 800dbc2:	af00      	add	r7, sp, #0
 800dbc4:	6078      	str	r0, [r7, #4]
 800dbc6:	460b      	mov	r3, r1
 800dbc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbca:	2300      	movs	r3, #0
 800dbcc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dbd8:	78fa      	ldrb	r2, [r7, #3]
 800dbda:	4611      	mov	r1, r2
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f7f5 fbd2 	bl	8003386 <HAL_PCD_EP_ClrStall>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbe6:	7bfb      	ldrb	r3, [r7, #15]
 800dbe8:	4618      	mov	r0, r3
 800dbea:	f000 f8fb 	bl	800dde4 <USBD_Get_USB_Status>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbf2:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3710      	adds	r7, #16
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}

0800dbfc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b085      	sub	sp, #20
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	460b      	mov	r3, r1
 800dc06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dc10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	da0b      	bge.n	800dc30 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dc18:	78fb      	ldrb	r3, [r7, #3]
 800dc1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dc1e:	68f9      	ldr	r1, [r7, #12]
 800dc20:	4613      	mov	r3, r2
 800dc22:	009b      	lsls	r3, r3, #2
 800dc24:	4413      	add	r3, r2
 800dc26:	00db      	lsls	r3, r3, #3
 800dc28:	440b      	add	r3, r1
 800dc2a:	3312      	adds	r3, #18
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	e00b      	b.n	800dc48 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dc30:	78fb      	ldrb	r3, [r7, #3]
 800dc32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dc36:	68f9      	ldr	r1, [r7, #12]
 800dc38:	4613      	mov	r3, r2
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	4413      	add	r3, r2
 800dc3e:	00db      	lsls	r3, r3, #3
 800dc40:	440b      	add	r3, r1
 800dc42:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800dc46:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3714      	adds	r7, #20
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc52:	4770      	bx	lr

0800dc54 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b084      	sub	sp, #16
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	460b      	mov	r3, r1
 800dc5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc60:	2300      	movs	r3, #0
 800dc62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc64:	2300      	movs	r3, #0
 800dc66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc6e:	78fa      	ldrb	r2, [r7, #3]
 800dc70:	4611      	mov	r1, r2
 800dc72:	4618      	mov	r0, r3
 800dc74:	f7f5 f9ea 	bl	800304c <HAL_PCD_SetAddress>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc7c:	7bfb      	ldrb	r3, [r7, #15]
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f000 f8b0 	bl	800dde4 <USBD_Get_USB_Status>
 800dc84:	4603      	mov	r3, r0
 800dc86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc88:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3710      	adds	r7, #16
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}

0800dc92 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc92:	b580      	push	{r7, lr}
 800dc94:	b086      	sub	sp, #24
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	60f8      	str	r0, [r7, #12]
 800dc9a:	607a      	str	r2, [r7, #4]
 800dc9c:	603b      	str	r3, [r7, #0]
 800dc9e:	460b      	mov	r3, r1
 800dca0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca2:	2300      	movs	r3, #0
 800dca4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dcb0:	7af9      	ldrb	r1, [r7, #11]
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	f7f5 fadd 	bl	8003274 <HAL_PCD_EP_Transmit>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcbe:	7dfb      	ldrb	r3, [r7, #23]
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f000 f88f 	bl	800dde4 <USBD_Get_USB_Status>
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dcca:	7dbb      	ldrb	r3, [r7, #22]
}
 800dccc:	4618      	mov	r0, r3
 800dcce:	3718      	adds	r7, #24
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b086      	sub	sp, #24
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	60f8      	str	r0, [r7, #12]
 800dcdc:	607a      	str	r2, [r7, #4]
 800dcde:	603b      	str	r3, [r7, #0]
 800dce0:	460b      	mov	r3, r1
 800dce2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dce4:	2300      	movs	r3, #0
 800dce6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dce8:	2300      	movs	r3, #0
 800dcea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dcf2:	7af9      	ldrb	r1, [r7, #11]
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	687a      	ldr	r2, [r7, #4]
 800dcf8:	f7f5 fa73 	bl	80031e2 <HAL_PCD_EP_Receive>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd00:	7dfb      	ldrb	r3, [r7, #23]
 800dd02:	4618      	mov	r0, r3
 800dd04:	f000 f86e 	bl	800dde4 <USBD_Get_USB_Status>
 800dd08:	4603      	mov	r3, r0
 800dd0a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dd0c:	7dbb      	ldrb	r3, [r7, #22]
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3718      	adds	r7, #24
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}

0800dd16 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b082      	sub	sp, #8
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
 800dd1e:	460b      	mov	r3, r1
 800dd20:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dd28:	78fa      	ldrb	r2, [r7, #3]
 800dd2a:	4611      	mov	r1, r2
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f7f5 fa89 	bl	8003244 <HAL_PCD_EP_GetRxCount>
 800dd32:	4603      	mov	r3, r0
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3708      	adds	r7, #8
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bd80      	pop	{r7, pc}

0800dd3c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b082      	sub	sp, #8
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
 800dd44:	460b      	mov	r3, r1
 800dd46:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d002      	beq.n	800dd54 <HAL_PCDEx_LPM_Callback+0x18>
 800dd4e:	2b01      	cmp	r3, #1
 800dd50:	d013      	beq.n	800dd7a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dd52:	e023      	b.n	800dd9c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	7a5b      	ldrb	r3, [r3, #9]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d007      	beq.n	800dd6c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dd5c:	f000 f83c 	bl	800ddd8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd60:	4b10      	ldr	r3, [pc, #64]	@ (800dda4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd62:	691b      	ldr	r3, [r3, #16]
 800dd64:	4a0f      	ldr	r2, [pc, #60]	@ (800dda4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd66:	f023 0306 	bic.w	r3, r3, #6
 800dd6a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd72:	4618      	mov	r0, r3
 800dd74:	f7fb fa6c 	bl	8009250 <USBD_LL_Resume>
    break;
 800dd78:	e010      	b.n	800dd9c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7fb fa4f 	bl	8009224 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	7a5b      	ldrb	r3, [r3, #9]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d005      	beq.n	800dd9a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd8e:	4b05      	ldr	r3, [pc, #20]	@ (800dda4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd90:	691b      	ldr	r3, [r3, #16]
 800dd92:	4a04      	ldr	r2, [pc, #16]	@ (800dda4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd94:	f043 0306 	orr.w	r3, r3, #6
 800dd98:	6113      	str	r3, [r2, #16]
    break;
 800dd9a:	bf00      	nop
}
 800dd9c:	bf00      	nop
 800dd9e:	3708      	adds	r7, #8
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}
 800dda4:	e000ed00 	.word	0xe000ed00

0800dda8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ddb0:	4b03      	ldr	r3, [pc, #12]	@ (800ddc0 <USBD_static_malloc+0x18>)
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	370c      	adds	r7, #12
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbc:	4770      	bx	lr
 800ddbe:	bf00      	nop
 800ddc0:	2000a1f4 	.word	0x2000a1f4

0800ddc4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b083      	sub	sp, #12
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]

}
 800ddcc:	bf00      	nop
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr

0800ddd8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dddc:	f7f2 ff4c 	bl	8000c78 <SystemClock_Config>
}
 800dde0:	bf00      	nop
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b085      	sub	sp, #20
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	4603      	mov	r3, r0
 800ddec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ddf2:	79fb      	ldrb	r3, [r7, #7]
 800ddf4:	2b03      	cmp	r3, #3
 800ddf6:	d817      	bhi.n	800de28 <USBD_Get_USB_Status+0x44>
 800ddf8:	a201      	add	r2, pc, #4	@ (adr r2, 800de00 <USBD_Get_USB_Status+0x1c>)
 800ddfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddfe:	bf00      	nop
 800de00:	0800de11 	.word	0x0800de11
 800de04:	0800de17 	.word	0x0800de17
 800de08:	0800de1d 	.word	0x0800de1d
 800de0c:	0800de23 	.word	0x0800de23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800de10:	2300      	movs	r3, #0
 800de12:	73fb      	strb	r3, [r7, #15]
    break;
 800de14:	e00b      	b.n	800de2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800de16:	2303      	movs	r3, #3
 800de18:	73fb      	strb	r3, [r7, #15]
    break;
 800de1a:	e008      	b.n	800de2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800de1c:	2301      	movs	r3, #1
 800de1e:	73fb      	strb	r3, [r7, #15]
    break;
 800de20:	e005      	b.n	800de2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800de22:	2303      	movs	r3, #3
 800de24:	73fb      	strb	r3, [r7, #15]
    break;
 800de26:	e002      	b.n	800de2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800de28:	2303      	movs	r3, #3
 800de2a:	73fb      	strb	r3, [r7, #15]
    break;
 800de2c:	bf00      	nop
  }
  return usb_status;
 800de2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3714      	adds	r7, #20
 800de34:	46bd      	mov	sp, r7
 800de36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3a:	4770      	bx	lr

0800de3c <siprintf>:
 800de3c:	b40e      	push	{r1, r2, r3}
 800de3e:	b510      	push	{r4, lr}
 800de40:	b09d      	sub	sp, #116	@ 0x74
 800de42:	ab1f      	add	r3, sp, #124	@ 0x7c
 800de44:	9002      	str	r0, [sp, #8]
 800de46:	9006      	str	r0, [sp, #24]
 800de48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800de4c:	480a      	ldr	r0, [pc, #40]	@ (800de78 <siprintf+0x3c>)
 800de4e:	9107      	str	r1, [sp, #28]
 800de50:	9104      	str	r1, [sp, #16]
 800de52:	490a      	ldr	r1, [pc, #40]	@ (800de7c <siprintf+0x40>)
 800de54:	f853 2b04 	ldr.w	r2, [r3], #4
 800de58:	9105      	str	r1, [sp, #20]
 800de5a:	2400      	movs	r4, #0
 800de5c:	a902      	add	r1, sp, #8
 800de5e:	6800      	ldr	r0, [r0, #0]
 800de60:	9301      	str	r3, [sp, #4]
 800de62:	941b      	str	r4, [sp, #108]	@ 0x6c
 800de64:	f000 fa20 	bl	800e2a8 <_svfiprintf_r>
 800de68:	9b02      	ldr	r3, [sp, #8]
 800de6a:	701c      	strb	r4, [r3, #0]
 800de6c:	b01d      	add	sp, #116	@ 0x74
 800de6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de72:	b003      	add	sp, #12
 800de74:	4770      	bx	lr
 800de76:	bf00      	nop
 800de78:	20000188 	.word	0x20000188
 800de7c:	ffff0208 	.word	0xffff0208

0800de80 <_vsiprintf_r>:
 800de80:	b510      	push	{r4, lr}
 800de82:	b09a      	sub	sp, #104	@ 0x68
 800de84:	2400      	movs	r4, #0
 800de86:	9100      	str	r1, [sp, #0]
 800de88:	9104      	str	r1, [sp, #16]
 800de8a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800de8e:	9105      	str	r1, [sp, #20]
 800de90:	9102      	str	r1, [sp, #8]
 800de92:	4905      	ldr	r1, [pc, #20]	@ (800dea8 <_vsiprintf_r+0x28>)
 800de94:	9103      	str	r1, [sp, #12]
 800de96:	4669      	mov	r1, sp
 800de98:	9419      	str	r4, [sp, #100]	@ 0x64
 800de9a:	f000 fa05 	bl	800e2a8 <_svfiprintf_r>
 800de9e:	9b00      	ldr	r3, [sp, #0]
 800dea0:	701c      	strb	r4, [r3, #0]
 800dea2:	b01a      	add	sp, #104	@ 0x68
 800dea4:	bd10      	pop	{r4, pc}
 800dea6:	bf00      	nop
 800dea8:	ffff0208 	.word	0xffff0208

0800deac <vsiprintf>:
 800deac:	4613      	mov	r3, r2
 800deae:	460a      	mov	r2, r1
 800deb0:	4601      	mov	r1, r0
 800deb2:	4802      	ldr	r0, [pc, #8]	@ (800debc <vsiprintf+0x10>)
 800deb4:	6800      	ldr	r0, [r0, #0]
 800deb6:	f7ff bfe3 	b.w	800de80 <_vsiprintf_r>
 800deba:	bf00      	nop
 800debc:	20000188 	.word	0x20000188

0800dec0 <memset>:
 800dec0:	4402      	add	r2, r0
 800dec2:	4603      	mov	r3, r0
 800dec4:	4293      	cmp	r3, r2
 800dec6:	d100      	bne.n	800deca <memset+0xa>
 800dec8:	4770      	bx	lr
 800deca:	f803 1b01 	strb.w	r1, [r3], #1
 800dece:	e7f9      	b.n	800dec4 <memset+0x4>

0800ded0 <_reclaim_reent>:
 800ded0:	4b2d      	ldr	r3, [pc, #180]	@ (800df88 <_reclaim_reent+0xb8>)
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	4283      	cmp	r3, r0
 800ded6:	b570      	push	{r4, r5, r6, lr}
 800ded8:	4604      	mov	r4, r0
 800deda:	d053      	beq.n	800df84 <_reclaim_reent+0xb4>
 800dedc:	69c3      	ldr	r3, [r0, #28]
 800dede:	b31b      	cbz	r3, 800df28 <_reclaim_reent+0x58>
 800dee0:	68db      	ldr	r3, [r3, #12]
 800dee2:	b163      	cbz	r3, 800defe <_reclaim_reent+0x2e>
 800dee4:	2500      	movs	r5, #0
 800dee6:	69e3      	ldr	r3, [r4, #28]
 800dee8:	68db      	ldr	r3, [r3, #12]
 800deea:	5959      	ldr	r1, [r3, r5]
 800deec:	b9b1      	cbnz	r1, 800df1c <_reclaim_reent+0x4c>
 800deee:	3504      	adds	r5, #4
 800def0:	2d80      	cmp	r5, #128	@ 0x80
 800def2:	d1f8      	bne.n	800dee6 <_reclaim_reent+0x16>
 800def4:	69e3      	ldr	r3, [r4, #28]
 800def6:	4620      	mov	r0, r4
 800def8:	68d9      	ldr	r1, [r3, #12]
 800defa:	f000 f881 	bl	800e000 <_free_r>
 800defe:	69e3      	ldr	r3, [r4, #28]
 800df00:	6819      	ldr	r1, [r3, #0]
 800df02:	b111      	cbz	r1, 800df0a <_reclaim_reent+0x3a>
 800df04:	4620      	mov	r0, r4
 800df06:	f000 f87b 	bl	800e000 <_free_r>
 800df0a:	69e3      	ldr	r3, [r4, #28]
 800df0c:	689d      	ldr	r5, [r3, #8]
 800df0e:	b15d      	cbz	r5, 800df28 <_reclaim_reent+0x58>
 800df10:	4629      	mov	r1, r5
 800df12:	4620      	mov	r0, r4
 800df14:	682d      	ldr	r5, [r5, #0]
 800df16:	f000 f873 	bl	800e000 <_free_r>
 800df1a:	e7f8      	b.n	800df0e <_reclaim_reent+0x3e>
 800df1c:	680e      	ldr	r6, [r1, #0]
 800df1e:	4620      	mov	r0, r4
 800df20:	f000 f86e 	bl	800e000 <_free_r>
 800df24:	4631      	mov	r1, r6
 800df26:	e7e1      	b.n	800deec <_reclaim_reent+0x1c>
 800df28:	6961      	ldr	r1, [r4, #20]
 800df2a:	b111      	cbz	r1, 800df32 <_reclaim_reent+0x62>
 800df2c:	4620      	mov	r0, r4
 800df2e:	f000 f867 	bl	800e000 <_free_r>
 800df32:	69e1      	ldr	r1, [r4, #28]
 800df34:	b111      	cbz	r1, 800df3c <_reclaim_reent+0x6c>
 800df36:	4620      	mov	r0, r4
 800df38:	f000 f862 	bl	800e000 <_free_r>
 800df3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800df3e:	b111      	cbz	r1, 800df46 <_reclaim_reent+0x76>
 800df40:	4620      	mov	r0, r4
 800df42:	f000 f85d 	bl	800e000 <_free_r>
 800df46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df48:	b111      	cbz	r1, 800df50 <_reclaim_reent+0x80>
 800df4a:	4620      	mov	r0, r4
 800df4c:	f000 f858 	bl	800e000 <_free_r>
 800df50:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800df52:	b111      	cbz	r1, 800df5a <_reclaim_reent+0x8a>
 800df54:	4620      	mov	r0, r4
 800df56:	f000 f853 	bl	800e000 <_free_r>
 800df5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800df5c:	b111      	cbz	r1, 800df64 <_reclaim_reent+0x94>
 800df5e:	4620      	mov	r0, r4
 800df60:	f000 f84e 	bl	800e000 <_free_r>
 800df64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800df66:	b111      	cbz	r1, 800df6e <_reclaim_reent+0x9e>
 800df68:	4620      	mov	r0, r4
 800df6a:	f000 f849 	bl	800e000 <_free_r>
 800df6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800df70:	b111      	cbz	r1, 800df78 <_reclaim_reent+0xa8>
 800df72:	4620      	mov	r0, r4
 800df74:	f000 f844 	bl	800e000 <_free_r>
 800df78:	6a23      	ldr	r3, [r4, #32]
 800df7a:	b11b      	cbz	r3, 800df84 <_reclaim_reent+0xb4>
 800df7c:	4620      	mov	r0, r4
 800df7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800df82:	4718      	bx	r3
 800df84:	bd70      	pop	{r4, r5, r6, pc}
 800df86:	bf00      	nop
 800df88:	20000188 	.word	0x20000188

0800df8c <__errno>:
 800df8c:	4b01      	ldr	r3, [pc, #4]	@ (800df94 <__errno+0x8>)
 800df8e:	6818      	ldr	r0, [r3, #0]
 800df90:	4770      	bx	lr
 800df92:	bf00      	nop
 800df94:	20000188 	.word	0x20000188

0800df98 <__libc_init_array>:
 800df98:	b570      	push	{r4, r5, r6, lr}
 800df9a:	4d0d      	ldr	r5, [pc, #52]	@ (800dfd0 <__libc_init_array+0x38>)
 800df9c:	4c0d      	ldr	r4, [pc, #52]	@ (800dfd4 <__libc_init_array+0x3c>)
 800df9e:	1b64      	subs	r4, r4, r5
 800dfa0:	10a4      	asrs	r4, r4, #2
 800dfa2:	2600      	movs	r6, #0
 800dfa4:	42a6      	cmp	r6, r4
 800dfa6:	d109      	bne.n	800dfbc <__libc_init_array+0x24>
 800dfa8:	4d0b      	ldr	r5, [pc, #44]	@ (800dfd8 <__libc_init_array+0x40>)
 800dfaa:	4c0c      	ldr	r4, [pc, #48]	@ (800dfdc <__libc_init_array+0x44>)
 800dfac:	f000 fc64 	bl	800e878 <_init>
 800dfb0:	1b64      	subs	r4, r4, r5
 800dfb2:	10a4      	asrs	r4, r4, #2
 800dfb4:	2600      	movs	r6, #0
 800dfb6:	42a6      	cmp	r6, r4
 800dfb8:	d105      	bne.n	800dfc6 <__libc_init_array+0x2e>
 800dfba:	bd70      	pop	{r4, r5, r6, pc}
 800dfbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfc0:	4798      	blx	r3
 800dfc2:	3601      	adds	r6, #1
 800dfc4:	e7ee      	b.n	800dfa4 <__libc_init_array+0xc>
 800dfc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfca:	4798      	blx	r3
 800dfcc:	3601      	adds	r6, #1
 800dfce:	e7f2      	b.n	800dfb6 <__libc_init_array+0x1e>
 800dfd0:	0800ed18 	.word	0x0800ed18
 800dfd4:	0800ed18 	.word	0x0800ed18
 800dfd8:	0800ed18 	.word	0x0800ed18
 800dfdc:	0800ed1c 	.word	0x0800ed1c

0800dfe0 <__retarget_lock_acquire_recursive>:
 800dfe0:	4770      	bx	lr

0800dfe2 <__retarget_lock_release_recursive>:
 800dfe2:	4770      	bx	lr

0800dfe4 <memcpy>:
 800dfe4:	440a      	add	r2, r1
 800dfe6:	4291      	cmp	r1, r2
 800dfe8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfec:	d100      	bne.n	800dff0 <memcpy+0xc>
 800dfee:	4770      	bx	lr
 800dff0:	b510      	push	{r4, lr}
 800dff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dffa:	4291      	cmp	r1, r2
 800dffc:	d1f9      	bne.n	800dff2 <memcpy+0xe>
 800dffe:	bd10      	pop	{r4, pc}

0800e000 <_free_r>:
 800e000:	b538      	push	{r3, r4, r5, lr}
 800e002:	4605      	mov	r5, r0
 800e004:	2900      	cmp	r1, #0
 800e006:	d041      	beq.n	800e08c <_free_r+0x8c>
 800e008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e00c:	1f0c      	subs	r4, r1, #4
 800e00e:	2b00      	cmp	r3, #0
 800e010:	bfb8      	it	lt
 800e012:	18e4      	addlt	r4, r4, r3
 800e014:	f000 f8e0 	bl	800e1d8 <__malloc_lock>
 800e018:	4a1d      	ldr	r2, [pc, #116]	@ (800e090 <_free_r+0x90>)
 800e01a:	6813      	ldr	r3, [r2, #0]
 800e01c:	b933      	cbnz	r3, 800e02c <_free_r+0x2c>
 800e01e:	6063      	str	r3, [r4, #4]
 800e020:	6014      	str	r4, [r2, #0]
 800e022:	4628      	mov	r0, r5
 800e024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e028:	f000 b8dc 	b.w	800e1e4 <__malloc_unlock>
 800e02c:	42a3      	cmp	r3, r4
 800e02e:	d908      	bls.n	800e042 <_free_r+0x42>
 800e030:	6820      	ldr	r0, [r4, #0]
 800e032:	1821      	adds	r1, r4, r0
 800e034:	428b      	cmp	r3, r1
 800e036:	bf01      	itttt	eq
 800e038:	6819      	ldreq	r1, [r3, #0]
 800e03a:	685b      	ldreq	r3, [r3, #4]
 800e03c:	1809      	addeq	r1, r1, r0
 800e03e:	6021      	streq	r1, [r4, #0]
 800e040:	e7ed      	b.n	800e01e <_free_r+0x1e>
 800e042:	461a      	mov	r2, r3
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	b10b      	cbz	r3, 800e04c <_free_r+0x4c>
 800e048:	42a3      	cmp	r3, r4
 800e04a:	d9fa      	bls.n	800e042 <_free_r+0x42>
 800e04c:	6811      	ldr	r1, [r2, #0]
 800e04e:	1850      	adds	r0, r2, r1
 800e050:	42a0      	cmp	r0, r4
 800e052:	d10b      	bne.n	800e06c <_free_r+0x6c>
 800e054:	6820      	ldr	r0, [r4, #0]
 800e056:	4401      	add	r1, r0
 800e058:	1850      	adds	r0, r2, r1
 800e05a:	4283      	cmp	r3, r0
 800e05c:	6011      	str	r1, [r2, #0]
 800e05e:	d1e0      	bne.n	800e022 <_free_r+0x22>
 800e060:	6818      	ldr	r0, [r3, #0]
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	6053      	str	r3, [r2, #4]
 800e066:	4408      	add	r0, r1
 800e068:	6010      	str	r0, [r2, #0]
 800e06a:	e7da      	b.n	800e022 <_free_r+0x22>
 800e06c:	d902      	bls.n	800e074 <_free_r+0x74>
 800e06e:	230c      	movs	r3, #12
 800e070:	602b      	str	r3, [r5, #0]
 800e072:	e7d6      	b.n	800e022 <_free_r+0x22>
 800e074:	6820      	ldr	r0, [r4, #0]
 800e076:	1821      	adds	r1, r4, r0
 800e078:	428b      	cmp	r3, r1
 800e07a:	bf04      	itt	eq
 800e07c:	6819      	ldreq	r1, [r3, #0]
 800e07e:	685b      	ldreq	r3, [r3, #4]
 800e080:	6063      	str	r3, [r4, #4]
 800e082:	bf04      	itt	eq
 800e084:	1809      	addeq	r1, r1, r0
 800e086:	6021      	streq	r1, [r4, #0]
 800e088:	6054      	str	r4, [r2, #4]
 800e08a:	e7ca      	b.n	800e022 <_free_r+0x22>
 800e08c:	bd38      	pop	{r3, r4, r5, pc}
 800e08e:	bf00      	nop
 800e090:	2000a558 	.word	0x2000a558

0800e094 <sbrk_aligned>:
 800e094:	b570      	push	{r4, r5, r6, lr}
 800e096:	4e0f      	ldr	r6, [pc, #60]	@ (800e0d4 <sbrk_aligned+0x40>)
 800e098:	460c      	mov	r4, r1
 800e09a:	6831      	ldr	r1, [r6, #0]
 800e09c:	4605      	mov	r5, r0
 800e09e:	b911      	cbnz	r1, 800e0a6 <sbrk_aligned+0x12>
 800e0a0:	f000 fba4 	bl	800e7ec <_sbrk_r>
 800e0a4:	6030      	str	r0, [r6, #0]
 800e0a6:	4621      	mov	r1, r4
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	f000 fb9f 	bl	800e7ec <_sbrk_r>
 800e0ae:	1c43      	adds	r3, r0, #1
 800e0b0:	d103      	bne.n	800e0ba <sbrk_aligned+0x26>
 800e0b2:	f04f 34ff 	mov.w	r4, #4294967295
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	bd70      	pop	{r4, r5, r6, pc}
 800e0ba:	1cc4      	adds	r4, r0, #3
 800e0bc:	f024 0403 	bic.w	r4, r4, #3
 800e0c0:	42a0      	cmp	r0, r4
 800e0c2:	d0f8      	beq.n	800e0b6 <sbrk_aligned+0x22>
 800e0c4:	1a21      	subs	r1, r4, r0
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	f000 fb90 	bl	800e7ec <_sbrk_r>
 800e0cc:	3001      	adds	r0, #1
 800e0ce:	d1f2      	bne.n	800e0b6 <sbrk_aligned+0x22>
 800e0d0:	e7ef      	b.n	800e0b2 <sbrk_aligned+0x1e>
 800e0d2:	bf00      	nop
 800e0d4:	2000a554 	.word	0x2000a554

0800e0d8 <_malloc_r>:
 800e0d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0dc:	1ccd      	adds	r5, r1, #3
 800e0de:	f025 0503 	bic.w	r5, r5, #3
 800e0e2:	3508      	adds	r5, #8
 800e0e4:	2d0c      	cmp	r5, #12
 800e0e6:	bf38      	it	cc
 800e0e8:	250c      	movcc	r5, #12
 800e0ea:	2d00      	cmp	r5, #0
 800e0ec:	4606      	mov	r6, r0
 800e0ee:	db01      	blt.n	800e0f4 <_malloc_r+0x1c>
 800e0f0:	42a9      	cmp	r1, r5
 800e0f2:	d904      	bls.n	800e0fe <_malloc_r+0x26>
 800e0f4:	230c      	movs	r3, #12
 800e0f6:	6033      	str	r3, [r6, #0]
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e1d4 <_malloc_r+0xfc>
 800e102:	f000 f869 	bl	800e1d8 <__malloc_lock>
 800e106:	f8d8 3000 	ldr.w	r3, [r8]
 800e10a:	461c      	mov	r4, r3
 800e10c:	bb44      	cbnz	r4, 800e160 <_malloc_r+0x88>
 800e10e:	4629      	mov	r1, r5
 800e110:	4630      	mov	r0, r6
 800e112:	f7ff ffbf 	bl	800e094 <sbrk_aligned>
 800e116:	1c43      	adds	r3, r0, #1
 800e118:	4604      	mov	r4, r0
 800e11a:	d158      	bne.n	800e1ce <_malloc_r+0xf6>
 800e11c:	f8d8 4000 	ldr.w	r4, [r8]
 800e120:	4627      	mov	r7, r4
 800e122:	2f00      	cmp	r7, #0
 800e124:	d143      	bne.n	800e1ae <_malloc_r+0xd6>
 800e126:	2c00      	cmp	r4, #0
 800e128:	d04b      	beq.n	800e1c2 <_malloc_r+0xea>
 800e12a:	6823      	ldr	r3, [r4, #0]
 800e12c:	4639      	mov	r1, r7
 800e12e:	4630      	mov	r0, r6
 800e130:	eb04 0903 	add.w	r9, r4, r3
 800e134:	f000 fb5a 	bl	800e7ec <_sbrk_r>
 800e138:	4581      	cmp	r9, r0
 800e13a:	d142      	bne.n	800e1c2 <_malloc_r+0xea>
 800e13c:	6821      	ldr	r1, [r4, #0]
 800e13e:	1a6d      	subs	r5, r5, r1
 800e140:	4629      	mov	r1, r5
 800e142:	4630      	mov	r0, r6
 800e144:	f7ff ffa6 	bl	800e094 <sbrk_aligned>
 800e148:	3001      	adds	r0, #1
 800e14a:	d03a      	beq.n	800e1c2 <_malloc_r+0xea>
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	442b      	add	r3, r5
 800e150:	6023      	str	r3, [r4, #0]
 800e152:	f8d8 3000 	ldr.w	r3, [r8]
 800e156:	685a      	ldr	r2, [r3, #4]
 800e158:	bb62      	cbnz	r2, 800e1b4 <_malloc_r+0xdc>
 800e15a:	f8c8 7000 	str.w	r7, [r8]
 800e15e:	e00f      	b.n	800e180 <_malloc_r+0xa8>
 800e160:	6822      	ldr	r2, [r4, #0]
 800e162:	1b52      	subs	r2, r2, r5
 800e164:	d420      	bmi.n	800e1a8 <_malloc_r+0xd0>
 800e166:	2a0b      	cmp	r2, #11
 800e168:	d917      	bls.n	800e19a <_malloc_r+0xc2>
 800e16a:	1961      	adds	r1, r4, r5
 800e16c:	42a3      	cmp	r3, r4
 800e16e:	6025      	str	r5, [r4, #0]
 800e170:	bf18      	it	ne
 800e172:	6059      	strne	r1, [r3, #4]
 800e174:	6863      	ldr	r3, [r4, #4]
 800e176:	bf08      	it	eq
 800e178:	f8c8 1000 	streq.w	r1, [r8]
 800e17c:	5162      	str	r2, [r4, r5]
 800e17e:	604b      	str	r3, [r1, #4]
 800e180:	4630      	mov	r0, r6
 800e182:	f000 f82f 	bl	800e1e4 <__malloc_unlock>
 800e186:	f104 000b 	add.w	r0, r4, #11
 800e18a:	1d23      	adds	r3, r4, #4
 800e18c:	f020 0007 	bic.w	r0, r0, #7
 800e190:	1ac2      	subs	r2, r0, r3
 800e192:	bf1c      	itt	ne
 800e194:	1a1b      	subne	r3, r3, r0
 800e196:	50a3      	strne	r3, [r4, r2]
 800e198:	e7af      	b.n	800e0fa <_malloc_r+0x22>
 800e19a:	6862      	ldr	r2, [r4, #4]
 800e19c:	42a3      	cmp	r3, r4
 800e19e:	bf0c      	ite	eq
 800e1a0:	f8c8 2000 	streq.w	r2, [r8]
 800e1a4:	605a      	strne	r2, [r3, #4]
 800e1a6:	e7eb      	b.n	800e180 <_malloc_r+0xa8>
 800e1a8:	4623      	mov	r3, r4
 800e1aa:	6864      	ldr	r4, [r4, #4]
 800e1ac:	e7ae      	b.n	800e10c <_malloc_r+0x34>
 800e1ae:	463c      	mov	r4, r7
 800e1b0:	687f      	ldr	r7, [r7, #4]
 800e1b2:	e7b6      	b.n	800e122 <_malloc_r+0x4a>
 800e1b4:	461a      	mov	r2, r3
 800e1b6:	685b      	ldr	r3, [r3, #4]
 800e1b8:	42a3      	cmp	r3, r4
 800e1ba:	d1fb      	bne.n	800e1b4 <_malloc_r+0xdc>
 800e1bc:	2300      	movs	r3, #0
 800e1be:	6053      	str	r3, [r2, #4]
 800e1c0:	e7de      	b.n	800e180 <_malloc_r+0xa8>
 800e1c2:	230c      	movs	r3, #12
 800e1c4:	6033      	str	r3, [r6, #0]
 800e1c6:	4630      	mov	r0, r6
 800e1c8:	f000 f80c 	bl	800e1e4 <__malloc_unlock>
 800e1cc:	e794      	b.n	800e0f8 <_malloc_r+0x20>
 800e1ce:	6005      	str	r5, [r0, #0]
 800e1d0:	e7d6      	b.n	800e180 <_malloc_r+0xa8>
 800e1d2:	bf00      	nop
 800e1d4:	2000a558 	.word	0x2000a558

0800e1d8 <__malloc_lock>:
 800e1d8:	4801      	ldr	r0, [pc, #4]	@ (800e1e0 <__malloc_lock+0x8>)
 800e1da:	f7ff bf01 	b.w	800dfe0 <__retarget_lock_acquire_recursive>
 800e1de:	bf00      	nop
 800e1e0:	2000a550 	.word	0x2000a550

0800e1e4 <__malloc_unlock>:
 800e1e4:	4801      	ldr	r0, [pc, #4]	@ (800e1ec <__malloc_unlock+0x8>)
 800e1e6:	f7ff befc 	b.w	800dfe2 <__retarget_lock_release_recursive>
 800e1ea:	bf00      	nop
 800e1ec:	2000a550 	.word	0x2000a550

0800e1f0 <__ssputs_r>:
 800e1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1f4:	688e      	ldr	r6, [r1, #8]
 800e1f6:	461f      	mov	r7, r3
 800e1f8:	42be      	cmp	r6, r7
 800e1fa:	680b      	ldr	r3, [r1, #0]
 800e1fc:	4682      	mov	sl, r0
 800e1fe:	460c      	mov	r4, r1
 800e200:	4690      	mov	r8, r2
 800e202:	d82d      	bhi.n	800e260 <__ssputs_r+0x70>
 800e204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e208:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e20c:	d026      	beq.n	800e25c <__ssputs_r+0x6c>
 800e20e:	6965      	ldr	r5, [r4, #20]
 800e210:	6909      	ldr	r1, [r1, #16]
 800e212:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e216:	eba3 0901 	sub.w	r9, r3, r1
 800e21a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e21e:	1c7b      	adds	r3, r7, #1
 800e220:	444b      	add	r3, r9
 800e222:	106d      	asrs	r5, r5, #1
 800e224:	429d      	cmp	r5, r3
 800e226:	bf38      	it	cc
 800e228:	461d      	movcc	r5, r3
 800e22a:	0553      	lsls	r3, r2, #21
 800e22c:	d527      	bpl.n	800e27e <__ssputs_r+0x8e>
 800e22e:	4629      	mov	r1, r5
 800e230:	f7ff ff52 	bl	800e0d8 <_malloc_r>
 800e234:	4606      	mov	r6, r0
 800e236:	b360      	cbz	r0, 800e292 <__ssputs_r+0xa2>
 800e238:	6921      	ldr	r1, [r4, #16]
 800e23a:	464a      	mov	r2, r9
 800e23c:	f7ff fed2 	bl	800dfe4 <memcpy>
 800e240:	89a3      	ldrh	r3, [r4, #12]
 800e242:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e24a:	81a3      	strh	r3, [r4, #12]
 800e24c:	6126      	str	r6, [r4, #16]
 800e24e:	6165      	str	r5, [r4, #20]
 800e250:	444e      	add	r6, r9
 800e252:	eba5 0509 	sub.w	r5, r5, r9
 800e256:	6026      	str	r6, [r4, #0]
 800e258:	60a5      	str	r5, [r4, #8]
 800e25a:	463e      	mov	r6, r7
 800e25c:	42be      	cmp	r6, r7
 800e25e:	d900      	bls.n	800e262 <__ssputs_r+0x72>
 800e260:	463e      	mov	r6, r7
 800e262:	6820      	ldr	r0, [r4, #0]
 800e264:	4632      	mov	r2, r6
 800e266:	4641      	mov	r1, r8
 800e268:	f000 faa6 	bl	800e7b8 <memmove>
 800e26c:	68a3      	ldr	r3, [r4, #8]
 800e26e:	1b9b      	subs	r3, r3, r6
 800e270:	60a3      	str	r3, [r4, #8]
 800e272:	6823      	ldr	r3, [r4, #0]
 800e274:	4433      	add	r3, r6
 800e276:	6023      	str	r3, [r4, #0]
 800e278:	2000      	movs	r0, #0
 800e27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e27e:	462a      	mov	r2, r5
 800e280:	f000 fac4 	bl	800e80c <_realloc_r>
 800e284:	4606      	mov	r6, r0
 800e286:	2800      	cmp	r0, #0
 800e288:	d1e0      	bne.n	800e24c <__ssputs_r+0x5c>
 800e28a:	6921      	ldr	r1, [r4, #16]
 800e28c:	4650      	mov	r0, sl
 800e28e:	f7ff feb7 	bl	800e000 <_free_r>
 800e292:	230c      	movs	r3, #12
 800e294:	f8ca 3000 	str.w	r3, [sl]
 800e298:	89a3      	ldrh	r3, [r4, #12]
 800e29a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e29e:	81a3      	strh	r3, [r4, #12]
 800e2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a4:	e7e9      	b.n	800e27a <__ssputs_r+0x8a>
	...

0800e2a8 <_svfiprintf_r>:
 800e2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2ac:	4698      	mov	r8, r3
 800e2ae:	898b      	ldrh	r3, [r1, #12]
 800e2b0:	061b      	lsls	r3, r3, #24
 800e2b2:	b09d      	sub	sp, #116	@ 0x74
 800e2b4:	4607      	mov	r7, r0
 800e2b6:	460d      	mov	r5, r1
 800e2b8:	4614      	mov	r4, r2
 800e2ba:	d510      	bpl.n	800e2de <_svfiprintf_r+0x36>
 800e2bc:	690b      	ldr	r3, [r1, #16]
 800e2be:	b973      	cbnz	r3, 800e2de <_svfiprintf_r+0x36>
 800e2c0:	2140      	movs	r1, #64	@ 0x40
 800e2c2:	f7ff ff09 	bl	800e0d8 <_malloc_r>
 800e2c6:	6028      	str	r0, [r5, #0]
 800e2c8:	6128      	str	r0, [r5, #16]
 800e2ca:	b930      	cbnz	r0, 800e2da <_svfiprintf_r+0x32>
 800e2cc:	230c      	movs	r3, #12
 800e2ce:	603b      	str	r3, [r7, #0]
 800e2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d4:	b01d      	add	sp, #116	@ 0x74
 800e2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2da:	2340      	movs	r3, #64	@ 0x40
 800e2dc:	616b      	str	r3, [r5, #20]
 800e2de:	2300      	movs	r3, #0
 800e2e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2e2:	2320      	movs	r3, #32
 800e2e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e2e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2ec:	2330      	movs	r3, #48	@ 0x30
 800e2ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e48c <_svfiprintf_r+0x1e4>
 800e2f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e2f6:	f04f 0901 	mov.w	r9, #1
 800e2fa:	4623      	mov	r3, r4
 800e2fc:	469a      	mov	sl, r3
 800e2fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e302:	b10a      	cbz	r2, 800e308 <_svfiprintf_r+0x60>
 800e304:	2a25      	cmp	r2, #37	@ 0x25
 800e306:	d1f9      	bne.n	800e2fc <_svfiprintf_r+0x54>
 800e308:	ebba 0b04 	subs.w	fp, sl, r4
 800e30c:	d00b      	beq.n	800e326 <_svfiprintf_r+0x7e>
 800e30e:	465b      	mov	r3, fp
 800e310:	4622      	mov	r2, r4
 800e312:	4629      	mov	r1, r5
 800e314:	4638      	mov	r0, r7
 800e316:	f7ff ff6b 	bl	800e1f0 <__ssputs_r>
 800e31a:	3001      	adds	r0, #1
 800e31c:	f000 80a7 	beq.w	800e46e <_svfiprintf_r+0x1c6>
 800e320:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e322:	445a      	add	r2, fp
 800e324:	9209      	str	r2, [sp, #36]	@ 0x24
 800e326:	f89a 3000 	ldrb.w	r3, [sl]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	f000 809f 	beq.w	800e46e <_svfiprintf_r+0x1c6>
 800e330:	2300      	movs	r3, #0
 800e332:	f04f 32ff 	mov.w	r2, #4294967295
 800e336:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e33a:	f10a 0a01 	add.w	sl, sl, #1
 800e33e:	9304      	str	r3, [sp, #16]
 800e340:	9307      	str	r3, [sp, #28]
 800e342:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e346:	931a      	str	r3, [sp, #104]	@ 0x68
 800e348:	4654      	mov	r4, sl
 800e34a:	2205      	movs	r2, #5
 800e34c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e350:	484e      	ldr	r0, [pc, #312]	@ (800e48c <_svfiprintf_r+0x1e4>)
 800e352:	f7f1 ff65 	bl	8000220 <memchr>
 800e356:	9a04      	ldr	r2, [sp, #16]
 800e358:	b9d8      	cbnz	r0, 800e392 <_svfiprintf_r+0xea>
 800e35a:	06d0      	lsls	r0, r2, #27
 800e35c:	bf44      	itt	mi
 800e35e:	2320      	movmi	r3, #32
 800e360:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e364:	0711      	lsls	r1, r2, #28
 800e366:	bf44      	itt	mi
 800e368:	232b      	movmi	r3, #43	@ 0x2b
 800e36a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e36e:	f89a 3000 	ldrb.w	r3, [sl]
 800e372:	2b2a      	cmp	r3, #42	@ 0x2a
 800e374:	d015      	beq.n	800e3a2 <_svfiprintf_r+0xfa>
 800e376:	9a07      	ldr	r2, [sp, #28]
 800e378:	4654      	mov	r4, sl
 800e37a:	2000      	movs	r0, #0
 800e37c:	f04f 0c0a 	mov.w	ip, #10
 800e380:	4621      	mov	r1, r4
 800e382:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e386:	3b30      	subs	r3, #48	@ 0x30
 800e388:	2b09      	cmp	r3, #9
 800e38a:	d94b      	bls.n	800e424 <_svfiprintf_r+0x17c>
 800e38c:	b1b0      	cbz	r0, 800e3bc <_svfiprintf_r+0x114>
 800e38e:	9207      	str	r2, [sp, #28]
 800e390:	e014      	b.n	800e3bc <_svfiprintf_r+0x114>
 800e392:	eba0 0308 	sub.w	r3, r0, r8
 800e396:	fa09 f303 	lsl.w	r3, r9, r3
 800e39a:	4313      	orrs	r3, r2
 800e39c:	9304      	str	r3, [sp, #16]
 800e39e:	46a2      	mov	sl, r4
 800e3a0:	e7d2      	b.n	800e348 <_svfiprintf_r+0xa0>
 800e3a2:	9b03      	ldr	r3, [sp, #12]
 800e3a4:	1d19      	adds	r1, r3, #4
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	9103      	str	r1, [sp, #12]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	bfbb      	ittet	lt
 800e3ae:	425b      	neglt	r3, r3
 800e3b0:	f042 0202 	orrlt.w	r2, r2, #2
 800e3b4:	9307      	strge	r3, [sp, #28]
 800e3b6:	9307      	strlt	r3, [sp, #28]
 800e3b8:	bfb8      	it	lt
 800e3ba:	9204      	strlt	r2, [sp, #16]
 800e3bc:	7823      	ldrb	r3, [r4, #0]
 800e3be:	2b2e      	cmp	r3, #46	@ 0x2e
 800e3c0:	d10a      	bne.n	800e3d8 <_svfiprintf_r+0x130>
 800e3c2:	7863      	ldrb	r3, [r4, #1]
 800e3c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3c6:	d132      	bne.n	800e42e <_svfiprintf_r+0x186>
 800e3c8:	9b03      	ldr	r3, [sp, #12]
 800e3ca:	1d1a      	adds	r2, r3, #4
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	9203      	str	r2, [sp, #12]
 800e3d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3d4:	3402      	adds	r4, #2
 800e3d6:	9305      	str	r3, [sp, #20]
 800e3d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e49c <_svfiprintf_r+0x1f4>
 800e3dc:	7821      	ldrb	r1, [r4, #0]
 800e3de:	2203      	movs	r2, #3
 800e3e0:	4650      	mov	r0, sl
 800e3e2:	f7f1 ff1d 	bl	8000220 <memchr>
 800e3e6:	b138      	cbz	r0, 800e3f8 <_svfiprintf_r+0x150>
 800e3e8:	9b04      	ldr	r3, [sp, #16]
 800e3ea:	eba0 000a 	sub.w	r0, r0, sl
 800e3ee:	2240      	movs	r2, #64	@ 0x40
 800e3f0:	4082      	lsls	r2, r0
 800e3f2:	4313      	orrs	r3, r2
 800e3f4:	3401      	adds	r4, #1
 800e3f6:	9304      	str	r3, [sp, #16]
 800e3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3fc:	4824      	ldr	r0, [pc, #144]	@ (800e490 <_svfiprintf_r+0x1e8>)
 800e3fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e402:	2206      	movs	r2, #6
 800e404:	f7f1 ff0c 	bl	8000220 <memchr>
 800e408:	2800      	cmp	r0, #0
 800e40a:	d036      	beq.n	800e47a <_svfiprintf_r+0x1d2>
 800e40c:	4b21      	ldr	r3, [pc, #132]	@ (800e494 <_svfiprintf_r+0x1ec>)
 800e40e:	bb1b      	cbnz	r3, 800e458 <_svfiprintf_r+0x1b0>
 800e410:	9b03      	ldr	r3, [sp, #12]
 800e412:	3307      	adds	r3, #7
 800e414:	f023 0307 	bic.w	r3, r3, #7
 800e418:	3308      	adds	r3, #8
 800e41a:	9303      	str	r3, [sp, #12]
 800e41c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e41e:	4433      	add	r3, r6
 800e420:	9309      	str	r3, [sp, #36]	@ 0x24
 800e422:	e76a      	b.n	800e2fa <_svfiprintf_r+0x52>
 800e424:	fb0c 3202 	mla	r2, ip, r2, r3
 800e428:	460c      	mov	r4, r1
 800e42a:	2001      	movs	r0, #1
 800e42c:	e7a8      	b.n	800e380 <_svfiprintf_r+0xd8>
 800e42e:	2300      	movs	r3, #0
 800e430:	3401      	adds	r4, #1
 800e432:	9305      	str	r3, [sp, #20]
 800e434:	4619      	mov	r1, r3
 800e436:	f04f 0c0a 	mov.w	ip, #10
 800e43a:	4620      	mov	r0, r4
 800e43c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e440:	3a30      	subs	r2, #48	@ 0x30
 800e442:	2a09      	cmp	r2, #9
 800e444:	d903      	bls.n	800e44e <_svfiprintf_r+0x1a6>
 800e446:	2b00      	cmp	r3, #0
 800e448:	d0c6      	beq.n	800e3d8 <_svfiprintf_r+0x130>
 800e44a:	9105      	str	r1, [sp, #20]
 800e44c:	e7c4      	b.n	800e3d8 <_svfiprintf_r+0x130>
 800e44e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e452:	4604      	mov	r4, r0
 800e454:	2301      	movs	r3, #1
 800e456:	e7f0      	b.n	800e43a <_svfiprintf_r+0x192>
 800e458:	ab03      	add	r3, sp, #12
 800e45a:	9300      	str	r3, [sp, #0]
 800e45c:	462a      	mov	r2, r5
 800e45e:	4b0e      	ldr	r3, [pc, #56]	@ (800e498 <_svfiprintf_r+0x1f0>)
 800e460:	a904      	add	r1, sp, #16
 800e462:	4638      	mov	r0, r7
 800e464:	f3af 8000 	nop.w
 800e468:	1c42      	adds	r2, r0, #1
 800e46a:	4606      	mov	r6, r0
 800e46c:	d1d6      	bne.n	800e41c <_svfiprintf_r+0x174>
 800e46e:	89ab      	ldrh	r3, [r5, #12]
 800e470:	065b      	lsls	r3, r3, #25
 800e472:	f53f af2d 	bmi.w	800e2d0 <_svfiprintf_r+0x28>
 800e476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e478:	e72c      	b.n	800e2d4 <_svfiprintf_r+0x2c>
 800e47a:	ab03      	add	r3, sp, #12
 800e47c:	9300      	str	r3, [sp, #0]
 800e47e:	462a      	mov	r2, r5
 800e480:	4b05      	ldr	r3, [pc, #20]	@ (800e498 <_svfiprintf_r+0x1f0>)
 800e482:	a904      	add	r1, sp, #16
 800e484:	4638      	mov	r0, r7
 800e486:	f000 f879 	bl	800e57c <_printf_i>
 800e48a:	e7ed      	b.n	800e468 <_svfiprintf_r+0x1c0>
 800e48c:	0800ecdc 	.word	0x0800ecdc
 800e490:	0800ece6 	.word	0x0800ece6
 800e494:	00000000 	.word	0x00000000
 800e498:	0800e1f1 	.word	0x0800e1f1
 800e49c:	0800ece2 	.word	0x0800ece2

0800e4a0 <_printf_common>:
 800e4a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4a4:	4616      	mov	r6, r2
 800e4a6:	4698      	mov	r8, r3
 800e4a8:	688a      	ldr	r2, [r1, #8]
 800e4aa:	690b      	ldr	r3, [r1, #16]
 800e4ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	bfb8      	it	lt
 800e4b4:	4613      	movlt	r3, r2
 800e4b6:	6033      	str	r3, [r6, #0]
 800e4b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e4bc:	4607      	mov	r7, r0
 800e4be:	460c      	mov	r4, r1
 800e4c0:	b10a      	cbz	r2, 800e4c6 <_printf_common+0x26>
 800e4c2:	3301      	adds	r3, #1
 800e4c4:	6033      	str	r3, [r6, #0]
 800e4c6:	6823      	ldr	r3, [r4, #0]
 800e4c8:	0699      	lsls	r1, r3, #26
 800e4ca:	bf42      	ittt	mi
 800e4cc:	6833      	ldrmi	r3, [r6, #0]
 800e4ce:	3302      	addmi	r3, #2
 800e4d0:	6033      	strmi	r3, [r6, #0]
 800e4d2:	6825      	ldr	r5, [r4, #0]
 800e4d4:	f015 0506 	ands.w	r5, r5, #6
 800e4d8:	d106      	bne.n	800e4e8 <_printf_common+0x48>
 800e4da:	f104 0a19 	add.w	sl, r4, #25
 800e4de:	68e3      	ldr	r3, [r4, #12]
 800e4e0:	6832      	ldr	r2, [r6, #0]
 800e4e2:	1a9b      	subs	r3, r3, r2
 800e4e4:	42ab      	cmp	r3, r5
 800e4e6:	dc26      	bgt.n	800e536 <_printf_common+0x96>
 800e4e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e4ec:	6822      	ldr	r2, [r4, #0]
 800e4ee:	3b00      	subs	r3, #0
 800e4f0:	bf18      	it	ne
 800e4f2:	2301      	movne	r3, #1
 800e4f4:	0692      	lsls	r2, r2, #26
 800e4f6:	d42b      	bmi.n	800e550 <_printf_common+0xb0>
 800e4f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e4fc:	4641      	mov	r1, r8
 800e4fe:	4638      	mov	r0, r7
 800e500:	47c8      	blx	r9
 800e502:	3001      	adds	r0, #1
 800e504:	d01e      	beq.n	800e544 <_printf_common+0xa4>
 800e506:	6823      	ldr	r3, [r4, #0]
 800e508:	6922      	ldr	r2, [r4, #16]
 800e50a:	f003 0306 	and.w	r3, r3, #6
 800e50e:	2b04      	cmp	r3, #4
 800e510:	bf02      	ittt	eq
 800e512:	68e5      	ldreq	r5, [r4, #12]
 800e514:	6833      	ldreq	r3, [r6, #0]
 800e516:	1aed      	subeq	r5, r5, r3
 800e518:	68a3      	ldr	r3, [r4, #8]
 800e51a:	bf0c      	ite	eq
 800e51c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e520:	2500      	movne	r5, #0
 800e522:	4293      	cmp	r3, r2
 800e524:	bfc4      	itt	gt
 800e526:	1a9b      	subgt	r3, r3, r2
 800e528:	18ed      	addgt	r5, r5, r3
 800e52a:	2600      	movs	r6, #0
 800e52c:	341a      	adds	r4, #26
 800e52e:	42b5      	cmp	r5, r6
 800e530:	d11a      	bne.n	800e568 <_printf_common+0xc8>
 800e532:	2000      	movs	r0, #0
 800e534:	e008      	b.n	800e548 <_printf_common+0xa8>
 800e536:	2301      	movs	r3, #1
 800e538:	4652      	mov	r2, sl
 800e53a:	4641      	mov	r1, r8
 800e53c:	4638      	mov	r0, r7
 800e53e:	47c8      	blx	r9
 800e540:	3001      	adds	r0, #1
 800e542:	d103      	bne.n	800e54c <_printf_common+0xac>
 800e544:	f04f 30ff 	mov.w	r0, #4294967295
 800e548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e54c:	3501      	adds	r5, #1
 800e54e:	e7c6      	b.n	800e4de <_printf_common+0x3e>
 800e550:	18e1      	adds	r1, r4, r3
 800e552:	1c5a      	adds	r2, r3, #1
 800e554:	2030      	movs	r0, #48	@ 0x30
 800e556:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e55a:	4422      	add	r2, r4
 800e55c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e560:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e564:	3302      	adds	r3, #2
 800e566:	e7c7      	b.n	800e4f8 <_printf_common+0x58>
 800e568:	2301      	movs	r3, #1
 800e56a:	4622      	mov	r2, r4
 800e56c:	4641      	mov	r1, r8
 800e56e:	4638      	mov	r0, r7
 800e570:	47c8      	blx	r9
 800e572:	3001      	adds	r0, #1
 800e574:	d0e6      	beq.n	800e544 <_printf_common+0xa4>
 800e576:	3601      	adds	r6, #1
 800e578:	e7d9      	b.n	800e52e <_printf_common+0x8e>
	...

0800e57c <_printf_i>:
 800e57c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e580:	7e0f      	ldrb	r7, [r1, #24]
 800e582:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e584:	2f78      	cmp	r7, #120	@ 0x78
 800e586:	4691      	mov	r9, r2
 800e588:	4680      	mov	r8, r0
 800e58a:	460c      	mov	r4, r1
 800e58c:	469a      	mov	sl, r3
 800e58e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e592:	d807      	bhi.n	800e5a4 <_printf_i+0x28>
 800e594:	2f62      	cmp	r7, #98	@ 0x62
 800e596:	d80a      	bhi.n	800e5ae <_printf_i+0x32>
 800e598:	2f00      	cmp	r7, #0
 800e59a:	f000 80d1 	beq.w	800e740 <_printf_i+0x1c4>
 800e59e:	2f58      	cmp	r7, #88	@ 0x58
 800e5a0:	f000 80b8 	beq.w	800e714 <_printf_i+0x198>
 800e5a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e5a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e5ac:	e03a      	b.n	800e624 <_printf_i+0xa8>
 800e5ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e5b2:	2b15      	cmp	r3, #21
 800e5b4:	d8f6      	bhi.n	800e5a4 <_printf_i+0x28>
 800e5b6:	a101      	add	r1, pc, #4	@ (adr r1, 800e5bc <_printf_i+0x40>)
 800e5b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e5bc:	0800e615 	.word	0x0800e615
 800e5c0:	0800e629 	.word	0x0800e629
 800e5c4:	0800e5a5 	.word	0x0800e5a5
 800e5c8:	0800e5a5 	.word	0x0800e5a5
 800e5cc:	0800e5a5 	.word	0x0800e5a5
 800e5d0:	0800e5a5 	.word	0x0800e5a5
 800e5d4:	0800e629 	.word	0x0800e629
 800e5d8:	0800e5a5 	.word	0x0800e5a5
 800e5dc:	0800e5a5 	.word	0x0800e5a5
 800e5e0:	0800e5a5 	.word	0x0800e5a5
 800e5e4:	0800e5a5 	.word	0x0800e5a5
 800e5e8:	0800e727 	.word	0x0800e727
 800e5ec:	0800e653 	.word	0x0800e653
 800e5f0:	0800e6e1 	.word	0x0800e6e1
 800e5f4:	0800e5a5 	.word	0x0800e5a5
 800e5f8:	0800e5a5 	.word	0x0800e5a5
 800e5fc:	0800e749 	.word	0x0800e749
 800e600:	0800e5a5 	.word	0x0800e5a5
 800e604:	0800e653 	.word	0x0800e653
 800e608:	0800e5a5 	.word	0x0800e5a5
 800e60c:	0800e5a5 	.word	0x0800e5a5
 800e610:	0800e6e9 	.word	0x0800e6e9
 800e614:	6833      	ldr	r3, [r6, #0]
 800e616:	1d1a      	adds	r2, r3, #4
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	6032      	str	r2, [r6, #0]
 800e61c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e620:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e624:	2301      	movs	r3, #1
 800e626:	e09c      	b.n	800e762 <_printf_i+0x1e6>
 800e628:	6833      	ldr	r3, [r6, #0]
 800e62a:	6820      	ldr	r0, [r4, #0]
 800e62c:	1d19      	adds	r1, r3, #4
 800e62e:	6031      	str	r1, [r6, #0]
 800e630:	0606      	lsls	r6, r0, #24
 800e632:	d501      	bpl.n	800e638 <_printf_i+0xbc>
 800e634:	681d      	ldr	r5, [r3, #0]
 800e636:	e003      	b.n	800e640 <_printf_i+0xc4>
 800e638:	0645      	lsls	r5, r0, #25
 800e63a:	d5fb      	bpl.n	800e634 <_printf_i+0xb8>
 800e63c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e640:	2d00      	cmp	r5, #0
 800e642:	da03      	bge.n	800e64c <_printf_i+0xd0>
 800e644:	232d      	movs	r3, #45	@ 0x2d
 800e646:	426d      	negs	r5, r5
 800e648:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e64c:	4858      	ldr	r0, [pc, #352]	@ (800e7b0 <_printf_i+0x234>)
 800e64e:	230a      	movs	r3, #10
 800e650:	e011      	b.n	800e676 <_printf_i+0xfa>
 800e652:	6821      	ldr	r1, [r4, #0]
 800e654:	6833      	ldr	r3, [r6, #0]
 800e656:	0608      	lsls	r0, r1, #24
 800e658:	f853 5b04 	ldr.w	r5, [r3], #4
 800e65c:	d402      	bmi.n	800e664 <_printf_i+0xe8>
 800e65e:	0649      	lsls	r1, r1, #25
 800e660:	bf48      	it	mi
 800e662:	b2ad      	uxthmi	r5, r5
 800e664:	2f6f      	cmp	r7, #111	@ 0x6f
 800e666:	4852      	ldr	r0, [pc, #328]	@ (800e7b0 <_printf_i+0x234>)
 800e668:	6033      	str	r3, [r6, #0]
 800e66a:	bf14      	ite	ne
 800e66c:	230a      	movne	r3, #10
 800e66e:	2308      	moveq	r3, #8
 800e670:	2100      	movs	r1, #0
 800e672:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e676:	6866      	ldr	r6, [r4, #4]
 800e678:	60a6      	str	r6, [r4, #8]
 800e67a:	2e00      	cmp	r6, #0
 800e67c:	db05      	blt.n	800e68a <_printf_i+0x10e>
 800e67e:	6821      	ldr	r1, [r4, #0]
 800e680:	432e      	orrs	r6, r5
 800e682:	f021 0104 	bic.w	r1, r1, #4
 800e686:	6021      	str	r1, [r4, #0]
 800e688:	d04b      	beq.n	800e722 <_printf_i+0x1a6>
 800e68a:	4616      	mov	r6, r2
 800e68c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e690:	fb03 5711 	mls	r7, r3, r1, r5
 800e694:	5dc7      	ldrb	r7, [r0, r7]
 800e696:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e69a:	462f      	mov	r7, r5
 800e69c:	42bb      	cmp	r3, r7
 800e69e:	460d      	mov	r5, r1
 800e6a0:	d9f4      	bls.n	800e68c <_printf_i+0x110>
 800e6a2:	2b08      	cmp	r3, #8
 800e6a4:	d10b      	bne.n	800e6be <_printf_i+0x142>
 800e6a6:	6823      	ldr	r3, [r4, #0]
 800e6a8:	07df      	lsls	r7, r3, #31
 800e6aa:	d508      	bpl.n	800e6be <_printf_i+0x142>
 800e6ac:	6923      	ldr	r3, [r4, #16]
 800e6ae:	6861      	ldr	r1, [r4, #4]
 800e6b0:	4299      	cmp	r1, r3
 800e6b2:	bfde      	ittt	le
 800e6b4:	2330      	movle	r3, #48	@ 0x30
 800e6b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e6ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e6be:	1b92      	subs	r2, r2, r6
 800e6c0:	6122      	str	r2, [r4, #16]
 800e6c2:	f8cd a000 	str.w	sl, [sp]
 800e6c6:	464b      	mov	r3, r9
 800e6c8:	aa03      	add	r2, sp, #12
 800e6ca:	4621      	mov	r1, r4
 800e6cc:	4640      	mov	r0, r8
 800e6ce:	f7ff fee7 	bl	800e4a0 <_printf_common>
 800e6d2:	3001      	adds	r0, #1
 800e6d4:	d14a      	bne.n	800e76c <_printf_i+0x1f0>
 800e6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e6da:	b004      	add	sp, #16
 800e6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6e0:	6823      	ldr	r3, [r4, #0]
 800e6e2:	f043 0320 	orr.w	r3, r3, #32
 800e6e6:	6023      	str	r3, [r4, #0]
 800e6e8:	4832      	ldr	r0, [pc, #200]	@ (800e7b4 <_printf_i+0x238>)
 800e6ea:	2778      	movs	r7, #120	@ 0x78
 800e6ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e6f0:	6823      	ldr	r3, [r4, #0]
 800e6f2:	6831      	ldr	r1, [r6, #0]
 800e6f4:	061f      	lsls	r7, r3, #24
 800e6f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800e6fa:	d402      	bmi.n	800e702 <_printf_i+0x186>
 800e6fc:	065f      	lsls	r7, r3, #25
 800e6fe:	bf48      	it	mi
 800e700:	b2ad      	uxthmi	r5, r5
 800e702:	6031      	str	r1, [r6, #0]
 800e704:	07d9      	lsls	r1, r3, #31
 800e706:	bf44      	itt	mi
 800e708:	f043 0320 	orrmi.w	r3, r3, #32
 800e70c:	6023      	strmi	r3, [r4, #0]
 800e70e:	b11d      	cbz	r5, 800e718 <_printf_i+0x19c>
 800e710:	2310      	movs	r3, #16
 800e712:	e7ad      	b.n	800e670 <_printf_i+0xf4>
 800e714:	4826      	ldr	r0, [pc, #152]	@ (800e7b0 <_printf_i+0x234>)
 800e716:	e7e9      	b.n	800e6ec <_printf_i+0x170>
 800e718:	6823      	ldr	r3, [r4, #0]
 800e71a:	f023 0320 	bic.w	r3, r3, #32
 800e71e:	6023      	str	r3, [r4, #0]
 800e720:	e7f6      	b.n	800e710 <_printf_i+0x194>
 800e722:	4616      	mov	r6, r2
 800e724:	e7bd      	b.n	800e6a2 <_printf_i+0x126>
 800e726:	6833      	ldr	r3, [r6, #0]
 800e728:	6825      	ldr	r5, [r4, #0]
 800e72a:	6961      	ldr	r1, [r4, #20]
 800e72c:	1d18      	adds	r0, r3, #4
 800e72e:	6030      	str	r0, [r6, #0]
 800e730:	062e      	lsls	r6, r5, #24
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	d501      	bpl.n	800e73a <_printf_i+0x1be>
 800e736:	6019      	str	r1, [r3, #0]
 800e738:	e002      	b.n	800e740 <_printf_i+0x1c4>
 800e73a:	0668      	lsls	r0, r5, #25
 800e73c:	d5fb      	bpl.n	800e736 <_printf_i+0x1ba>
 800e73e:	8019      	strh	r1, [r3, #0]
 800e740:	2300      	movs	r3, #0
 800e742:	6123      	str	r3, [r4, #16]
 800e744:	4616      	mov	r6, r2
 800e746:	e7bc      	b.n	800e6c2 <_printf_i+0x146>
 800e748:	6833      	ldr	r3, [r6, #0]
 800e74a:	1d1a      	adds	r2, r3, #4
 800e74c:	6032      	str	r2, [r6, #0]
 800e74e:	681e      	ldr	r6, [r3, #0]
 800e750:	6862      	ldr	r2, [r4, #4]
 800e752:	2100      	movs	r1, #0
 800e754:	4630      	mov	r0, r6
 800e756:	f7f1 fd63 	bl	8000220 <memchr>
 800e75a:	b108      	cbz	r0, 800e760 <_printf_i+0x1e4>
 800e75c:	1b80      	subs	r0, r0, r6
 800e75e:	6060      	str	r0, [r4, #4]
 800e760:	6863      	ldr	r3, [r4, #4]
 800e762:	6123      	str	r3, [r4, #16]
 800e764:	2300      	movs	r3, #0
 800e766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e76a:	e7aa      	b.n	800e6c2 <_printf_i+0x146>
 800e76c:	6923      	ldr	r3, [r4, #16]
 800e76e:	4632      	mov	r2, r6
 800e770:	4649      	mov	r1, r9
 800e772:	4640      	mov	r0, r8
 800e774:	47d0      	blx	sl
 800e776:	3001      	adds	r0, #1
 800e778:	d0ad      	beq.n	800e6d6 <_printf_i+0x15a>
 800e77a:	6823      	ldr	r3, [r4, #0]
 800e77c:	079b      	lsls	r3, r3, #30
 800e77e:	d413      	bmi.n	800e7a8 <_printf_i+0x22c>
 800e780:	68e0      	ldr	r0, [r4, #12]
 800e782:	9b03      	ldr	r3, [sp, #12]
 800e784:	4298      	cmp	r0, r3
 800e786:	bfb8      	it	lt
 800e788:	4618      	movlt	r0, r3
 800e78a:	e7a6      	b.n	800e6da <_printf_i+0x15e>
 800e78c:	2301      	movs	r3, #1
 800e78e:	4632      	mov	r2, r6
 800e790:	4649      	mov	r1, r9
 800e792:	4640      	mov	r0, r8
 800e794:	47d0      	blx	sl
 800e796:	3001      	adds	r0, #1
 800e798:	d09d      	beq.n	800e6d6 <_printf_i+0x15a>
 800e79a:	3501      	adds	r5, #1
 800e79c:	68e3      	ldr	r3, [r4, #12]
 800e79e:	9903      	ldr	r1, [sp, #12]
 800e7a0:	1a5b      	subs	r3, r3, r1
 800e7a2:	42ab      	cmp	r3, r5
 800e7a4:	dcf2      	bgt.n	800e78c <_printf_i+0x210>
 800e7a6:	e7eb      	b.n	800e780 <_printf_i+0x204>
 800e7a8:	2500      	movs	r5, #0
 800e7aa:	f104 0619 	add.w	r6, r4, #25
 800e7ae:	e7f5      	b.n	800e79c <_printf_i+0x220>
 800e7b0:	0800eced 	.word	0x0800eced
 800e7b4:	0800ecfe 	.word	0x0800ecfe

0800e7b8 <memmove>:
 800e7b8:	4288      	cmp	r0, r1
 800e7ba:	b510      	push	{r4, lr}
 800e7bc:	eb01 0402 	add.w	r4, r1, r2
 800e7c0:	d902      	bls.n	800e7c8 <memmove+0x10>
 800e7c2:	4284      	cmp	r4, r0
 800e7c4:	4623      	mov	r3, r4
 800e7c6:	d807      	bhi.n	800e7d8 <memmove+0x20>
 800e7c8:	1e43      	subs	r3, r0, #1
 800e7ca:	42a1      	cmp	r1, r4
 800e7cc:	d008      	beq.n	800e7e0 <memmove+0x28>
 800e7ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7d6:	e7f8      	b.n	800e7ca <memmove+0x12>
 800e7d8:	4402      	add	r2, r0
 800e7da:	4601      	mov	r1, r0
 800e7dc:	428a      	cmp	r2, r1
 800e7de:	d100      	bne.n	800e7e2 <memmove+0x2a>
 800e7e0:	bd10      	pop	{r4, pc}
 800e7e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7ea:	e7f7      	b.n	800e7dc <memmove+0x24>

0800e7ec <_sbrk_r>:
 800e7ec:	b538      	push	{r3, r4, r5, lr}
 800e7ee:	4d06      	ldr	r5, [pc, #24]	@ (800e808 <_sbrk_r+0x1c>)
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	4604      	mov	r4, r0
 800e7f4:	4608      	mov	r0, r1
 800e7f6:	602b      	str	r3, [r5, #0]
 800e7f8:	f7f2 fe3a 	bl	8001470 <_sbrk>
 800e7fc:	1c43      	adds	r3, r0, #1
 800e7fe:	d102      	bne.n	800e806 <_sbrk_r+0x1a>
 800e800:	682b      	ldr	r3, [r5, #0]
 800e802:	b103      	cbz	r3, 800e806 <_sbrk_r+0x1a>
 800e804:	6023      	str	r3, [r4, #0]
 800e806:	bd38      	pop	{r3, r4, r5, pc}
 800e808:	2000a54c 	.word	0x2000a54c

0800e80c <_realloc_r>:
 800e80c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e810:	4607      	mov	r7, r0
 800e812:	4614      	mov	r4, r2
 800e814:	460d      	mov	r5, r1
 800e816:	b921      	cbnz	r1, 800e822 <_realloc_r+0x16>
 800e818:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e81c:	4611      	mov	r1, r2
 800e81e:	f7ff bc5b 	b.w	800e0d8 <_malloc_r>
 800e822:	b92a      	cbnz	r2, 800e830 <_realloc_r+0x24>
 800e824:	f7ff fbec 	bl	800e000 <_free_r>
 800e828:	4625      	mov	r5, r4
 800e82a:	4628      	mov	r0, r5
 800e82c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e830:	f000 f81a 	bl	800e868 <_malloc_usable_size_r>
 800e834:	4284      	cmp	r4, r0
 800e836:	4606      	mov	r6, r0
 800e838:	d802      	bhi.n	800e840 <_realloc_r+0x34>
 800e83a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e83e:	d8f4      	bhi.n	800e82a <_realloc_r+0x1e>
 800e840:	4621      	mov	r1, r4
 800e842:	4638      	mov	r0, r7
 800e844:	f7ff fc48 	bl	800e0d8 <_malloc_r>
 800e848:	4680      	mov	r8, r0
 800e84a:	b908      	cbnz	r0, 800e850 <_realloc_r+0x44>
 800e84c:	4645      	mov	r5, r8
 800e84e:	e7ec      	b.n	800e82a <_realloc_r+0x1e>
 800e850:	42b4      	cmp	r4, r6
 800e852:	4622      	mov	r2, r4
 800e854:	4629      	mov	r1, r5
 800e856:	bf28      	it	cs
 800e858:	4632      	movcs	r2, r6
 800e85a:	f7ff fbc3 	bl	800dfe4 <memcpy>
 800e85e:	4629      	mov	r1, r5
 800e860:	4638      	mov	r0, r7
 800e862:	f7ff fbcd 	bl	800e000 <_free_r>
 800e866:	e7f1      	b.n	800e84c <_realloc_r+0x40>

0800e868 <_malloc_usable_size_r>:
 800e868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e86c:	1f18      	subs	r0, r3, #4
 800e86e:	2b00      	cmp	r3, #0
 800e870:	bfbc      	itt	lt
 800e872:	580b      	ldrlt	r3, [r1, r0]
 800e874:	18c0      	addlt	r0, r0, r3
 800e876:	4770      	bx	lr

0800e878 <_init>:
 800e878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e87a:	bf00      	nop
 800e87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e87e:	bc08      	pop	{r3}
 800e880:	469e      	mov	lr, r3
 800e882:	4770      	bx	lr

0800e884 <_fini>:
 800e884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e886:	bf00      	nop
 800e888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e88a:	bc08      	pop	{r3}
 800e88c:	469e      	mov	lr, r3
 800e88e:	4770      	bx	lr
