--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14839585030 paths analyzed, 22724 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.994ns.
--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[28].div_pipe_instance/newY_t_29 (SLICE_X29Y51.CIN), 17983416 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newX_4 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.753ns (Levels of Logic = 11)
  Clock Path Skew:      -0.206ns (1.043 - 1.249)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newX_4 to frac/gen_loop[28].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.393   frac/stage_x<28><4>
                                                       frac/gen_loop[27].div_pipe_instance/newX_4
    SLICE_X32Y41.B3      net (fanout=19)       1.333   frac/stage_x<28><4>
    SLICE_X32Y41.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X32Y42.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X32Y42.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<12>
    SLICE_X30Y43.D1      net (fanout=1)        0.609   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_107
    SLICE_X30Y43.COUT    Topcyd                0.381   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X30Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X30Y44.DMUX    Tcind                 0.362   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
    SLICE_X26Y46.B2      net (fanout=2)        0.841   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1410
    SLICE_X26Y46.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<14>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X26Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X26Y47.AMUX    Tcina                 0.286   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
    SLICE_X28Y48.A2      net (fanout=1)        0.696   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1713
    SLICE_X28Y48.BMUX    Topab                 0.528   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<17>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.178   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.753ns (4.767ns logic, 4.986ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newY_2 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.743ns (Levels of Logic = 11)
  Clock Path Skew:      -0.213ns (1.043 - 1.256)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newY_2 to frac/gen_loop[28].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.CQ      Tcko                  0.393   frac/stage_y<28><3>
                                                       frac/gen_loop[27].div_pipe_instance/newY_2
    SLICE_X32Y40.B2      net (fanout=19)       1.111   frac/stage_y<28><2>
    SLICE_X32Y40.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<2>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
    SLICE_X30Y42.A2      net (fanout=2)        0.702   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_38
    SLICE_X30Y42.DMUX    Topad                 0.676   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<3>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
    SLICE_X26Y44.B1      net (fanout=1)        0.821   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_610
    SLICE_X26Y44.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<6>_INV_0
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
    SLICE_X26Y45.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
    SLICE_X26Y45.AMUX    Tcina                 0.286   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X28Y46.A2      net (fanout=1)        0.696   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_913
    SLICE_X28Y46.COUT    Topcya                0.492   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<9>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.COUT    Tbyp                  0.089   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.178   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.743ns (4.906ns logic, 4.837ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newX_4 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.748ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (1.043 - 1.249)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newX_4 to frac/gen_loop[28].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.393   frac/stage_x<28><4>
                                                       frac/gen_loop[27].div_pipe_instance/newX_4
    SLICE_X32Y41.B3      net (fanout=19)       1.333   frac/stage_x<28><4>
    SLICE_X32Y41.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X30Y43.A2      net (fanout=1)        0.695   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_77
    SLICE_X30Y43.DMUX    Topad                 0.676   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<7>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X26Y45.B1      net (fanout=1)        0.821   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1010
    SLICE_X26Y45.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<10>_INV_0
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X28Y46.C1      net (fanout=1)        0.713   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1117
    SLICE_X28Y46.COUT    Topcyc                0.398   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<11>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.COUT    Tbyp                  0.089   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.178   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.748ns (4.679ns logic, 5.069ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[28].div_pipe_instance/newY_t_27 (SLICE_X29Y51.CIN), 17983416 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newX_4 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.749ns (Levels of Logic = 11)
  Clock Path Skew:      -0.206ns (1.043 - 1.249)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newX_4 to frac/gen_loop[28].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.393   frac/stage_x<28><4>
                                                       frac/gen_loop[27].div_pipe_instance/newX_4
    SLICE_X32Y41.B3      net (fanout=19)       1.333   frac/stage_x<28><4>
    SLICE_X32Y41.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X32Y42.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X32Y42.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<12>
    SLICE_X30Y43.D1      net (fanout=1)        0.609   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_107
    SLICE_X30Y43.COUT    Topcyd                0.381   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X30Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X30Y44.DMUX    Tcind                 0.362   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
    SLICE_X26Y46.B2      net (fanout=2)        0.841   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1410
    SLICE_X26Y46.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<14>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X26Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X26Y47.AMUX    Tcina                 0.286   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
    SLICE_X28Y48.A2      net (fanout=1)        0.696   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1713
    SLICE_X28Y48.BMUX    Topab                 0.528   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<17>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.174   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.749ns (4.763ns logic, 4.986ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newY_2 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 11)
  Clock Path Skew:      -0.213ns (1.043 - 1.256)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newY_2 to frac/gen_loop[28].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.CQ      Tcko                  0.393   frac/stage_y<28><3>
                                                       frac/gen_loop[27].div_pipe_instance/newY_2
    SLICE_X32Y40.B2      net (fanout=19)       1.111   frac/stage_y<28><2>
    SLICE_X32Y40.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<2>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
    SLICE_X30Y42.A2      net (fanout=2)        0.702   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_38
    SLICE_X30Y42.DMUX    Topad                 0.676   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<3>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
    SLICE_X26Y44.B1      net (fanout=1)        0.821   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_610
    SLICE_X26Y44.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<6>_INV_0
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
    SLICE_X26Y45.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<8>
    SLICE_X26Y45.AMUX    Tcina                 0.286   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X28Y46.A2      net (fanout=1)        0.696   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_913
    SLICE_X28Y46.COUT    Topcya                0.492   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<9>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.COUT    Tbyp                  0.089   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.174   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (4.902ns logic, 4.837ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[27].div_pipe_instance/newX_4 (FF)
  Destination:          frac/gen_loop[28].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.744ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (1.043 - 1.249)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[27].div_pipe_instance/newX_4 to frac/gen_loop[28].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.393   frac/stage_x<28><4>
                                                       frac/gen_loop[27].div_pipe_instance/newX_4
    SLICE_X32Y41.B3      net (fanout=19)       1.333   frac/stage_x<28><4>
    SLICE_X32Y41.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_lut<6>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X30Y43.A2      net (fanout=1)        0.695   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_77
    SLICE_X30Y43.DMUX    Topad                 0.676   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_lut<7>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X26Y45.B1      net (fanout=1)        0.821   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1010
    SLICE_X26Y45.CMUX    Topbc                 0.662   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_lut<10>_INV_0
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X28Y46.C1      net (fanout=1)        0.713   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1117
    SLICE_X28Y46.COUT    Topcyc                0.398   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_lut<11>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<12>
    SLICE_X28Y47.COUT    Tbyp                  0.089   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X28Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X27Y47.B2      net (fanout=2)        0.817   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X27Y47.COUT    Topcyb                0.509   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X27Y48.BMUX    Tcinb                 0.358   frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[28].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X29Y50.D3      net (fanout=2)        0.690   frac/gen_loop[28].div_pipe_instance/n0052<22>
    SLICE_X29Y50.COUT    Topcyd                0.396   frac/gen_loop[28].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_lut<24>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CIN     net (fanout=1)        0.000   frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_cy<24>
    SLICE_X29Y51.CLK     Tcinck                0.174   frac/gen_loop[28].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[28].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[28].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.744ns (4.675ns logic, 5.069ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[38].div_pipe_instance/newY_t_29 (SLICE_X32Y170.B2), 4496512 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[37].div_pipe_instance/newX_0 (FF)
  Destination:          frac/gen_loop[38].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.851ns (Levels of Logic = 10)
  Clock Path Skew:      -0.089ns (1.013 - 1.102)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[37].div_pipe_instance/newX_0 to frac/gen_loop[38].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y163.DQ     Tcko                  0.393   frac/stage_x<38><0>
                                                       frac/gen_loop[37].div_pipe_instance/newX_0
    SLICE_X27Y162.A2     net (fanout=18)       1.482   frac/stage_x<38><0>
    SLICE_X27Y162.COUT   Topcya                0.492   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_lut<3>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
    SLICE_X27Y163.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
    SLICE_X27Y163.AMUX   Tcina                 0.286   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<10>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<10>
    SLICE_X28Y162.B2     net (fanout=2)        0.716   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_86
    SLICE_X28Y162.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_lut<8>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X28Y163.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X28Y163.DMUX   Tcind                 0.371   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<14>
    SLICE_X31Y163.B1     net (fanout=2)        0.614   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1410
    SLICE_X31Y163.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_lut<14>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X31Y164.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X31Y164.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<20>
    SLICE_X35Y165.B2     net (fanout=1)        0.699   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1813
    SLICE_X35Y165.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_lut<18>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X35Y166.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X35Y166.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<24>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<24>
    SLICE_X33Y166.B1     net (fanout=2)        0.610   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_2214
    SLICE_X33Y166.DMUX   Topbd                 0.711   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_lut<22>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X32Y170.B2     net (fanout=2)        0.716   frac/gen_loop[38].div_pipe_instance/n0052<24>
    SLICE_X32Y170.CLK    Tas                   0.518   frac/gen_loop[38].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_lut<26>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[38].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.851ns (5.014ns logic, 4.837ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[37].div_pipe_instance/newX_0 (FF)
  Destination:          frac/gen_loop[38].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 10)
  Clock Path Skew:      -0.089ns (1.013 - 1.102)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[37].div_pipe_instance/newX_0 to frac/gen_loop[38].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y163.DQ     Tcko                  0.393   frac/stage_x<38><0>
                                                       frac/gen_loop[37].div_pipe_instance/newX_0
    SLICE_X27Y162.A2     net (fanout=18)       1.482   frac/stage_x<38><0>
    SLICE_X27Y162.COUT   Topcya                0.492   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_lut<3>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
    SLICE_X27Y163.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<6>
    SLICE_X27Y163.AMUX   Tcina                 0.286   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<10>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd6_cy<10>
    SLICE_X28Y162.B2     net (fanout=2)        0.716   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_86
    SLICE_X28Y162.DMUX   Topbd                 0.711   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_lut<8>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X31Y162.B1     net (fanout=1)        0.606   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1010
    SLICE_X31Y162.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_lut<10>_INV_0
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X31Y163.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X31Y163.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X35Y164.B1     net (fanout=1)        0.698   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1413
    SLICE_X35Y164.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_lut<14>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X35Y165.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X35Y165.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X33Y165.B1     net (fanout=2)        0.610   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X33Y165.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X33Y166.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X33Y166.DMUX   Tcind                 0.371   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X32Y170.B2     net (fanout=2)        0.716   frac/gen_loop[38].div_pipe_instance/n0052<24>
    SLICE_X32Y170.CLK    Tas                   0.518   frac/gen_loop[38].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_lut<26>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[38].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (5.014ns logic, 4.828ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[37].div_pipe_instance/newX_0 (FF)
  Destination:          frac/gen_loop[38].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.816ns (Levels of Logic = 11)
  Clock Path Skew:      -0.089ns (1.013 - 1.102)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[37].div_pipe_instance/newX_0 to frac/gen_loop[38].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y163.DQ     Tcko                  0.393   frac/stage_x<38><0>
                                                       frac/gen_loop[37].div_pipe_instance/newX_0
    SLICE_X26Y161.B4     net (fanout=18)       1.395   frac/stage_x<38><0>
    SLICE_X26Y161.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_lut<2>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
    SLICE_X26Y162.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_cy<4>
    SLICE_X26Y162.AMUX   Tcina                 0.286   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd7_cy<8>
    SLICE_X28Y161.C2     net (fanout=1)        0.702   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_57
    SLICE_X28Y161.COUT   Topcyc                0.398   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_lut<5>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
    SLICE_X28Y162.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<6>
    SLICE_X28Y162.DMUX   Tcind                 0.371   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd10_cy<10>
    SLICE_X31Y162.B1     net (fanout=1)        0.606   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1010
    SLICE_X31Y162.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_lut<10>_INV_0
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X31Y163.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<12>
    SLICE_X31Y163.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd13_cy<16>
    SLICE_X35Y164.B1     net (fanout=1)        0.698   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1413
    SLICE_X35Y164.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_lut<14>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X35Y165.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<16>
    SLICE_X35Y165.BMUX   Tcinb                 0.358   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd14_cy<20>
    SLICE_X33Y165.B1     net (fanout=2)        0.610   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd_1814
    SLICE_X33Y165.COUT   Topcyb                0.509   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_lut<18>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X33Y166.CIN    net (fanout=1)        0.000   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<20>
    SLICE_X33Y166.DMUX   Tcind                 0.371   frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
                                                       frac/gen_loop[38].div_pipe_instance/Mmult_n0052_Madd15_cy<24>
    SLICE_X32Y170.B2     net (fanout=2)        0.716   frac/gen_loop[38].div_pipe_instance/n0052<24>
    SLICE_X32Y170.CLK    Tas                   0.518   frac/gen_loop[38].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_lut<26>
                                                       frac/gen_loop[38].div_pipe_instance/Madd_n0059_Madd_xor<28>
                                                       frac/gen_loop[38].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.816ns (5.089ns logic, 4.727ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[58].div_pipe_instance/newY_2 (SLICE_X50Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[58].div_pipe_instance/newY_t_16 (FF)
  Destination:          frac/gen_loop[58].div_pipe_instance/newY_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.771 - 0.504)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[58].div_pipe_instance/newY_t_16 to frac/gen_loop[58].div_pipe_instance/newY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.CQ      Tcko                  0.141   frac/gen_loop[58].div_pipe_instance/newY_t<17>
                                                       frac/gen_loop[58].div_pipe_instance/newY_t_16
    SLICE_X50Y83.CX      net (fanout=1)        0.191   frac/gen_loop[58].div_pipe_instance/newY_t<16>
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.063   frac/stage_y<59><3>
                                                       frac/gen_loop[58].div_pipe_instance/newY_2
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.078ns logic, 0.191ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X2Y39.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[61].div_pipe_instance/newDiv_3 (FF)
  Destination:          frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.343ns (0.903 - 0.560)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[61].div_pipe_instance/newDiv_3 to frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X59Y101.DQ       Tcko                  0.141   frac/divOut<3>
                                                         frac/gen_loop[61].div_pipe_instance/newDiv_3
    RAMB18_X2Y39.DIADI2    net (fanout=1)        0.509   frac/divOut<3>
    RAMB18_X2Y39.CLKARDCLK Trckd_DIA   (-Th)     0.296   frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.354ns (-0.155ns logic, 0.509ns route)
                                                         (-43.8% logic, 143.8% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[21].div_pipe_instance/newC2_8 (SLICE_X53Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[20].div_pipe_instance/newC2_8 (FF)
  Destination:          frac/gen_loop[21].div_pipe_instance/newC2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.772 - 0.509)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[20].div_pipe_instance/newC2_8 to frac/gen_loop[21].div_pipe_instance/newC2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y14.AQ      Tcko                  0.164   frac/stage_c2<21><11>
                                                       frac/gen_loop[20].div_pipe_instance/newC2_8
    SLICE_X53Y14.AX      net (fanout=2)        0.184   frac/stage_c2<21><8>
    SLICE_X53Y14.CLK     Tckdi       (-Th)     0.070   frac/stage_c2<22><11>
                                                       frac/gen_loop[21].div_pipe_instance/newC2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.094ns logic, 0.184ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    9.994|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14839585030 paths, 0 nets, and 120384 connections

Design statistics:
   Minimum period:   9.994ns{1}   (Maximum frequency: 100.060MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 17 21:23:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1405 MB



