/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [17:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [35:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[128];
  assign celloutsig_0_11z = ~celloutsig_0_19z;
  assign celloutsig_0_76z = celloutsig_0_8z | celloutsig_0_11z;
  assign celloutsig_0_8z = in_data[20] ^ _00_;
  reg [4:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_4z[6:2];
  assign { _01_[4], _00_, _01_[2:0] } = _07_;
  reg [8:0] _08_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_28z[5:2], celloutsig_0_30z };
  assign out_data[8:0] = _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 18'h00000;
    else _02_ <= in_data[151:134];
  assign celloutsig_0_21z = { celloutsig_0_6z[2], celloutsig_0_4z, celloutsig_0_19z } & in_data[94:86];
  assign celloutsig_1_2z = in_data[138:130] == { in_data[175:173], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_19z = celloutsig_0_0z[7:4] == in_data[48:45];
  assign celloutsig_1_17z = { _02_[14:0], celloutsig_1_9z } === { celloutsig_1_6z[20:10], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[65:55] === { celloutsig_0_0z[6:0], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_1_7z = ! { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_1_9z = ! celloutsig_1_8z[9:5];
  assign celloutsig_1_14z = ! { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = ! in_data[109:105];
  assign celloutsig_1_8z = { celloutsig_1_6z[4:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_5z[4:1], in_data[96] };
  assign celloutsig_0_4z = celloutsig_0_3z % { 1'h1, in_data[11:6] };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[175:174], celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_10z = celloutsig_0_3z[6:2] % { 1'h1, celloutsig_0_3z[5:3], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_9z[13:7], celloutsig_0_9z[22:17], celloutsig_0_2z } % { 1'h1, celloutsig_0_9z[17:7], celloutsig_0_9z[22:21] };
  assign celloutsig_0_30z = celloutsig_0_21z[8:4] % { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_0_0z = in_data[28:21] * in_data[91:84];
  assign celloutsig_1_6z = in_data[189:154] * { in_data[188:166], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z !== in_data[150:148];
  assign celloutsig_1_11z = ^ { celloutsig_1_1z[2:1], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[42:40], _01_[4], _00_, _01_[2:0] } << { in_data[30], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z } <<< { in_data[107], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z[6:1], celloutsig_1_0z, celloutsig_1_1z } <<< { celloutsig_1_10z[10:7], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_24z[7:4], celloutsig_0_10z } <<< in_data[79:71];
  assign celloutsig_0_3z = { in_data[16:11], celloutsig_0_2z } ~^ { in_data[62:57], celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[189:187] ~^ in_data[111:109];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_14z } ~^ celloutsig_1_13z[2:0];
  assign { celloutsig_0_9z[27:25], celloutsig_0_9z[28], celloutsig_0_9z[23:16], celloutsig_0_9z[13:7], celloutsig_0_9z[14], celloutsig_0_9z[15] } = ~ { _01_[4], _00_, _01_[2:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_19z };
  assign _01_[3] = _00_;
  assign { celloutsig_0_9z[24], celloutsig_0_9z[6:0] } = { celloutsig_0_9z[28], celloutsig_0_9z[22:16] };
  assign { out_data[128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
