Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Thu Jan 15 16:33:44 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):              0.295
  Slack (ns):              0.043
  Arrival (ns):            3.186
  Required (ns):           3.143
  Operating Conditions: slow_lv_lt

Path 2
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.297
  Slack (ns):              0.045
  Arrival (ns):            3.188
  Required (ns):           3.143
  Operating Conditions: slow_lv_lt

Path 3
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3]:D
  Delay (ns):              0.296
  Slack (ns):              0.048
  Arrival (ns):            3.176
  Required (ns):           3.128
  Operating Conditions: slow_lv_lt

Path 4
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:D
  Delay (ns):              0.143
  Slack (ns):              0.067
  Arrival (ns):            2.082
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            2.068
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            2.084
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            2.072
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            2.073
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 9
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.157
  Slack (ns):              0.081
  Arrival (ns):            3.614
  Required (ns):           3.533
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.085
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            2.074
  Required (ns):           1.991
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[8]:D
  Delay (ns):              0.153
  Slack (ns):              0.085
  Arrival (ns):            2.100
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 13
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            2.089
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:D
  Delay (ns):              0.165
  Slack (ns):              0.088
  Arrival (ns):            2.114
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 15
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.091
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin2[4]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin3[4]:D
  Delay (ns):              0.166
  Slack (ns):              0.089
  Arrival (ns):            2.097
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.086
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.086
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 19
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.116
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 20
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[0]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.099
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.085
  Required (ns):           1.995
  Operating Conditions: fast_hv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.087
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[3]:D
  Delay (ns):              0.166
  Slack (ns):              0.092
  Arrival (ns):            2.113
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.167
  Slack (ns):              0.093
  Arrival (ns):            2.095
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 25
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):              0.253
  Slack (ns):              0.098
  Arrival (ns):            2.188
  Required (ns):           2.090
  Operating Conditions: fast_hv_lt

Path 26
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D
  Delay (ns):              0.254
  Slack (ns):              0.099
  Arrival (ns):            2.189
  Required (ns):           2.090
  Operating Conditions: fast_hv_lt

Path 27
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[21]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[21]:D
  Delay (ns):              0.221
  Slack (ns):              0.107
  Arrival (ns):            2.158
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg[28]:D
  Delay (ns):              0.192
  Slack (ns):              0.110
  Arrival (ns):            2.144
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 29
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[16]:D
  Delay (ns):              0.207
  Slack (ns):              0.113
  Arrival (ns):            2.149
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.186
  Slack (ns):              0.113
  Arrival (ns):            2.108
  Required (ns):           1.995
  Operating Conditions: fast_hv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.117
  Arrival (ns):            2.114
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.117
  Arrival (ns):            2.112
  Required (ns):           1.995
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.125
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 34
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:D
  Delay (ns):              0.219
  Slack (ns):              0.121
  Arrival (ns):            2.145
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:D
  Delay (ns):              0.208
  Slack (ns):              0.121
  Arrival (ns):            2.129
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.118
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 37
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[1]:D
  Delay (ns):              0.213
  Slack (ns):              0.122
  Arrival (ns):            2.145
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[5].gpin2[5]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[5].gpin3[5]:D
  Delay (ns):              0.199
  Slack (ns):              0.122
  Arrival (ns):            2.130
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 39
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.199
  Slack (ns):              0.123
  Arrival (ns):            3.656
  Required (ns):           3.533
  Operating Conditions: fast_hv_lt

Path 40
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[8]:D
  Delay (ns):              0.201
  Slack (ns):              0.124
  Arrival (ns):            2.129
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[6]:D
  Delay (ns):              0.201
  Slack (ns):              0.124
  Arrival (ns):            2.129
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 42
  From: CoreTimer_C0_0/CoreTimer_C0_0/IntClr:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/RawTimInt:D
  Delay (ns):              0.201
  Slack (ns):              0.124
  Arrival (ns):            2.149
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 43
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:D
  Delay (ns):              0.202
  Slack (ns):              0.125
  Arrival (ns):            2.148
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.127
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:D
  Delay (ns):              0.199
  Slack (ns):              0.126
  Arrival (ns):            2.124
  Required (ns):           1.998
  Operating Conditions: fast_hv_lt

Path 46
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_ptr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.126
  Arrival (ns):            3.433
  Required (ns):           3.307
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.123
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 48
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.129
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 49
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:D
  Delay (ns):              0.205
  Slack (ns):              0.128
  Arrival (ns):            2.158
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.159
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 51
  From: CoreTimer_C1_0/CoreTimer_C1_0/CountIsZeroReg:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/RawTimInt:D
  Delay (ns):              0.201
  Slack (ns):              0.128
  Arrival (ns):            2.144
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[53]:D
  Delay (ns):              0.207
  Slack (ns):              0.129
  Arrival (ns):            2.155
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:D
  Delay (ns):              0.207
  Slack (ns):              0.130
  Arrival (ns):            2.138
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:D
  Delay (ns):              0.203
  Slack (ns):              0.130
  Arrival (ns):            2.107
  Required (ns):           1.977
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_ndmreset:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/havereset_skip_pwrup:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.122
  Required (ns):           1.992
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.130
  Arrival (ns):            2.134
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]:D
  Delay (ns):              0.206
  Slack (ns):              0.130
  Arrival (ns):            3.450
  Required (ns):           3.320
  Operating Conditions: fast_hv_lt

Path 58
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:D
  Delay (ns):              0.207
  Slack (ns):              0.130
  Arrival (ns):            3.447
  Required (ns):           3.317
  Operating Conditions: fast_hv_lt

Path 59
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.128
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.131
  Arrival (ns):            2.135
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:D
  Delay (ns):              0.207
  Slack (ns):              0.131
  Arrival (ns):            3.446
  Required (ns):           3.315
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:D
  Delay (ns):              0.208
  Slack (ns):              0.131
  Arrival (ns):            3.448
  Required (ns):           3.317
  Operating Conditions: fast_hv_lt

Path 63
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.128
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[24]:D
  Delay (ns):              0.209
  Slack (ns):              0.132
  Arrival (ns):            2.162
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 65
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24]:D
  Delay (ns):              0.277
  Slack (ns):              0.132
  Arrival (ns):            2.191
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abs_cmd_transfer_ff:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.138
  Required (ns):           2.006
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[1]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.134
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.163
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.141
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.130
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[5]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.154
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[1]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.154
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            3.450
  Required (ns):           3.317
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]:D
  Delay (ns):              0.212
  Slack (ns):              0.133
  Arrival (ns):            3.451
  Required (ns):           3.318
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[4]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.135
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.135
  Required (ns):           2.002
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.134
  Arrival (ns):            2.154
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28]:D
  Delay (ns):              0.207
  Slack (ns):              0.134
  Arrival (ns):            2.130
  Required (ns):           1.996
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.154
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[5]:D
  Delay (ns):              0.209
  Slack (ns):              0.134
  Arrival (ns):            3.454
  Required (ns):           3.320
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:D
  Delay (ns):              0.212
  Slack (ns):              0.134
  Arrival (ns):            3.452
  Required (ns):           3.318
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[11]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[12]:D
  Delay (ns):              0.211
  Slack (ns):              0.134
  Arrival (ns):            3.451
  Required (ns):           3.317
  Operating Conditions: fast_hv_lt

Path 83
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2_Z[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[5]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.138
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[6]:SLn
  Delay (ns):              0.264
  Slack (ns):              0.135
  Arrival (ns):            2.188
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[2]:D
  Delay (ns):              0.210
  Slack (ns):              0.135
  Arrival (ns):            3.449
  Required (ns):           3.314
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:D
  Delay (ns):              0.210
  Slack (ns):              0.136
  Arrival (ns):            2.133
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[8]:SLn
  Delay (ns):              0.265
  Slack (ns):              0.136
  Arrival (ns):            2.189
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 88
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[10]:D
  Delay (ns):              0.210
  Slack (ns):              0.136
  Arrival (ns):            2.157
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 89
  From: CoreTimer_C0_0/CoreTimer_C0_0/Load[19]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[19]:D
  Delay (ns):              0.210
  Slack (ns):              0.136
  Arrival (ns):            2.130
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0]:D
  Delay (ns):              0.211
  Slack (ns):              0.137
  Arrival (ns):            2.124
  Required (ns):           1.987
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1]:D
  Delay (ns):              0.210
  Slack (ns):              0.137
  Arrival (ns):            2.124
  Required (ns):           1.987
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[9]:SLn
  Delay (ns):              0.266
  Slack (ns):              0.137
  Arrival (ns):            2.190
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.131
  Required (ns):           1.993
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[7]:SLn
  Delay (ns):              0.267
  Slack (ns):              0.138
  Arrival (ns):            2.191
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[10]:SLn
  Delay (ns):              0.267
  Slack (ns):              0.138
  Arrival (ns):            2.191
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[2]:D
  Delay (ns):              0.211
  Slack (ns):              0.138
  Arrival (ns):            2.117
  Required (ns):           1.979
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.147
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[21]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.158
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.147
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 100
  From: CoreTimer_C0_0/CoreTimer_C0_0/Load[18]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[18]:D
  Delay (ns):              0.213
  Slack (ns):              0.139
  Arrival (ns):            2.133
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

