
Monitoring_System_LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016000  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001208  08016140  08016140  00026140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017348  08017348  0003e5d8  2**0
                  CONTENTS
  4 .ARM          00000008  08017348  08017348  00027348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017350  08017350  0003e5d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08017350  08017350  00027350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08017358  08017358  00027358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .USER_embedded_Keys 000000d8  0803e500  0803e500  0003e500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000118  20000000  08017360  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 LW_NVM_RAM    00000ef0  20008000  20008000  00048000  2**2
                  ALLOC
 11 .bss          00004158  20000118  20000118  00040118  2**2
                  ALLOC
 12 RAM1_region   00000000  20004270  20004270  0003e5d8  2**0
                  CONTENTS
 13 RAM2_region   00000000  20009000  20009000  0003e5d8  2**0
                  CONTENTS
 14 ._user_heap_stack 00000a00  20004270  20004270  00040118  2**0
                  ALLOC
 15 .ARM.attributes 0000002a  00000000  00000000  0003e5d8  2**0
                  CONTENTS, READONLY
 16 .comment      00000043  00000000  00000000  0003e602  2**0
                  CONTENTS, READONLY
 17 .debug_info   0006cdc0  00000000  00000000  0003e645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 0000dffb  00000000  00000000  000ab405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000204a3  00000000  00000000  000b9400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 000037a8  00000000  00000000  000d98a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00002dfe  00000000  00000000  000dd050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0002f524  00000000  00000000  000dfe4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line   0005f680  00000000  00000000  0010f372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_str    000ee8bb  00000000  00000000  0016e9f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_frame  00009f34  00000000  00000000  0025d2b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 0000009b  00000000  00000000  002671e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000118 	.word	0x20000118
 800015c:	00000000 	.word	0x00000000
 8000160:	08016128 	.word	0x08016128

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000011c 	.word	0x2000011c
 800017c:	08016128 	.word	0x08016128

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__gedf2>:
 8000508:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800050c:	e006      	b.n	800051c <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__ledf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	e002      	b.n	800051c <__cmpdf2+0x4>
 8000516:	bf00      	nop

08000518 <__cmpdf2>:
 8000518:	f04f 0c01 	mov.w	ip, #1
 800051c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000520:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000524:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000528:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800052c:	bf18      	it	ne
 800052e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000532:	d01b      	beq.n	800056c <__cmpdf2+0x54>
 8000534:	b001      	add	sp, #4
 8000536:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800053a:	bf0c      	ite	eq
 800053c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000540:	ea91 0f03 	teqne	r1, r3
 8000544:	bf02      	ittt	eq
 8000546:	ea90 0f02 	teqeq	r0, r2
 800054a:	2000      	moveq	r0, #0
 800054c:	4770      	bxeq	lr
 800054e:	f110 0f00 	cmn.w	r0, #0
 8000552:	ea91 0f03 	teq	r1, r3
 8000556:	bf58      	it	pl
 8000558:	4299      	cmppl	r1, r3
 800055a:	bf08      	it	eq
 800055c:	4290      	cmpeq	r0, r2
 800055e:	bf2c      	ite	cs
 8000560:	17d8      	asrcs	r0, r3, #31
 8000562:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000566:	f040 0001 	orr.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000574:	d102      	bne.n	800057c <__cmpdf2+0x64>
 8000576:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800057a:	d107      	bne.n	800058c <__cmpdf2+0x74>
 800057c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000584:	d1d6      	bne.n	8000534 <__cmpdf2+0x1c>
 8000586:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800058a:	d0d3      	beq.n	8000534 <__cmpdf2+0x1c>
 800058c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__aeabi_cdrcmple>:
 8000594:	4684      	mov	ip, r0
 8000596:	4610      	mov	r0, r2
 8000598:	4662      	mov	r2, ip
 800059a:	468c      	mov	ip, r1
 800059c:	4619      	mov	r1, r3
 800059e:	4663      	mov	r3, ip
 80005a0:	e000      	b.n	80005a4 <__aeabi_cdcmpeq>
 80005a2:	bf00      	nop

080005a4 <__aeabi_cdcmpeq>:
 80005a4:	b501      	push	{r0, lr}
 80005a6:	f7ff ffb7 	bl	8000518 <__cmpdf2>
 80005aa:	2800      	cmp	r0, #0
 80005ac:	bf48      	it	mi
 80005ae:	f110 0f00 	cmnmi.w	r0, #0
 80005b2:	bd01      	pop	{r0, pc}

080005b4 <__aeabi_dcmpeq>:
 80005b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b8:	f7ff fff4 	bl	80005a4 <__aeabi_cdcmpeq>
 80005bc:	bf0c      	ite	eq
 80005be:	2001      	moveq	r0, #1
 80005c0:	2000      	movne	r0, #0
 80005c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c6:	bf00      	nop

080005c8 <__aeabi_dcmplt>:
 80005c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005cc:	f7ff ffea 	bl	80005a4 <__aeabi_cdcmpeq>
 80005d0:	bf34      	ite	cc
 80005d2:	2001      	movcc	r0, #1
 80005d4:	2000      	movcs	r0, #0
 80005d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005da:	bf00      	nop

080005dc <__aeabi_dcmple>:
 80005dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e0:	f7ff ffe0 	bl	80005a4 <__aeabi_cdcmpeq>
 80005e4:	bf94      	ite	ls
 80005e6:	2001      	movls	r0, #1
 80005e8:	2000      	movhi	r0, #0
 80005ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ee:	bf00      	nop

080005f0 <__aeabi_dcmpge>:
 80005f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f4:	f7ff ffce 	bl	8000594 <__aeabi_cdrcmple>
 80005f8:	bf94      	ite	ls
 80005fa:	2001      	movls	r0, #1
 80005fc:	2000      	movhi	r0, #0
 80005fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000602:	bf00      	nop

08000604 <__aeabi_dcmpgt>:
 8000604:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000608:	f7ff ffc4 	bl	8000594 <__aeabi_cdrcmple>
 800060c:	bf34      	ite	cc
 800060e:	2001      	movcc	r0, #1
 8000610:	2000      	movcs	r0, #0
 8000612:	f85d fb08 	ldr.w	pc, [sp], #8
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_frsub>:
 8000668:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800066c:	e002      	b.n	8000674 <__addsf3>
 800066e:	bf00      	nop

08000670 <__aeabi_fsub>:
 8000670:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000674 <__addsf3>:
 8000674:	0042      	lsls	r2, r0, #1
 8000676:	bf1f      	itttt	ne
 8000678:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800067c:	ea92 0f03 	teqne	r2, r3
 8000680:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000684:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000688:	d06a      	beq.n	8000760 <__addsf3+0xec>
 800068a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800068e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000692:	bfc1      	itttt	gt
 8000694:	18d2      	addgt	r2, r2, r3
 8000696:	4041      	eorgt	r1, r0
 8000698:	4048      	eorgt	r0, r1
 800069a:	4041      	eorgt	r1, r0
 800069c:	bfb8      	it	lt
 800069e:	425b      	neglt	r3, r3
 80006a0:	2b19      	cmp	r3, #25
 80006a2:	bf88      	it	hi
 80006a4:	4770      	bxhi	lr
 80006a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006b2:	bf18      	it	ne
 80006b4:	4240      	negne	r0, r0
 80006b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006c2:	bf18      	it	ne
 80006c4:	4249      	negne	r1, r1
 80006c6:	ea92 0f03 	teq	r2, r3
 80006ca:	d03f      	beq.n	800074c <__addsf3+0xd8>
 80006cc:	f1a2 0201 	sub.w	r2, r2, #1
 80006d0:	fa41 fc03 	asr.w	ip, r1, r3
 80006d4:	eb10 000c 	adds.w	r0, r0, ip
 80006d8:	f1c3 0320 	rsb	r3, r3, #32
 80006dc:	fa01 f103 	lsl.w	r1, r1, r3
 80006e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006e4:	d502      	bpl.n	80006ec <__addsf3+0x78>
 80006e6:	4249      	negs	r1, r1
 80006e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006f0:	d313      	bcc.n	800071a <__addsf3+0xa6>
 80006f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006f6:	d306      	bcc.n	8000706 <__addsf3+0x92>
 80006f8:	0840      	lsrs	r0, r0, #1
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	f102 0201 	add.w	r2, r2, #1
 8000702:	2afe      	cmp	r2, #254	; 0xfe
 8000704:	d251      	bcs.n	80007aa <__addsf3+0x136>
 8000706:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800070a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800070e:	bf08      	it	eq
 8000710:	f020 0001 	biceq.w	r0, r0, #1
 8000714:	ea40 0003 	orr.w	r0, r0, r3
 8000718:	4770      	bx	lr
 800071a:	0049      	lsls	r1, r1, #1
 800071c:	eb40 0000 	adc.w	r0, r0, r0
 8000720:	3a01      	subs	r2, #1
 8000722:	bf28      	it	cs
 8000724:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000728:	d2ed      	bcs.n	8000706 <__addsf3+0x92>
 800072a:	fab0 fc80 	clz	ip, r0
 800072e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000732:	ebb2 020c 	subs.w	r2, r2, ip
 8000736:	fa00 f00c 	lsl.w	r0, r0, ip
 800073a:	bfaa      	itet	ge
 800073c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000740:	4252      	neglt	r2, r2
 8000742:	4318      	orrge	r0, r3
 8000744:	bfbc      	itt	lt
 8000746:	40d0      	lsrlt	r0, r2
 8000748:	4318      	orrlt	r0, r3
 800074a:	4770      	bx	lr
 800074c:	f092 0f00 	teq	r2, #0
 8000750:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000754:	bf06      	itte	eq
 8000756:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800075a:	3201      	addeq	r2, #1
 800075c:	3b01      	subne	r3, #1
 800075e:	e7b5      	b.n	80006cc <__addsf3+0x58>
 8000760:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000764:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000768:	bf18      	it	ne
 800076a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800076e:	d021      	beq.n	80007b4 <__addsf3+0x140>
 8000770:	ea92 0f03 	teq	r2, r3
 8000774:	d004      	beq.n	8000780 <__addsf3+0x10c>
 8000776:	f092 0f00 	teq	r2, #0
 800077a:	bf08      	it	eq
 800077c:	4608      	moveq	r0, r1
 800077e:	4770      	bx	lr
 8000780:	ea90 0f01 	teq	r0, r1
 8000784:	bf1c      	itt	ne
 8000786:	2000      	movne	r0, #0
 8000788:	4770      	bxne	lr
 800078a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800078e:	d104      	bne.n	800079a <__addsf3+0x126>
 8000790:	0040      	lsls	r0, r0, #1
 8000792:	bf28      	it	cs
 8000794:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000798:	4770      	bx	lr
 800079a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800079e:	bf3c      	itt	cc
 80007a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80007a4:	4770      	bxcc	lr
 80007a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b2:	4770      	bx	lr
 80007b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b8:	bf16      	itet	ne
 80007ba:	4608      	movne	r0, r1
 80007bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007c0:	4601      	movne	r1, r0
 80007c2:	0242      	lsls	r2, r0, #9
 80007c4:	bf06      	itte	eq
 80007c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007ca:	ea90 0f01 	teqeq	r0, r1
 80007ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007d2:	4770      	bx	lr

080007d4 <__aeabi_ui2f>:
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e004      	b.n	80007e4 <__aeabi_i2f+0x8>
 80007da:	bf00      	nop

080007dc <__aeabi_i2f>:
 80007dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	ea5f 0c00 	movs.w	ip, r0
 80007e8:	bf08      	it	eq
 80007ea:	4770      	bxeq	lr
 80007ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007f0:	4601      	mov	r1, r0
 80007f2:	f04f 0000 	mov.w	r0, #0
 80007f6:	e01c      	b.n	8000832 <__aeabi_l2f+0x2a>

080007f8 <__aeabi_ul2f>:
 80007f8:	ea50 0201 	orrs.w	r2, r0, r1
 80007fc:	bf08      	it	eq
 80007fe:	4770      	bxeq	lr
 8000800:	f04f 0300 	mov.w	r3, #0
 8000804:	e00a      	b.n	800081c <__aeabi_l2f+0x14>
 8000806:	bf00      	nop

08000808 <__aeabi_l2f>:
 8000808:	ea50 0201 	orrs.w	r2, r0, r1
 800080c:	bf08      	it	eq
 800080e:	4770      	bxeq	lr
 8000810:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000814:	d502      	bpl.n	800081c <__aeabi_l2f+0x14>
 8000816:	4240      	negs	r0, r0
 8000818:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800081c:	ea5f 0c01 	movs.w	ip, r1
 8000820:	bf02      	ittt	eq
 8000822:	4684      	moveq	ip, r0
 8000824:	4601      	moveq	r1, r0
 8000826:	2000      	moveq	r0, #0
 8000828:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800082c:	bf08      	it	eq
 800082e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000832:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000836:	fabc f28c 	clz	r2, ip
 800083a:	3a08      	subs	r2, #8
 800083c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000840:	db10      	blt.n	8000864 <__aeabi_l2f+0x5c>
 8000842:	fa01 fc02 	lsl.w	ip, r1, r2
 8000846:	4463      	add	r3, ip
 8000848:	fa00 fc02 	lsl.w	ip, r0, r2
 800084c:	f1c2 0220 	rsb	r2, r2, #32
 8000850:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000854:	fa20 f202 	lsr.w	r2, r0, r2
 8000858:	eb43 0002 	adc.w	r0, r3, r2
 800085c:	bf08      	it	eq
 800085e:	f020 0001 	biceq.w	r0, r0, #1
 8000862:	4770      	bx	lr
 8000864:	f102 0220 	add.w	r2, r2, #32
 8000868:	fa01 fc02 	lsl.w	ip, r1, r2
 800086c:	f1c2 0220 	rsb	r2, r2, #32
 8000870:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000874:	fa21 f202 	lsr.w	r2, r1, r2
 8000878:	eb43 0002 	adc.w	r0, r3, r2
 800087c:	bf08      	it	eq
 800087e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000882:	4770      	bx	lr

08000884 <__aeabi_fmul>:
 8000884:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000888:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800088c:	bf1e      	ittt	ne
 800088e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000892:	ea92 0f0c 	teqne	r2, ip
 8000896:	ea93 0f0c 	teqne	r3, ip
 800089a:	d06f      	beq.n	800097c <__aeabi_fmul+0xf8>
 800089c:	441a      	add	r2, r3
 800089e:	ea80 0c01 	eor.w	ip, r0, r1
 80008a2:	0240      	lsls	r0, r0, #9
 80008a4:	bf18      	it	ne
 80008a6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008aa:	d01e      	beq.n	80008ea <__aeabi_fmul+0x66>
 80008ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008b0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008b4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b8:	fba0 3101 	umull	r3, r1, r0, r1
 80008bc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008c0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008c4:	bf3e      	ittt	cc
 80008c6:	0049      	lslcc	r1, r1, #1
 80008c8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008cc:	005b      	lslcc	r3, r3, #1
 80008ce:	ea40 0001 	orr.w	r0, r0, r1
 80008d2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008d6:	2afd      	cmp	r2, #253	; 0xfd
 80008d8:	d81d      	bhi.n	8000916 <__aeabi_fmul+0x92>
 80008da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008e2:	bf08      	it	eq
 80008e4:	f020 0001 	biceq.w	r0, r0, #1
 80008e8:	4770      	bx	lr
 80008ea:	f090 0f00 	teq	r0, #0
 80008ee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008f2:	bf08      	it	eq
 80008f4:	0249      	lsleq	r1, r1, #9
 80008f6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008fa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008fe:	3a7f      	subs	r2, #127	; 0x7f
 8000900:	bfc2      	ittt	gt
 8000902:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000906:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800090a:	4770      	bxgt	lr
 800090c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000910:	f04f 0300 	mov.w	r3, #0
 8000914:	3a01      	subs	r2, #1
 8000916:	dc5d      	bgt.n	80009d4 <__aeabi_fmul+0x150>
 8000918:	f112 0f19 	cmn.w	r2, #25
 800091c:	bfdc      	itt	le
 800091e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000922:	4770      	bxle	lr
 8000924:	f1c2 0200 	rsb	r2, r2, #0
 8000928:	0041      	lsls	r1, r0, #1
 800092a:	fa21 f102 	lsr.w	r1, r1, r2
 800092e:	f1c2 0220 	rsb	r2, r2, #32
 8000932:	fa00 fc02 	lsl.w	ip, r0, r2
 8000936:	ea5f 0031 	movs.w	r0, r1, rrx
 800093a:	f140 0000 	adc.w	r0, r0, #0
 800093e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000942:	bf08      	it	eq
 8000944:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000948:	4770      	bx	lr
 800094a:	f092 0f00 	teq	r2, #0
 800094e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000952:	bf02      	ittt	eq
 8000954:	0040      	lsleq	r0, r0, #1
 8000956:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800095a:	3a01      	subeq	r2, #1
 800095c:	d0f9      	beq.n	8000952 <__aeabi_fmul+0xce>
 800095e:	ea40 000c 	orr.w	r0, r0, ip
 8000962:	f093 0f00 	teq	r3, #0
 8000966:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800096a:	bf02      	ittt	eq
 800096c:	0049      	lsleq	r1, r1, #1
 800096e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000972:	3b01      	subeq	r3, #1
 8000974:	d0f9      	beq.n	800096a <__aeabi_fmul+0xe6>
 8000976:	ea41 010c 	orr.w	r1, r1, ip
 800097a:	e78f      	b.n	800089c <__aeabi_fmul+0x18>
 800097c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000980:	ea92 0f0c 	teq	r2, ip
 8000984:	bf18      	it	ne
 8000986:	ea93 0f0c 	teqne	r3, ip
 800098a:	d00a      	beq.n	80009a2 <__aeabi_fmul+0x11e>
 800098c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000990:	bf18      	it	ne
 8000992:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000996:	d1d8      	bne.n	800094a <__aeabi_fmul+0xc6>
 8000998:	ea80 0001 	eor.w	r0, r0, r1
 800099c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009a0:	4770      	bx	lr
 80009a2:	f090 0f00 	teq	r0, #0
 80009a6:	bf17      	itett	ne
 80009a8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009ac:	4608      	moveq	r0, r1
 80009ae:	f091 0f00 	teqne	r1, #0
 80009b2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009b6:	d014      	beq.n	80009e2 <__aeabi_fmul+0x15e>
 80009b8:	ea92 0f0c 	teq	r2, ip
 80009bc:	d101      	bne.n	80009c2 <__aeabi_fmul+0x13e>
 80009be:	0242      	lsls	r2, r0, #9
 80009c0:	d10f      	bne.n	80009e2 <__aeabi_fmul+0x15e>
 80009c2:	ea93 0f0c 	teq	r3, ip
 80009c6:	d103      	bne.n	80009d0 <__aeabi_fmul+0x14c>
 80009c8:	024b      	lsls	r3, r1, #9
 80009ca:	bf18      	it	ne
 80009cc:	4608      	movne	r0, r1
 80009ce:	d108      	bne.n	80009e2 <__aeabi_fmul+0x15e>
 80009d0:	ea80 0001 	eor.w	r0, r0, r1
 80009d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009e0:	4770      	bx	lr
 80009e2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bx	lr

080009ec <__aeabi_fdiv>:
 80009ec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009f0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009f4:	bf1e      	ittt	ne
 80009f6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009fa:	ea92 0f0c 	teqne	r2, ip
 80009fe:	ea93 0f0c 	teqne	r3, ip
 8000a02:	d069      	beq.n	8000ad8 <__aeabi_fdiv+0xec>
 8000a04:	eba2 0203 	sub.w	r2, r2, r3
 8000a08:	ea80 0c01 	eor.w	ip, r0, r1
 8000a0c:	0249      	lsls	r1, r1, #9
 8000a0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a12:	d037      	beq.n	8000a84 <__aeabi_fdiv+0x98>
 8000a14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a24:	428b      	cmp	r3, r1
 8000a26:	bf38      	it	cc
 8000a28:	005b      	lslcc	r3, r3, #1
 8000a2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a32:	428b      	cmp	r3, r1
 8000a34:	bf24      	itt	cs
 8000a36:	1a5b      	subcs	r3, r3, r1
 8000a38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a40:	bf24      	itt	cs
 8000a42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a4e:	bf24      	itt	cs
 8000a50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a5c:	bf24      	itt	cs
 8000a5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a66:	011b      	lsls	r3, r3, #4
 8000a68:	bf18      	it	ne
 8000a6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a6e:	d1e0      	bne.n	8000a32 <__aeabi_fdiv+0x46>
 8000a70:	2afd      	cmp	r2, #253	; 0xfd
 8000a72:	f63f af50 	bhi.w	8000916 <__aeabi_fmul+0x92>
 8000a76:	428b      	cmp	r3, r1
 8000a78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a7c:	bf08      	it	eq
 8000a7e:	f020 0001 	biceq.w	r0, r0, #1
 8000a82:	4770      	bx	lr
 8000a84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a8c:	327f      	adds	r2, #127	; 0x7f
 8000a8e:	bfc2      	ittt	gt
 8000a90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a98:	4770      	bxgt	lr
 8000a9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a9e:	f04f 0300 	mov.w	r3, #0
 8000aa2:	3a01      	subs	r2, #1
 8000aa4:	e737      	b.n	8000916 <__aeabi_fmul+0x92>
 8000aa6:	f092 0f00 	teq	r2, #0
 8000aaa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aae:	bf02      	ittt	eq
 8000ab0:	0040      	lsleq	r0, r0, #1
 8000ab2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ab6:	3a01      	subeq	r2, #1
 8000ab8:	d0f9      	beq.n	8000aae <__aeabi_fdiv+0xc2>
 8000aba:	ea40 000c 	orr.w	r0, r0, ip
 8000abe:	f093 0f00 	teq	r3, #0
 8000ac2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac6:	bf02      	ittt	eq
 8000ac8:	0049      	lsleq	r1, r1, #1
 8000aca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ace:	3b01      	subeq	r3, #1
 8000ad0:	d0f9      	beq.n	8000ac6 <__aeabi_fdiv+0xda>
 8000ad2:	ea41 010c 	orr.w	r1, r1, ip
 8000ad6:	e795      	b.n	8000a04 <__aeabi_fdiv+0x18>
 8000ad8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000adc:	ea92 0f0c 	teq	r2, ip
 8000ae0:	d108      	bne.n	8000af4 <__aeabi_fdiv+0x108>
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	f47f af7d 	bne.w	80009e2 <__aeabi_fmul+0x15e>
 8000ae8:	ea93 0f0c 	teq	r3, ip
 8000aec:	f47f af70 	bne.w	80009d0 <__aeabi_fmul+0x14c>
 8000af0:	4608      	mov	r0, r1
 8000af2:	e776      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000af4:	ea93 0f0c 	teq	r3, ip
 8000af8:	d104      	bne.n	8000b04 <__aeabi_fdiv+0x118>
 8000afa:	024b      	lsls	r3, r1, #9
 8000afc:	f43f af4c 	beq.w	8000998 <__aeabi_fmul+0x114>
 8000b00:	4608      	mov	r0, r1
 8000b02:	e76e      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000b04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b08:	bf18      	it	ne
 8000b0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b0e:	d1ca      	bne.n	8000aa6 <__aeabi_fdiv+0xba>
 8000b10:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b14:	f47f af5c 	bne.w	80009d0 <__aeabi_fmul+0x14c>
 8000b18:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b1c:	f47f af3c 	bne.w	8000998 <__aeabi_fmul+0x114>
 8000b20:	e75f      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000b22:	bf00      	nop

08000b24 <__aeabi_f2iz>:
 8000b24:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b28:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b2c:	d30f      	bcc.n	8000b4e <__aeabi_f2iz+0x2a>
 8000b2e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b32:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b36:	d90d      	bls.n	8000b54 <__aeabi_f2iz+0x30>
 8000b38:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b40:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b44:	fa23 f002 	lsr.w	r0, r3, r2
 8000b48:	bf18      	it	ne
 8000b4a:	4240      	negne	r0, r0
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr
 8000b54:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b58:	d101      	bne.n	8000b5e <__aeabi_f2iz+0x3a>
 8000b5a:	0242      	lsls	r2, r0, #9
 8000b5c:	d105      	bne.n	8000b6a <__aeabi_f2iz+0x46>
 8000b5e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000b62:	bf08      	it	eq
 8000b64:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_ldivmod>:
 8000b70:	b97b      	cbnz	r3, 8000b92 <__aeabi_ldivmod+0x22>
 8000b72:	b972      	cbnz	r2, 8000b92 <__aeabi_ldivmod+0x22>
 8000b74:	2900      	cmp	r1, #0
 8000b76:	bfbe      	ittt	lt
 8000b78:	2000      	movlt	r0, #0
 8000b7a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b7e:	e006      	blt.n	8000b8e <__aeabi_ldivmod+0x1e>
 8000b80:	bf08      	it	eq
 8000b82:	2800      	cmpeq	r0, #0
 8000b84:	bf1c      	itt	ne
 8000b86:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b8a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b8e:	f000 b9bb 	b.w	8000f08 <__aeabi_idiv0>
 8000b92:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b96:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	db09      	blt.n	8000bb2 <__aeabi_ldivmod+0x42>
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	db1a      	blt.n	8000bd8 <__aeabi_ldivmod+0x68>
 8000ba2:	f000 f84d 	bl	8000c40 <__udivmoddi4>
 8000ba6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bae:	b004      	add	sp, #16
 8000bb0:	4770      	bx	lr
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	db1b      	blt.n	8000bf4 <__aeabi_ldivmod+0x84>
 8000bbc:	f000 f840 	bl	8000c40 <__udivmoddi4>
 8000bc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc8:	b004      	add	sp, #16
 8000bca:	4240      	negs	r0, r0
 8000bcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bd6:	4770      	bx	lr
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	f000 f82f 	bl	8000c40 <__udivmoddi4>
 8000be2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bea:	b004      	add	sp, #16
 8000bec:	4240      	negs	r0, r0
 8000bee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf2:	4770      	bx	lr
 8000bf4:	4252      	negs	r2, r2
 8000bf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfa:	f000 f821 	bl	8000c40 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_uldivmod>:
 8000c10:	b953      	cbnz	r3, 8000c28 <__aeabi_uldivmod+0x18>
 8000c12:	b94a      	cbnz	r2, 8000c28 <__aeabi_uldivmod+0x18>
 8000c14:	2900      	cmp	r1, #0
 8000c16:	bf08      	it	eq
 8000c18:	2800      	cmpeq	r0, #0
 8000c1a:	bf1c      	itt	ne
 8000c1c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c24:	f000 b970 	b.w	8000f08 <__aeabi_idiv0>
 8000c28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c30:	f000 f806 	bl	8000c40 <__udivmoddi4>
 8000c34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3c:	b004      	add	sp, #16
 8000c3e:	4770      	bx	lr

08000c40 <__udivmoddi4>:
 8000c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c44:	9e08      	ldr	r6, [sp, #32]
 8000c46:	460d      	mov	r5, r1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	460f      	mov	r7, r1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d14a      	bne.n	8000ce6 <__udivmoddi4+0xa6>
 8000c50:	428a      	cmp	r2, r1
 8000c52:	4694      	mov	ip, r2
 8000c54:	d965      	bls.n	8000d22 <__udivmoddi4+0xe2>
 8000c56:	fab2 f382 	clz	r3, r2
 8000c5a:	b143      	cbz	r3, 8000c6e <__udivmoddi4+0x2e>
 8000c5c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c60:	f1c3 0220 	rsb	r2, r3, #32
 8000c64:	409f      	lsls	r7, r3
 8000c66:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6a:	4317      	orrs	r7, r2
 8000c6c:	409c      	lsls	r4, r3
 8000c6e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c72:	fa1f f58c 	uxth.w	r5, ip
 8000c76:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c7a:	0c22      	lsrs	r2, r4, #16
 8000c7c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c80:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c84:	fb01 f005 	mul.w	r0, r1, r5
 8000c88:	4290      	cmp	r0, r2
 8000c8a:	d90a      	bls.n	8000ca2 <__udivmoddi4+0x62>
 8000c8c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c90:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c94:	f080 811b 	bcs.w	8000ece <__udivmoddi4+0x28e>
 8000c98:	4290      	cmp	r0, r2
 8000c9a:	f240 8118 	bls.w	8000ece <__udivmoddi4+0x28e>
 8000c9e:	3902      	subs	r1, #2
 8000ca0:	4462      	add	r2, ip
 8000ca2:	1a12      	subs	r2, r2, r0
 8000ca4:	b2a4      	uxth	r4, r4
 8000ca6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000caa:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cb2:	fb00 f505 	mul.w	r5, r0, r5
 8000cb6:	42a5      	cmp	r5, r4
 8000cb8:	d90a      	bls.n	8000cd0 <__udivmoddi4+0x90>
 8000cba:	eb1c 0404 	adds.w	r4, ip, r4
 8000cbe:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cc2:	f080 8106 	bcs.w	8000ed2 <__udivmoddi4+0x292>
 8000cc6:	42a5      	cmp	r5, r4
 8000cc8:	f240 8103 	bls.w	8000ed2 <__udivmoddi4+0x292>
 8000ccc:	4464      	add	r4, ip
 8000cce:	3802      	subs	r0, #2
 8000cd0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cd4:	1b64      	subs	r4, r4, r5
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	b11e      	cbz	r6, 8000ce2 <__udivmoddi4+0xa2>
 8000cda:	40dc      	lsrs	r4, r3
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e9c6 4300 	strd	r4, r3, [r6]
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0xbc>
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	f000 80ec 	beq.w	8000ec8 <__udivmoddi4+0x288>
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	e9c6 0500 	strd	r0, r5, [r6]
 8000cf6:	4608      	mov	r0, r1
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	fab3 f183 	clz	r1, r3
 8000d00:	2900      	cmp	r1, #0
 8000d02:	d149      	bne.n	8000d98 <__udivmoddi4+0x158>
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	d302      	bcc.n	8000d0e <__udivmoddi4+0xce>
 8000d08:	4282      	cmp	r2, r0
 8000d0a:	f200 80f7 	bhi.w	8000efc <__udivmoddi4+0x2bc>
 8000d0e:	1a84      	subs	r4, r0, r2
 8000d10:	eb65 0203 	sbc.w	r2, r5, r3
 8000d14:	2001      	movs	r0, #1
 8000d16:	4617      	mov	r7, r2
 8000d18:	2e00      	cmp	r6, #0
 8000d1a:	d0e2      	beq.n	8000ce2 <__udivmoddi4+0xa2>
 8000d1c:	e9c6 4700 	strd	r4, r7, [r6]
 8000d20:	e7df      	b.n	8000ce2 <__udivmoddi4+0xa2>
 8000d22:	b902      	cbnz	r2, 8000d26 <__udivmoddi4+0xe6>
 8000d24:	deff      	udf	#255	; 0xff
 8000d26:	fab2 f382 	clz	r3, r2
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f040 808f 	bne.w	8000e4e <__udivmoddi4+0x20e>
 8000d30:	1a8a      	subs	r2, r1, r2
 8000d32:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d36:	fa1f fe8c 	uxth.w	lr, ip
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d40:	fb07 2015 	mls	r0, r7, r5, r2
 8000d44:	0c22      	lsrs	r2, r4, #16
 8000d46:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d4a:	fb0e f005 	mul.w	r0, lr, r5
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x124>
 8000d52:	eb1c 0202 	adds.w	r2, ip, r2
 8000d56:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x122>
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	f200 80ca 	bhi.w	8000ef6 <__udivmoddi4+0x2b6>
 8000d62:	4645      	mov	r5, r8
 8000d64:	1a12      	subs	r2, r2, r0
 8000d66:	b2a4      	uxth	r4, r4
 8000d68:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d6c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d70:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d74:	fb0e fe00 	mul.w	lr, lr, r0
 8000d78:	45a6      	cmp	lr, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x14e>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d84:	d202      	bcs.n	8000d8c <__udivmoddi4+0x14c>
 8000d86:	45a6      	cmp	lr, r4
 8000d88:	f200 80ba 	bhi.w	8000f00 <__udivmoddi4+0x2c0>
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d96:	e79f      	b.n	8000cd8 <__udivmoddi4+0x98>
 8000d98:	f1c1 0720 	rsb	r7, r1, #32
 8000d9c:	408b      	lsls	r3, r1
 8000d9e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000da2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000da6:	fa05 f401 	lsl.w	r4, r5, r1
 8000daa:	fa20 f307 	lsr.w	r3, r0, r7
 8000dae:	40fd      	lsrs	r5, r7
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f901 	lsl.w	r9, r0, r1
 8000db6:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000dba:	fa1f fe8c 	uxth.w	lr, ip
 8000dbe:	fbb5 f8f0 	udiv	r8, r5, r0
 8000dc2:	0c1c      	lsrs	r4, r3, #16
 8000dc4:	fb00 5518 	mls	r5, r0, r8, r5
 8000dc8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dcc:	fb08 f50e 	mul.w	r5, r8, lr
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd6:	d90b      	bls.n	8000df0 <__udivmoddi4+0x1b0>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000de0:	f080 8087 	bcs.w	8000ef2 <__udivmoddi4+0x2b2>
 8000de4:	42a5      	cmp	r5, r4
 8000de6:	f240 8084 	bls.w	8000ef2 <__udivmoddi4+0x2b2>
 8000dea:	f1a8 0802 	sub.w	r8, r8, #2
 8000dee:	4464      	add	r4, ip
 8000df0:	1b64      	subs	r4, r4, r5
 8000df2:	b29d      	uxth	r5, r3
 8000df4:	fbb4 f3f0 	udiv	r3, r4, r0
 8000df8:	fb00 4413 	mls	r4, r0, r3, r4
 8000dfc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e00:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e04:	45a6      	cmp	lr, r4
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x1da>
 8000e08:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0c:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000e10:	d26b      	bcs.n	8000eea <__udivmoddi4+0x2aa>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	d969      	bls.n	8000eea <__udivmoddi4+0x2aa>
 8000e16:	3b02      	subs	r3, #2
 8000e18:	4464      	add	r4, ip
 8000e1a:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000e1e:	fba0 8302 	umull	r8, r3, r0, r2
 8000e22:	eba4 040e 	sub.w	r4, r4, lr
 8000e26:	429c      	cmp	r4, r3
 8000e28:	46c6      	mov	lr, r8
 8000e2a:	461d      	mov	r5, r3
 8000e2c:	d355      	bcc.n	8000eda <__udivmoddi4+0x29a>
 8000e2e:	d052      	beq.n	8000ed6 <__udivmoddi4+0x296>
 8000e30:	b156      	cbz	r6, 8000e48 <__udivmoddi4+0x208>
 8000e32:	ebb9 030e 	subs.w	r3, r9, lr
 8000e36:	eb64 0405 	sbc.w	r4, r4, r5
 8000e3a:	fa04 f707 	lsl.w	r7, r4, r7
 8000e3e:	40cb      	lsrs	r3, r1
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	431f      	orrs	r7, r3
 8000e44:	e9c6 7400 	strd	r7, r4, [r6]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4e:	f1c3 0120 	rsb	r1, r3, #32
 8000e52:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e56:	fa20 f201 	lsr.w	r2, r0, r1
 8000e5a:	fa25 f101 	lsr.w	r1, r5, r1
 8000e5e:	409d      	lsls	r5, r3
 8000e60:	432a      	orrs	r2, r5
 8000e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e66:	fa1f fe8c 	uxth.w	lr, ip
 8000e6a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e6e:	fb07 1510 	mls	r5, r7, r0, r1
 8000e72:	0c11      	lsrs	r1, r2, #16
 8000e74:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e78:	fb00 f50e 	mul.w	r5, r0, lr
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	fa04 f403 	lsl.w	r4, r4, r3
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x256>
 8000e84:	eb1c 0101 	adds.w	r1, ip, r1
 8000e88:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e8c:	d22f      	bcs.n	8000eee <__udivmoddi4+0x2ae>
 8000e8e:	428d      	cmp	r5, r1
 8000e90:	d92d      	bls.n	8000eee <__udivmoddi4+0x2ae>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4461      	add	r1, ip
 8000e96:	1b49      	subs	r1, r1, r5
 8000e98:	b292      	uxth	r2, r2
 8000e9a:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e9e:	fb07 1115 	mls	r1, r7, r5, r1
 8000ea2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea6:	fb05 f10e 	mul.w	r1, r5, lr
 8000eaa:	4291      	cmp	r1, r2
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x280>
 8000eae:	eb1c 0202 	adds.w	r2, ip, r2
 8000eb2:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000eb6:	d216      	bcs.n	8000ee6 <__udivmoddi4+0x2a6>
 8000eb8:	4291      	cmp	r1, r2
 8000eba:	d914      	bls.n	8000ee6 <__udivmoddi4+0x2a6>
 8000ebc:	3d02      	subs	r5, #2
 8000ebe:	4462      	add	r2, ip
 8000ec0:	1a52      	subs	r2, r2, r1
 8000ec2:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec6:	e739      	b.n	8000d3c <__udivmoddi4+0xfc>
 8000ec8:	4631      	mov	r1, r6
 8000eca:	4630      	mov	r0, r6
 8000ecc:	e709      	b.n	8000ce2 <__udivmoddi4+0xa2>
 8000ece:	4639      	mov	r1, r7
 8000ed0:	e6e7      	b.n	8000ca2 <__udivmoddi4+0x62>
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	e6fc      	b.n	8000cd0 <__udivmoddi4+0x90>
 8000ed6:	45c1      	cmp	r9, r8
 8000ed8:	d2aa      	bcs.n	8000e30 <__udivmoddi4+0x1f0>
 8000eda:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ede:	eb63 050c 	sbc.w	r5, r3, ip
 8000ee2:	3801      	subs	r0, #1
 8000ee4:	e7a4      	b.n	8000e30 <__udivmoddi4+0x1f0>
 8000ee6:	4645      	mov	r5, r8
 8000ee8:	e7ea      	b.n	8000ec0 <__udivmoddi4+0x280>
 8000eea:	4603      	mov	r3, r0
 8000eec:	e795      	b.n	8000e1a <__udivmoddi4+0x1da>
 8000eee:	4640      	mov	r0, r8
 8000ef0:	e7d1      	b.n	8000e96 <__udivmoddi4+0x256>
 8000ef2:	46d0      	mov	r8, sl
 8000ef4:	e77c      	b.n	8000df0 <__udivmoddi4+0x1b0>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	e733      	b.n	8000d64 <__udivmoddi4+0x124>
 8000efc:	4608      	mov	r0, r1
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xd8>
 8000f00:	4464      	add	r4, ip
 8000f02:	3802      	subs	r0, #2
 8000f04:	e743      	b.n	8000d8e <__udivmoddi4+0x14e>
 8000f06:	bf00      	nop

08000f08 <__aeabi_idiv0>:
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000f0c:	b508      	push	{r3, lr}

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000f0e:	4813      	ldr	r0, [pc, #76]	; (8000f5c <MX_ADC_Init+0x50>)
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <MX_ADC_Init+0x54>)
 8000f12:	6003      	str	r3, [r0, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000f18:	6043      	str	r3, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	6083      	str	r3, [r0, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1e:	60c3      	str	r3, [r0, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f20:	6103      	str	r3, [r0, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f22:	2204      	movs	r2, #4
 8000f24:	6142      	str	r2, [r0, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000f26:	7603      	strb	r3, [r0, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000f28:	7643      	strb	r3, [r0, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000f2a:	7683      	strb	r3, [r0, #26]
  hadc.Init.NbrOfConversion = 1;
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	61c2      	str	r2, [r0, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f30:	f880 3020 	strb.w	r3, [r0, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	6243      	str	r3, [r0, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f36:	6283      	str	r3, [r0, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f38:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f40:	6302      	str	r2, [r0, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000f42:	2207      	movs	r2, #7
 8000f44:	6342      	str	r2, [r0, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000f46:	6382      	str	r2, [r0, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000f48:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000f4c:	64c3      	str	r3, [r0, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f4e:	f002 fce3 	bl	8003918 <HAL_ADC_Init>
 8000f52:	b900      	cbnz	r0, 8000f56 <MX_ADC_Init+0x4a>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f54:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f56:	f000 fc29 	bl	80017ac <Error_Handler>
}
 8000f5a:	e7fb      	b.n	8000f54 <MX_ADC_Init+0x48>
 8000f5c:	20000134 	.word	0x20000134
 8000f60:	40012400 	.word	0x40012400

08000f64 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 8000f64:	6802      	ldr	r2, [r0, #0]
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <HAL_ADC_MspInit+0x28>)
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d000      	beq.n	8000f6e <HAL_ADC_MspInit+0xa>
 8000f6c:	4770      	bx	lr
{
 8000f6e:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f7a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f82:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000f84:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_ADC_CLK_ENABLE();
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000f86:	b002      	add	sp, #8
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40012400 	.word	0x40012400

08000f90 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 8000f90:	6802      	ldr	r2, [r0, #0]
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <HAL_ADC_MspDeInit+0x18>)
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d000      	beq.n	8000f9a <HAL_ADC_MspDeInit+0xa>
    __HAL_RCC_ADC_CLK_DISABLE();
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000f98:	4770      	bx	lr
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000f9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f9e:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8000fa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8000fa6:	e7f7      	b.n	8000f98 <HAL_ADC_MspDeInit+0x8>
 8000fa8:	40012400 	.word	0x40012400

08000fac <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8000fac:	b530      	push	{r4, r5, lr}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	4604      	mov	r4, r0
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	9301      	str	r3, [sp, #4]
 8000fb6:	9302      	str	r3, [sp, #8]
 8000fb8:	9303      	str	r3, [sp, #12]

  MX_ADC_Init();
 8000fba:	f7ff ffa7 	bl	8000f0c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8000fbe:	4816      	ldr	r0, [pc, #88]	; (8001018 <ADC_ReadChannels+0x6c>)
 8000fc0:	f003 f8e2 	bl	8004188 <HAL_ADCEx_Calibration_Start>
 8000fc4:	b9f8      	cbnz	r0, 8001006 <ADC_ReadChannels+0x5a>
  {
    Error_Handler();
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8000fc6:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000fcc:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fce:	a901      	add	r1, sp, #4
 8000fd0:	4811      	ldr	r0, [pc, #68]	; (8001018 <ADC_ReadChannels+0x6c>)
 8000fd2:	f002 fe1b 	bl	8003c0c <HAL_ADC_ConfigChannel>
 8000fd6:	b9c8      	cbnz	r0, 800100c <ADC_ReadChannels+0x60>
  {
    Error_Handler();
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8000fd8:	480f      	ldr	r0, [pc, #60]	; (8001018 <ADC_ReadChannels+0x6c>)
 8000fda:	f002 ffd9 	bl	8003f90 <HAL_ADC_Start>
 8000fde:	b9c0      	cbnz	r0, 8001012 <ADC_ReadChannels+0x66>
  {
    /* Start Error */
    Error_Handler();
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000fe0:	4c0d      	ldr	r4, [pc, #52]	; (8001018 <ADC_ReadChannels+0x6c>)
 8000fe2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	f002 fdae 	bl	8003b48 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8000fec:	4620      	mov	r0, r4
 8000fee:	f003 f8ab 	bl	8004148 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	f002 fe07 	bl	8003c06 <HAL_ADC_GetValue>
 8000ff8:	4605      	mov	r5, r0

  HAL_ADC_DeInit(&hadc);
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	f003 f844 	bl	8004088 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001000:	4628      	mov	r0, r5
 8001002:	b005      	add	sp, #20
 8001004:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8001006:	f000 fbd1 	bl	80017ac <Error_Handler>
 800100a:	e7dc      	b.n	8000fc6 <ADC_ReadChannels+0x1a>
    Error_Handler();
 800100c:	f000 fbce 	bl	80017ac <Error_Handler>
 8001010:	e7e2      	b.n	8000fd8 <ADC_ReadChannels+0x2c>
    Error_Handler();
 8001012:	f000 fbcb 	bl	80017ac <Error_Handler>
 8001016:	e7e3      	b.n	8000fe0 <ADC_ReadChannels+0x34>
 8001018:	20000134 	.word	0x20000134

0800101c <SYS_InitMeasurement>:
  hadc.Instance = ADC;
 800101c:	4b01      	ldr	r3, [pc, #4]	; (8001024 <SYS_InitMeasurement+0x8>)
 800101e:	4a02      	ldr	r2, [pc, #8]	; (8001028 <SYS_InitMeasurement+0xc>)
 8001020:	601a      	str	r2, [r3, #0]
}
 8001022:	4770      	bx	lr
 8001024:	20000134 	.word	0x20000134
 8001028:	40012400 	.word	0x40012400

0800102c <SYS_GetBatteryLevel>:
{
 800102c:	b508      	push	{r3, lr}
  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800102e:	480d      	ldr	r0, [pc, #52]	; (8001064 <SYS_GetBatteryLevel+0x38>)
 8001030:	f7ff ffbc 	bl	8000fac <ADC_ReadChannels>
  if (measuredLevel == 0)
 8001034:	b1a0      	cbz	r0, 8001060 <SYS_GetBatteryLevel+0x34>
 8001036:	4603      	mov	r3, r0
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001038:	4a0b      	ldr	r2, [pc, #44]	; (8001068 <SYS_GetBatteryLevel+0x3c>)
 800103a:	f8b2 00aa 	ldrh.w	r0, [r2, #170]	; 0xaa
 800103e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001042:	4290      	cmp	r0, r2
 8001044:	d007      	beq.n	8001056 <SYS_GetBatteryLevel+0x2a>
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001046:	f640 42e4 	movw	r2, #3300	; 0xce4
 800104a:	fb02 f000 	mul.w	r0, r2, r0
 800104e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001052:	b280      	uxth	r0, r0
 8001054:	e005      	b.n	8001062 <SYS_GetBatteryLevel+0x36>
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <SYS_GetBatteryLevel+0x40>)
 8001058:	fbb0 f0f3 	udiv	r0, r0, r3
 800105c:	b280      	uxth	r0, r0
 800105e:	e000      	b.n	8001062 <SYS_GetBatteryLevel+0x36>
    batteryLevelmV = 0;
 8001060:	2000      	movs	r0, #0
}
 8001062:	bd08      	pop	{r3, pc}
 8001064:	b4002000 	.word	0xb4002000
 8001068:	1fff7500 	.word	0x1fff7500
 800106c:	004c08d8 	.word	0x004c08d8

08001070 <SYS_GetTemperatureLevel>:
{
 8001070:	b510      	push	{r4, lr}
 8001072:	b082      	sub	sp, #8
  __IO int16_t temperatureDegreeC = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 800107a:	f7ff ffd7 	bl	800102c <SYS_GetBatteryLevel>
 800107e:	4604      	mov	r4, r0
  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8001080:	4821      	ldr	r0, [pc, #132]	; (8001108 <SYS_GetTemperatureLevel+0x98>)
 8001082:	f7ff ff93 	bl	8000fac <ADC_ReadChannels>
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8001086:	4b21      	ldr	r3, [pc, #132]	; (800110c <SYS_GetTemperatureLevel+0x9c>)
 8001088:	f8b3 20c8 	ldrh.w	r2, [r3, #200]	; 0xc8
 800108c:	f8b3 10a8 	ldrh.w	r1, [r3, #168]	; 0xa8
 8001090:	428a      	cmp	r2, r1
 8001092:	d01d      	beq.n	80010d0 <SYS_GetTemperatureLevel+0x60>
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8001094:	fb00 f304 	mul.w	r3, r0, r4
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	481d      	ldr	r0, [pc, #116]	; (8001110 <SYS_GetTemperatureLevel+0xa0>)
 800109c:	fba0 0303 	umull	r0, r3, r0, r3
 80010a0:	ebc1 1353 	rsb	r3, r1, r3, lsr #5
 80010a4:	2064      	movs	r0, #100	; 0x64
 80010a6:	fb00 f303 	mul.w	r3, r0, r3
 80010aa:	1a52      	subs	r2, r2, r1
 80010ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80010b0:	331e      	adds	r3, #30
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	f8ad 3006 	strh.w	r3, [sp, #6]
  temperatureDegreeC <<= 8;
 80010b8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	021b      	lsls	r3, r3, #8
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	f8ad 3006 	strh.w	r3, [sp, #6]
  return (int16_t) temperatureDegreeC;
 80010c6:	f8bd 0006 	ldrh.w	r0, [sp, #6]
}
 80010ca:	b200      	sxth	r0, r0
 80010cc:	b002      	add	sp, #8
 80010ce:	bd10      	pop	{r4, pc}
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80010d0:	fb04 f000 	mul.w	r0, r4, r0
 80010d4:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <SYS_GetTemperatureLevel+0xa4>)
 80010d6:	fba3 2300 	umull	r2, r3, r3, r0
 80010da:	1ac4      	subs	r4, r0, r3
 80010dc:	eb03 0354 	add.w	r3, r3, r4, lsr #1
 80010e0:	0adb      	lsrs	r3, r3, #11
 80010e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010e6:	fb02 f303 	mul.w	r3, r2, r3
 80010ea:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80010ee:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80010f2:	4a09      	ldr	r2, [pc, #36]	; (8001118 <SYS_GetTemperatureLevel+0xa8>)
 80010f4:	fb82 1203 	smull	r1, r2, r2, r3
 80010f8:	17db      	asrs	r3, r3, #31
 80010fa:	ebc3 23a2 	rsb	r3, r3, r2, asr #10
 80010fe:	331e      	adds	r3, #30
 8001100:	b21b      	sxth	r3, r3
 8001102:	f8ad 3006 	strh.w	r3, [sp, #6]
 8001106:	e7d7      	b.n	80010b8 <SYS_GetTemperatureLevel+0x48>
 8001108:	b0001000 	.word	0xb0001000
 800110c:	1fff7500 	.word	0x1fff7500
 8001110:	09ee009f 	.word	0x09ee009f
 8001114:	00100101 	.word	0x00100101
 8001118:	68db8bad 	.word	0x68db8bad

0800111c <WakeUpTimer_Cb>:
/* USER CODE BEGIN Application */
static void WakeUpTimer_Cb(void *context)
{
  /*Nothing to do*/
  UNUSED(context);
}
 800111c:	4770      	bx	lr

0800111e <app_freertos_ms_to_tick>:
  if (configTICK_RATE_HZ != configTICK_RATE_HZ_1MS)
  {
    tick = (uint32_t)((((uint64_t)(ms)) * configTICK_RATE_HZ) / configTICK_RATE_HZ_1MS);
  }
  return tick;
}
 800111e:	4770      	bx	lr

08001120 <app_freertos_tick_to_ms>:
  if (configTICK_RATE_HZ != configTICK_RATE_HZ_1MS)
  {
    ms = (uint32_t)((((uint64_t)(tick)) * configTICK_RATE_HZ_1MS) / configTICK_RATE_HZ);
  }
  return ms;
}
 8001120:	4770      	bx	lr

08001122 <StartDefaultTask>:
{
 8001122:	b508      	push	{r3, lr}
  MX_LoRaWAN_Init();
 8001124:	f001 f8a4 	bl	8002270 <MX_LoRaWAN_Init>
    osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 8001128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800112c:	2101      	movs	r1, #1
 800112e:	4608      	mov	r0, r1
 8001130:	f007 ffb0 	bl	8009094 <osThreadFlagsWait>
  for(;;)
 8001134:	e7f8      	b.n	8001128 <StartDefaultTask+0x6>
	...

08001138 <PreSleepProcessing>:
{
 8001138:	b538      	push	{r3, r4, r5, lr}
 800113a:	4604      	mov	r4, r0
  uint32_t WakeUpTimer_timeOut_ms = app_freertos_tick_to_ms(*ulExpectedIdleTime);
 800113c:	6800      	ldr	r0, [r0, #0]
 800113e:	f7ff ffef 	bl	8001120 <app_freertos_tick_to_ms>
 8001142:	4601      	mov	r1, r0
  UTIL_TIMER_SetPeriod(&WakeUpTimer, WakeUpTimer_timeOut_ms);
 8001144:	4d0a      	ldr	r5, [pc, #40]	; (8001170 <PreSleepProcessing+0x38>)
 8001146:	4628      	mov	r0, r5
 8001148:	f014 fd72 	bl	8015c30 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&WakeUpTimer);
 800114c:	4628      	mov	r0, r5
 800114e:	f014 fd29 	bl	8015ba4 <UTIL_TIMER_Start>
  Time_BeforeSleep = UTIL_TIMER_GetCurrentTime();
 8001152:	f014 fc8d 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 8001156:	4b07      	ldr	r3, [pc, #28]	; (8001174 <PreSleepProcessing+0x3c>)
 8001158:	6018      	str	r0, [r3, #0]
  portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800115a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800115e:	6913      	ldr	r3, [r2, #16]
 8001160:	f023 0301 	bic.w	r3, r3, #1
 8001164:	6113      	str	r3, [r2, #16]
  UTIL_LPM_EnterLowPower();
 8001166:	f014 fb3d 	bl	80157e4 <UTIL_LPM_EnterLowPower>
  *ulExpectedIdleTime = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	6023      	str	r3, [r4, #0]
}
 800116e:	bd38      	pop	{r3, r4, r5, pc}
 8001170:	2000019c 	.word	0x2000019c
 8001174:	20000198 	.word	0x20000198

08001178 <PostSleepProcessing>:
{
 8001178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t SleepDuration = UTIL_TIMER_GetElapsedTime(Time_BeforeSleep);
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <PostSleepProcessing+0x58>)
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	f014 fc81 	bl	8015a84 <UTIL_TIMER_GetElapsedTime>
 8001182:	4605      	mov	r5, r0
  UTIL_TIMER_Stop(&WakeUpTimer);
 8001184:	4813      	ldr	r0, [pc, #76]	; (80011d4 <PostSleepProcessing+0x5c>)
 8001186:	f014 fcb3 	bl	8015af0 <UTIL_TIMER_Stop>
  if (portNVIC_SYSTICK_CURRENT_VALUE_REG > (SleepDuration * CORE_TICK_RATE))
 800118a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800118e:	699a      	ldr	r2, [r3, #24]
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <PostSleepProcessing+0x60>)
 8001192:	681c      	ldr	r4, [r3, #0]
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <PostSleepProcessing+0x64>)
 8001196:	fba3 3404 	umull	r3, r4, r3, r4
 800119a:	09a4      	lsrs	r4, r4, #6
 800119c:	fb05 f304 	mul.w	r3, r5, r4
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d911      	bls.n	80011c8 <PostSleepProcessing+0x50>
    portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG - (app_freertos_ms_to_tick(SleepDuration) * CORE_TICK_RATE);
 80011a4:	f04f 27e0 	mov.w	r7, #3758153728	; 0xe000e000
 80011a8:	69be      	ldr	r6, [r7, #24]
 80011aa:	4628      	mov	r0, r5
 80011ac:	f7ff ffb7 	bl	800111e <app_freertos_ms_to_tick>
 80011b0:	fb00 6614 	mls	r6, r0, r4, r6
 80011b4:	617e      	str	r6, [r7, #20]
  portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80011b6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80011be:	691a      	ldr	r2, [r3, #16]
 80011c0:	f042 0201 	orr.w	r2, r2, #1
 80011c4:	611a      	str	r2, [r3, #16]
}
 80011c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    portNVIC_SYSTICK_LOAD_REG = CORE_TICK_RATE;
 80011c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80011cc:	615c      	str	r4, [r3, #20]
 80011ce:	e7f2      	b.n	80011b6 <PostSleepProcessing+0x3e>
 80011d0:	20000198 	.word	0x20000198
 80011d4:	2000019c 	.word	0x2000019c
 80011d8:	20000074 	.word	0x20000074
 80011dc:	10624dd3 	.word	0x10624dd3

080011e0 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b082      	sub	sp, #8
  UTIL_TIMER_Create(&WakeUpTimer, 0, UTIL_TIMER_ONESHOT, WakeUpTimer_Cb, NULL);
 80011e4:	2400      	movs	r4, #0
 80011e6:	9400      	str	r4, [sp, #0]
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <MX_FREERTOS_Init+0x28>)
 80011ea:	4622      	mov	r2, r4
 80011ec:	4621      	mov	r1, r4
 80011ee:	4807      	ldr	r0, [pc, #28]	; (800120c <MX_FREERTOS_Init+0x2c>)
 80011f0:	f014 fc20 	bl	8015a34 <UTIL_TIMER_Create>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <MX_FREERTOS_Init+0x30>)
 80011f6:	4621      	mov	r1, r4
 80011f8:	4806      	ldr	r0, [pc, #24]	; (8001214 <MX_FREERTOS_Init+0x34>)
 80011fa:	f007 fe97 	bl	8008f2c <osThreadNew>
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <MX_FREERTOS_Init+0x38>)
 8001200:	6018      	str	r0, [r3, #0]
}
 8001202:	b002      	add	sp, #8
 8001204:	bd10      	pop	{r4, pc}
 8001206:	bf00      	nop
 8001208:	0800111d 	.word	0x0800111d
 800120c:	2000019c 	.word	0x2000019c
 8001210:	080161a8 	.word	0x080161a8
 8001214:	08001123 	.word	0x08001123
 8001218:	200001b4 	.word	0x200001b4

0800121c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800121c:	b500      	push	{lr}
 800121e:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001224:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001226:	f042 0204 	orr.w	r2, r2, #4
 800122a:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800122c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800122e:	f002 0204 	and.w	r2, r2, #4
 8001232:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001234:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001236:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001238:	f042 0201 	orr.w	r2, r2, #1
 800123c:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800123e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001246:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 7, 0);
 8001248:	2200      	movs	r2, #0
 800124a:	2107      	movs	r1, #7
 800124c:	200f      	movs	r0, #15
 800124e:	f003 f84d 	bl	80042ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001252:	200f      	movs	r0, #15
 8001254:	f003 f882 	bl	800435c <HAL_NVIC_EnableIRQ>

}
 8001258:	b003      	add	sp, #12
 800125a:	f85d fb04 	ldr.w	pc, [sp], #4

0800125e <FLASH_IF_INT_IsEmpty>:
  int32_t status = FLASH_IF_MEM_EMPTY;
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 800125e:	2300      	movs	r3, #0
 8001260:	e001      	b.n	8001266 <FLASH_IF_INT_IsEmpty+0x8>
    if (*(uint64_t *)pStart != UINT64_MAX)
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
      break;
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001262:	3008      	adds	r0, #8
  for (index = 0; index < uLength; index += 8)
 8001264:	3308      	adds	r3, #8
 8001266:	428b      	cmp	r3, r1
 8001268:	d20a      	bcs.n	8001280 <FLASH_IF_INT_IsEmpty+0x22>
    if (*(uint64_t *)pStart != UINT64_MAX)
 800126a:	6842      	ldr	r2, [r0, #4]
 800126c:	f8d0 c000 	ldr.w	ip, [r0]
 8001270:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8001274:	bf08      	it	eq
 8001276:	f1bc 3fff 	cmpeq.w	ip, #4294967295	; 0xffffffff
 800127a:	d0f2      	beq.n	8001262 <FLASH_IF_INT_IsEmpty+0x4>
      status = FLASH_IF_MEM_NOT_EMPTY;
 800127c:	2001      	movs	r0, #1
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
}
 800127e:	4770      	bx	lr
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001280:	2000      	movs	r0, #0
 8001282:	4770      	bx	lr

08001284 <FLASH_IF_INT_Read>:
  if ((pDestination == NULL) || (pSource == NULL))
 8001284:	b130      	cbz	r0, 8001294 <FLASH_IF_INT_Read+0x10>
{
 8001286:	b508      	push	{r3, lr}
  if ((pDestination == NULL) || (pSource == NULL))
 8001288:	b139      	cbz	r1, 800129a <FLASH_IF_INT_Read+0x16>
  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 800128a:	b292      	uxth	r2, r2
 800128c:	f014 face 	bl	801582c <UTIL_MEM_cpy_8>
  return ret_status;
 8001290:	2000      	movs	r0, #0
}
 8001292:	bd08      	pop	{r3, pc}
    return FLASH_IF_PARAM_ERROR;
 8001294:	f06f 0005 	mvn.w	r0, #5
}
 8001298:	4770      	bx	lr
    return FLASH_IF_PARAM_ERROR;
 800129a:	f06f 0005 	mvn.w	r0, #5
 800129e:	e7f8      	b.n	8001292 <FLASH_IF_INT_Read+0xe>

080012a0 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 80012a0:	b508      	push	{r3, lr}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 80012a2:	f003 fb2d 	bl	8004900 <HAL_FLASH_Unlock>
 80012a6:	b978      	cbnz	r0, 80012c8 <FLASH_IF_INT_Clear_Error+0x28>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <FLASH_IF_INT_Clear_Error+0x30>)
 80012aa:	699a      	ldr	r2, [r3, #24]
 80012ac:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80012b0:	619a      	str	r2, [r3, #24]
 80012b2:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80012b6:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 80012b8:	f003 fb3a 	bl	8004930 <HAL_FLASH_Lock>
 80012bc:	b908      	cbnz	r0, 80012c2 <FLASH_IF_INT_Clear_Error+0x22>
    {
      ret_status = FLASH_IF_OK;
 80012be:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
}
 80012c0:	bd08      	pop	{r3, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 80012c2:	f06f 0004 	mvn.w	r0, #4
 80012c6:	e7fb      	b.n	80012c0 <FLASH_IF_INT_Clear_Error+0x20>
 80012c8:	f06f 0004 	mvn.w	r0, #4
 80012cc:	e7f8      	b.n	80012c0 <FLASH_IF_INT_Clear_Error+0x20>
 80012ce:	bf00      	nop
 80012d0:	58004000 	.word	0x58004000

080012d4 <FLASH_IF_INT_Erase>:
{
 80012d4:	b570      	push	{r4, r5, r6, lr}
 80012d6:	b084      	sub	sp, #16
  uint32_t page_error = 0U;
 80012d8:	2300      	movs	r3, #0
 80012da:	9303      	str	r3, [sp, #12]
  if (pStart == NULL)
 80012dc:	2800      	cmp	r0, #0
 80012de:	d039      	beq.n	8001354 <FLASH_IF_INT_Erase+0x80>
 80012e0:	460e      	mov	r6, r1
 80012e2:	4604      	mov	r4, r0
  ret_status = FLASH_IF_INT_Clear_Error();
 80012e4:	f7ff ffdc 	bl	80012a0 <FLASH_IF_INT_Clear_Error>
  if (ret_status == FLASH_IF_OK)
 80012e8:	4605      	mov	r5, r0
 80012ea:	b110      	cbz	r0, 80012f2 <FLASH_IF_INT_Erase+0x1e>
}
 80012ec:	4628      	mov	r0, r5
 80012ee:	b004      	add	sp, #16
 80012f0:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_FLASH_Unlock() == HAL_OK)
 80012f2:	f003 fb05 	bl	8004900 <HAL_FLASH_Unlock>
 80012f6:	bb80      	cbnz	r0, 800135a <FLASH_IF_INT_Erase+0x86>
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80012f8:	2302      	movs	r3, #2
 80012fa:	9300      	str	r3, [sp, #0]
      erase_init.Page = PAGE_INDEX(uStart);
 80012fc:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 8001300:	4817      	ldr	r0, [pc, #92]	; (8001360 <FLASH_IF_INT_Erase+0x8c>)
 8001302:	f8d0 15e0 	ldr.w	r1, [r0, #1504]	; 0x5e0
 8001306:	4a17      	ldr	r2, [pc, #92]	; (8001364 <FLASH_IF_INT_Erase+0x90>)
 8001308:	ea02 2181 	and.w	r1, r2, r1, lsl #10
 800130c:	fbb3 fcf1 	udiv	ip, r3, r1
 8001310:	fb01 331c 	mls	r3, r1, ip, r3
 8001314:	0adb      	lsrs	r3, r3, #11
 8001316:	9301      	str	r3, [sp, #4]
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001318:	19a1      	adds	r1, r4, r6
 800131a:	f101 4178 	add.w	r1, r1, #4160749568	; 0xf8000000
 800131e:	3901      	subs	r1, #1
 8001320:	f8d0 05e0 	ldr.w	r0, [r0, #1504]	; 0x5e0
 8001324:	ea02 2280 	and.w	r2, r2, r0, lsl #10
 8001328:	fbb1 f0f2 	udiv	r0, r1, r2
 800132c:	fb02 1110 	mls	r1, r2, r0, r1
 8001330:	ebc3 23d1 	rsb	r3, r3, r1, lsr #11
 8001334:	3301      	adds	r3, #1
 8001336:	9302      	str	r3, [sp, #8]
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001338:	a903      	add	r1, sp, #12
 800133a:	4668      	mov	r0, sp
 800133c:	f003 fbc4 	bl	8004ac8 <HAL_FLASHEx_Erase>
      if (hal_status != HAL_OK)
 8001340:	b118      	cbz	r0, 800134a <FLASH_IF_INT_Erase+0x76>
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001342:	2802      	cmp	r0, #2
 8001344:	d004      	beq.n	8001350 <FLASH_IF_INT_Erase+0x7c>
 8001346:	f06f 0501 	mvn.w	r5, #1
      HAL_FLASH_Lock();
 800134a:	f003 faf1 	bl	8004930 <HAL_FLASH_Lock>
 800134e:	e7cd      	b.n	80012ec <FLASH_IF_INT_Erase+0x18>
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001350:	2501      	movs	r5, #1
 8001352:	e7fa      	b.n	800134a <FLASH_IF_INT_Erase+0x76>
    return FLASH_IF_PARAM_ERROR;
 8001354:	f06f 0505 	mvn.w	r5, #5
 8001358:	e7c8      	b.n	80012ec <FLASH_IF_INT_Erase+0x18>
      ret_status = FLASH_IF_LOCK_ERROR;
 800135a:	f06f 0504 	mvn.w	r5, #4
 800135e:	e7c5      	b.n	80012ec <FLASH_IF_INT_Erase+0x18>
 8001360:	1fff7000 	.word	0x1fff7000
 8001364:	03fffc00 	.word	0x03fffc00

08001368 <FLASH_IF_INT_Write>:
{
 8001368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800136c:	b089      	sub	sp, #36	; 0x24
 800136e:	9003      	str	r0, [sp, #12]
 8001370:	9204      	str	r2, [sp, #16]
  uint32_t uSource = (uint32_t)pSource;
 8001372:	9101      	str	r1, [sp, #4]
  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 8001374:	2800      	cmp	r0, #0
 8001376:	f000 80a9 	beq.w	80014cc <FLASH_IF_INT_Write+0x164>
 800137a:	4683      	mov	fp, r0
 800137c:	2900      	cmp	r1, #0
 800137e:	f000 80a9 	beq.w	80014d4 <FLASH_IF_INT_Write+0x16c>
 8001382:	f012 0f07 	tst.w	r2, #7
 8001386:	f040 80a9 	bne.w	80014dc <FLASH_IF_INT_Write+0x174>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 800138a:	f010 0307 	ands.w	r3, r0, #7
 800138e:	9305      	str	r3, [sp, #20]
 8001390:	f040 80a8 	bne.w	80014e4 <FLASH_IF_INT_Write+0x17c>
  ret_status = FLASH_IF_INT_Clear_Error();
 8001394:	f7ff ff84 	bl	80012a0 <FLASH_IF_INT_Clear_Error>
  if (ret_status == FLASH_IF_OK)
 8001398:	9002      	str	r0, [sp, #8]
 800139a:	b118      	cbz	r0, 80013a4 <FLASH_IF_INT_Write+0x3c>
}
 800139c:	9802      	ldr	r0, [sp, #8]
 800139e:	b009      	add	sp, #36	; 0x24
 80013a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (HAL_FLASH_Unlock() == HAL_OK)
 80013a4:	f003 faac 	bl	8004900 <HAL_FLASH_Unlock>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	f040 809f 	bne.w	80014ec <FLASH_IF_INT_Write+0x184>
      start_page_index = PAGE_INDEX(uDest);
 80013ae:	9c03      	ldr	r4, [sp, #12]
 80013b0:	f104 4278 	add.w	r2, r4, #4160749568	; 0xf8000000
 80013b4:	4b4f      	ldr	r3, [pc, #316]	; (80014f4 <FLASH_IF_INT_Write+0x18c>)
 80013b6:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80013ba:	494f      	ldr	r1, [pc, #316]	; (80014f8 <FLASH_IF_INT_Write+0x190>)
 80013bc:	ea01 2183 	and.w	r1, r1, r3, lsl #10
 80013c0:	fbb2 f3f1 	udiv	r3, r2, r1
 80013c4:	fb01 2213 	mls	r2, r1, r3, r2
 80013c8:	0ad3      	lsrs	r3, r2, #11
 80013ca:	9306      	str	r3, [sp, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 80013cc:	9b04      	ldr	r3, [sp, #16]
 80013ce:	18e3      	adds	r3, r4, r3
 80013d0:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80013d4:	3b01      	subs	r3, #1
 80013d6:	fbb3 f0f1 	udiv	r0, r3, r1
 80013da:	fb01 3310 	mls	r3, r1, r0, r3
 80013de:	0adb      	lsrs	r3, r3, #11
 80013e0:	eba3 23d2 	sub.w	r3, r3, r2, lsr #11
 80013e4:	3301      	adds	r3, #1
 80013e6:	9307      	str	r3, [sp, #28]
      if (number_pages > 1)
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d906      	bls.n	80013fa <FLASH_IF_INT_Write+0x92>
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 80013ec:	f3c4 090a 	ubfx	r9, r4, #0, #11
 80013f0:	f5c9 6900 	rsb	r9, r9, #2048	; 0x800
            ret_status = FLASH_IF_WRITE_ERROR;
 80013f4:	f8dd a018 	ldr.w	sl, [sp, #24]
 80013f8:	e02f      	b.n	800145a <FLASH_IF_INT_Write+0xf2>
  uint32_t length = uLength;
 80013fa:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80013fe:	e7f9      	b.n	80013f4 <FLASH_IF_INT_Write+0x8c>
          current_length = length;
 8001400:	46c8      	mov	r8, r9
          current_source = uSource;
 8001402:	9f01      	ldr	r7, [sp, #4]
          current_dest = uDest;
 8001404:	465c      	mov	r4, fp
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001406:	9d05      	ldr	r5, [sp, #20]
 8001408:	4545      	cmp	r5, r8
 800140a:	d215      	bcs.n	8001438 <FLASH_IF_INT_Write+0xd0>
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 800140c:	19ee      	adds	r6, r5, r7
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 800140e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001412:	4621      	mov	r1, r4
 8001414:	2001      	movs	r0, #1
 8001416:	f003 facf 	bl	80049b8 <HAL_FLASH_Program>
 800141a:	b950      	cbnz	r0, 8001432 <FLASH_IF_INT_Write+0xca>
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 800141c:	6820      	ldr	r0, [r4, #0]
 800141e:	6862      	ldr	r2, [r4, #4]
 8001420:	59e9      	ldr	r1, [r5, r7]
 8001422:	6873      	ldr	r3, [r6, #4]
 8001424:	429a      	cmp	r2, r3
 8001426:	bf08      	it	eq
 8001428:	4288      	cmpeq	r0, r1
 800142a:	d141      	bne.n	80014b0 <FLASH_IF_INT_Write+0x148>
            current_dest = current_dest + 8U;
 800142c:	3408      	adds	r4, #8
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800142e:	3508      	adds	r5, #8
 8001430:	e7ea      	b.n	8001408 <FLASH_IF_INT_Write+0xa0>
            ret_status = FLASH_IF_WRITE_ERROR;
 8001432:	f06f 0303 	mvn.w	r3, #3
 8001436:	9302      	str	r3, [sp, #8]
        if (ret_status != FLASH_IF_OK)
 8001438:	9b02      	ldr	r3, [sp, #8]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d13f      	bne.n	80014be <FLASH_IF_INT_Write+0x156>
        uDest += length;
 800143e:	44cb      	add	fp, r9
        uSource += length;
 8001440:	9b01      	ldr	r3, [sp, #4]
 8001442:	444b      	add	r3, r9
 8001444:	9301      	str	r3, [sp, #4]
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 8001446:	9b04      	ldr	r3, [sp, #16]
 8001448:	eba3 0909 	sub.w	r9, r3, r9
 800144c:	f5b9 6f00 	cmp.w	r9, #2048	; 0x800
 8001450:	bf28      	it	cs
 8001452:	f44f 6900 	movcs.w	r9, #2048	; 0x800
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 8001456:	f10a 0a01 	add.w	sl, sl, #1
 800145a:	9b06      	ldr	r3, [sp, #24]
 800145c:	9a07      	ldr	r2, [sp, #28]
 800145e:	4413      	add	r3, r2
 8001460:	4553      	cmp	r3, sl
 8001462:	d92c      	bls.n	80014be <FLASH_IF_INT_Write+0x156>
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001464:	f50a 3480 	add.w	r4, sl, #65536	; 0x10000
 8001468:	02e4      	lsls	r4, r4, #11
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 800146a:	4649      	mov	r1, r9
 800146c:	9803      	ldr	r0, [sp, #12]
 800146e:	f7ff fef6 	bl	800125e <FLASH_IF_INT_IsEmpty>
 8001472:	2800      	cmp	r0, #0
 8001474:	d0c4      	beq.n	8001400 <FLASH_IF_INT_Write+0x98>
          if (pAllocatedBuffer == NULL)
 8001476:	4b21      	ldr	r3, [pc, #132]	; (80014fc <FLASH_IF_INT_Write+0x194>)
 8001478:	6818      	ldr	r0, [r3, #0]
 800147a:	b1e8      	cbz	r0, 80014b8 <FLASH_IF_INT_Write+0x150>
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800147c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001480:	4621      	mov	r1, r4
 8001482:	f7ff feff 	bl	8001284 <FLASH_IF_INT_Read>
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 8001486:	4b1d      	ldr	r3, [pc, #116]	; (80014fc <FLASH_IF_INT_Write+0x194>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f3cb 000a 	ubfx	r0, fp, #0, #11
 800148e:	fa1f f289 	uxth.w	r2, r9
 8001492:	9901      	ldr	r1, [sp, #4]
 8001494:	4418      	add	r0, r3
 8001496:	f014 f9c9 	bl	801582c <UTIL_MEM_cpy_8>
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 800149a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800149e:	4620      	mov	r0, r4
 80014a0:	f7ff ff18 	bl	80012d4 <FLASH_IF_INT_Erase>
 80014a4:	b970      	cbnz	r0, 80014c4 <FLASH_IF_INT_Write+0x15c>
          current_source = (uint32_t)pAllocatedBuffer;
 80014a6:	4b15      	ldr	r3, [pc, #84]	; (80014fc <FLASH_IF_INT_Write+0x194>)
 80014a8:	681f      	ldr	r7, [r3, #0]
          current_length = FLASH_PAGE_SIZE;
 80014aa:	f44f 6800 	mov.w	r8, #2048	; 0x800
 80014ae:	e7aa      	b.n	8001406 <FLASH_IF_INT_Write+0x9e>
              ret_status = FLASH_IF_WRITE_ERROR;
 80014b0:	f06f 0303 	mvn.w	r3, #3
 80014b4:	9302      	str	r3, [sp, #8]
 80014b6:	e7bf      	b.n	8001438 <FLASH_IF_INT_Write+0xd0>
            ret_status = FLASH_IF_PARAM_ERROR;
 80014b8:	f06f 0305 	mvn.w	r3, #5
 80014bc:	9302      	str	r3, [sp, #8]
      HAL_FLASH_Lock();
 80014be:	f003 fa37 	bl	8004930 <HAL_FLASH_Lock>
 80014c2:	e76b      	b.n	800139c <FLASH_IF_INT_Write+0x34>
            ret_status = FLASH_IF_ERASE_ERROR;
 80014c4:	f06f 0301 	mvn.w	r3, #1
 80014c8:	9302      	str	r3, [sp, #8]
 80014ca:	e7f8      	b.n	80014be <FLASH_IF_INT_Write+0x156>
    return FLASH_IF_PARAM_ERROR;
 80014cc:	f06f 0305 	mvn.w	r3, #5
 80014d0:	9302      	str	r3, [sp, #8]
 80014d2:	e763      	b.n	800139c <FLASH_IF_INT_Write+0x34>
 80014d4:	f06f 0305 	mvn.w	r3, #5
 80014d8:	9302      	str	r3, [sp, #8]
 80014da:	e75f      	b.n	800139c <FLASH_IF_INT_Write+0x34>
 80014dc:	f06f 0305 	mvn.w	r3, #5
 80014e0:	9302      	str	r3, [sp, #8]
 80014e2:	e75b      	b.n	800139c <FLASH_IF_INT_Write+0x34>
 80014e4:	f06f 0305 	mvn.w	r3, #5
 80014e8:	9302      	str	r3, [sp, #8]
 80014ea:	e757      	b.n	800139c <FLASH_IF_INT_Write+0x34>
      ret_status = FLASH_IF_LOCK_ERROR;
 80014ec:	f06f 0304 	mvn.w	r3, #4
 80014f0:	9302      	str	r3, [sp, #8]
 80014f2:	e753      	b.n	800139c <FLASH_IF_INT_Write+0x34>
 80014f4:	1fff7000 	.word	0x1fff7000
 80014f8:	03fffc00 	.word	0x03fffc00
 80014fc:	200001b8 	.word	0x200001b8

08001500 <FLASH_IF_Init>:
  pAllocatedBuffer = (uint8_t *)pAllocRamBuffer;
 8001500:	4b01      	ldr	r3, [pc, #4]	; (8001508 <FLASH_IF_Init+0x8>)
 8001502:	6018      	str	r0, [r3, #0]
}
 8001504:	2000      	movs	r0, #0
 8001506:	4770      	bx	lr
 8001508:	200001b8 	.word	0x200001b8

0800150c <FLASH_IF_Write>:
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 800150c:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 8001510:	d30e      	bcc.n	8001530 <FLASH_IF_Write+0x24>
{
 8001512:	b510      	push	{r4, lr}
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <FLASH_IF_Write+0x30>)
 8001516:	f8d3 45e0 	ldr.w	r4, [r3, #1504]	; 0x5e0
 800151a:	4b09      	ldr	r3, [pc, #36]	; (8001540 <FLASH_IF_Write+0x34>)
 800151c:	ea03 2384 	and.w	r3, r3, r4, lsl #10
 8001520:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001524:	3b01      	subs	r3, #1
 8001526:	4298      	cmp	r0, r3
 8001528:	d805      	bhi.n	8001536 <FLASH_IF_Write+0x2a>
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800152a:	f7ff ff1d 	bl	8001368 <FLASH_IF_INT_Write>
}
 800152e:	bd10      	pop	{r4, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8001534:	4770      	bx	lr
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001536:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800153a:	e7f8      	b.n	800152e <FLASH_IF_Write+0x22>
 800153c:	1fff7000 	.word	0x1fff7000
 8001540:	03fffc00 	.word	0x03fffc00

08001544 <FLASH_IF_Read>:
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001544:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8001548:	d30e      	bcc.n	8001568 <FLASH_IF_Read+0x24>
{
 800154a:	b510      	push	{r4, lr}
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 800154c:	4b09      	ldr	r3, [pc, #36]	; (8001574 <FLASH_IF_Read+0x30>)
 800154e:	f8d3 45e0 	ldr.w	r4, [r3, #1504]	; 0x5e0
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <FLASH_IF_Read+0x34>)
 8001554:	ea03 2384 	and.w	r3, r3, r4, lsl #10
 8001558:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800155c:	3b01      	subs	r3, #1
 800155e:	4299      	cmp	r1, r3
 8001560:	d805      	bhi.n	800156e <FLASH_IF_Read+0x2a>
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001562:	f7ff fe8f 	bl	8001284 <FLASH_IF_INT_Read>
}
 8001566:	bd10      	pop	{r4, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800156c:	4770      	bx	lr
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800156e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001572:	e7f8      	b.n	8001566 <FLASH_IF_Read+0x22>
 8001574:	1fff7000 	.word	0x1fff7000
 8001578:	03fffc00 	.word	0x03fffc00

0800157c <FLASH_IF_Erase>:
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 800157c:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 8001580:	d30e      	bcc.n	80015a0 <FLASH_IF_Erase+0x24>
{
 8001582:	b508      	push	{r3, lr}
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <FLASH_IF_Erase+0x30>)
 8001586:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <FLASH_IF_Erase+0x34>)
 800158c:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001590:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001594:	3b01      	subs	r3, #1
 8001596:	4298      	cmp	r0, r3
 8001598:	d805      	bhi.n	80015a6 <FLASH_IF_Erase+0x2a>
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 800159a:	f7ff fe9b 	bl	80012d4 <FLASH_IF_INT_Erase>
}
 800159e:	bd08      	pop	{r3, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80015a4:	4770      	bx	lr
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015aa:	e7f8      	b.n	800159e <FLASH_IF_Erase+0x22>
 80015ac:	1fff7000 	.word	0x1fff7000
 80015b0:	03fffc00 	.word	0x03fffc00

080015b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015b8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ba:	2400      	movs	r4, #0
 80015bc:	9403      	str	r4, [sp, #12]
 80015be:	9404      	str	r4, [sp, #16]
 80015c0:	9405      	str	r4, [sp, #20]
 80015c2:	9406      	str	r4, [sp, #24]
 80015c4:	9407      	str	r4, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015cc:	f042 0202 	orr.w	r2, r2, #2
 80015d0:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015d4:	f002 0202 	and.w	r2, r2, #2
 80015d8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80015da:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015de:	f042 0204 	orr.w	r2, r2, #4
 80015e2:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015e6:	f002 0204 	and.w	r2, r2, #4
 80015ea:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80015ec:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80015fe:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin
 8001600:	4e26      	ldr	r6, [pc, #152]	; (800169c <MX_GPIO_Init+0xe8>)
 8001602:	4622      	mov	r2, r4
 8001604:	f44f 413a 	mov.w	r1, #47616	; 0xba00
 8001608:	4630      	mov	r0, r6
 800160a:	f003 fbed 	bl	8004de8 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 800160e:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 8001612:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2501      	movs	r5, #1
 8001616:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161a:	2302      	movs	r3, #2
 800161c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	a903      	add	r1, sp, #12
 8001620:	4630      	mov	r0, r6
 8001622:	f003 fa91 	bl	8004b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8001626:	f04f 0803 	mov.w	r8, #3
 800162a:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800162e:	f44f 1704 	mov.w	r7, #2162688	; 0x210000
 8001632:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001634:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001636:	a903      	add	r1, sp, #12
 8001638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163c:	f003 fa84 	bl	8004b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8001640:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001644:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	f8cd 8018 	str.w	r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164e:	a903      	add	r1, sp, #12
 8001650:	4630      	mov	r0, r6
 8001652:	f003 fa79 	bl	8004b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8001656:	2340      	movs	r3, #64	; 0x40
 8001658:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800165a:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800165c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 800165e:	a903      	add	r1, sp, #12
 8001660:	480f      	ldr	r0, [pc, #60]	; (80016a0 <MX_GPIO_Init+0xec>)
 8001662:	f003 fa71 	bl	8004b48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001666:	4622      	mov	r2, r4
 8001668:	2105      	movs	r1, #5
 800166a:	2006      	movs	r0, #6
 800166c:	f002 fe3e 	bl	80042ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001670:	2006      	movs	r0, #6
 8001672:	f002 fe73 	bl	800435c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001676:	4622      	mov	r2, r4
 8001678:	2105      	movs	r1, #5
 800167a:	2007      	movs	r0, #7
 800167c:	f002 fe36 	bl	80042ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001680:	2007      	movs	r0, #7
 8001682:	f002 fe6b 	bl	800435c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001686:	4622      	mov	r2, r4
 8001688:	2105      	movs	r1, #5
 800168a:	2016      	movs	r0, #22
 800168c:	f002 fe2e 	bl	80042ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001690:	2016      	movs	r0, #22
 8001692:	f002 fe63 	bl	800435c <HAL_NVIC_EnableIRQ>

}
 8001696:	b008      	add	sp, #32
 8001698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800169c:	48000400 	.word	0x48000400
 80016a0:	48000800 	.word	0x48000800

080016a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016a4:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016a6:	4812      	ldr	r0, [pc, #72]	; (80016f0 <MX_I2C1_Init+0x4c>)
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_I2C1_Init+0x50>)
 80016aa:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <MX_I2C1_Init+0x54>)
 80016ae:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b4:	2201      	movs	r2, #1
 80016b6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016bc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016be:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016c2:	f003 fdec 	bl	800529e <HAL_I2C_Init>
 80016c6:	b950      	cbnz	r0, 80016de <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016c8:	2100      	movs	r1, #0
 80016ca:	4809      	ldr	r0, [pc, #36]	; (80016f0 <MX_I2C1_Init+0x4c>)
 80016cc:	f004 fc7b 	bl	8005fc6 <HAL_I2CEx_ConfigAnalogFilter>
 80016d0:	b940      	cbnz	r0, 80016e4 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016d2:	2100      	movs	r1, #0
 80016d4:	4806      	ldr	r0, [pc, #24]	; (80016f0 <MX_I2C1_Init+0x4c>)
 80016d6:	f004 fca4 	bl	8006022 <HAL_I2CEx_ConfigDigitalFilter>
 80016da:	b930      	cbnz	r0, 80016ea <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016dc:	bd08      	pop	{r3, pc}
    Error_Handler();
 80016de:	f000 f865 	bl	80017ac <Error_Handler>
 80016e2:	e7f1      	b.n	80016c8 <MX_I2C1_Init+0x24>
    Error_Handler();
 80016e4:	f000 f862 	bl	80017ac <Error_Handler>
 80016e8:	e7f3      	b.n	80016d2 <MX_I2C1_Init+0x2e>
    Error_Handler();
 80016ea:	f000 f85f 	bl	80017ac <Error_Handler>
}
 80016ee:	e7f5      	b.n	80016dc <MX_I2C1_Init+0x38>
 80016f0:	200001bc 	.word	0x200001bc
 80016f4:	40005400 	.word	0x40005400
 80016f8:	20303e5d 	.word	0x20303e5d

080016fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016fc:	b510      	push	{r4, lr}
 80016fe:	b096      	sub	sp, #88	; 0x58
 8001700:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	2100      	movs	r1, #0
 8001704:	9111      	str	r1, [sp, #68]	; 0x44
 8001706:	9112      	str	r1, [sp, #72]	; 0x48
 8001708:	9113      	str	r1, [sp, #76]	; 0x4c
 800170a:	9114      	str	r1, [sp, #80]	; 0x50
 800170c:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800170e:	2238      	movs	r2, #56	; 0x38
 8001710:	a803      	add	r0, sp, #12
 8001712:	f014 fc4f 	bl	8015fb4 <memset>
  if(i2cHandle->Instance==I2C1)
 8001716:	6822      	ldr	r2, [r4, #0]
 8001718:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <HAL_I2C_MspInit+0xa8>)
 800171a:	429a      	cmp	r2, r3
 800171c:	d001      	beq.n	8001722 <HAL_I2C_MspInit+0x26>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800171e:	b016      	add	sp, #88	; 0x58
 8001720:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001722:	2340      	movs	r3, #64	; 0x40
 8001724:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001726:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800172a:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172c:	a803      	add	r0, sp, #12
 800172e:	f005 fac5 	bl	8006cbc <HAL_RCCEx_PeriphCLKConfig>
 8001732:	2800      	cmp	r0, #0
 8001734:	d132      	bne.n	800179c <HAL_I2C_MspInit+0xa0>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001736:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 800173a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001742:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800174a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800174c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001750:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001752:	2312      	movs	r3, #18
 8001754:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001756:	2301      	movs	r3, #1
 8001758:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800175a:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800175c:	2304      	movs	r3, #4
 800175e:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001760:	a911      	add	r1, sp, #68	; 0x44
 8001762:	4811      	ldr	r0, [pc, #68]	; (80017a8 <HAL_I2C_MspInit+0xac>)
 8001764:	f003 f9f0 	bl	8004b48 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001768:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800176a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800176e:	65a3      	str	r3, [r4, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001770:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001772:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001776:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001778:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2105      	movs	r1, #5
 800177e:	201e      	movs	r0, #30
 8001780:	f002 fdb4 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001784:	201e      	movs	r0, #30
 8001786:	f002 fde9 	bl	800435c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	2105      	movs	r1, #5
 800178e:	201f      	movs	r0, #31
 8001790:	f002 fdac 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001794:	201f      	movs	r0, #31
 8001796:	f002 fde1 	bl	800435c <HAL_NVIC_EnableIRQ>
}
 800179a:	e7c0      	b.n	800171e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 800179c:	f000 f806 	bl	80017ac <Error_Handler>
 80017a0:	e7c9      	b.n	8001736 <HAL_I2C_MspInit+0x3a>
 80017a2:	bf00      	nop
 80017a4:	40005400 	.word	0x40005400
 80017a8:	48000400 	.word	0x48000400

080017ac <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ac:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017ae:	e7fe      	b.n	80017ae <Error_Handler+0x2>

080017b0 <SystemClock_Config>:
{
 80017b0:	b510      	push	{r4, lr}
 80017b2:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017b4:	2248      	movs	r2, #72	; 0x48
 80017b6:	2100      	movs	r1, #0
 80017b8:	a808      	add	r0, sp, #32
 80017ba:	f014 fbfb 	bl	8015fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017be:	2400      	movs	r4, #0
 80017c0:	9401      	str	r4, [sp, #4]
 80017c2:	9402      	str	r4, [sp, #8]
 80017c4:	9403      	str	r4, [sp, #12]
 80017c6:	9404      	str	r4, [sp, #16]
 80017c8:	9405      	str	r4, [sp, #20]
 80017ca:	9406      	str	r4, [sp, #24]
 80017cc:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 80017ce:	f004 fc55 	bl	800607c <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80017d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017d6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80017da:	f023 0318 	bic.w	r3, r3, #24
 80017de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017e6:	6813      	ldr	r3, [r2, #0]
 80017e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	6813      	ldr	r3, [r2, #0]
 80017f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80017fc:	2324      	movs	r3, #36	; 0x24
 80017fe:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001800:	2381      	movs	r3, #129	; 0x81
 8001802:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001804:	2301      	movs	r3, #1
 8001806:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001808:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800180a:	23b0      	movs	r3, #176	; 0xb0
 800180c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800180e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001810:	a808      	add	r0, sp, #32
 8001812:	f004 fdcd 	bl	80063b0 <HAL_RCC_OscConfig>
 8001816:	b970      	cbnz	r0, 8001836 <SystemClock_Config+0x86>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001818:	234f      	movs	r3, #79	; 0x4f
 800181a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800181c:	2300      	movs	r3, #0
 800181e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001820:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001822:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001824:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001826:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001828:	2102      	movs	r1, #2
 800182a:	a801      	add	r0, sp, #4
 800182c:	f005 f8f2 	bl	8006a14 <HAL_RCC_ClockConfig>
 8001830:	b918      	cbnz	r0, 800183a <SystemClock_Config+0x8a>
}
 8001832:	b01a      	add	sp, #104	; 0x68
 8001834:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001836:	f7ff ffb9 	bl	80017ac <Error_Handler>
    Error_Handler();
 800183a:	f7ff ffb7 	bl	80017ac <Error_Handler>

0800183e <main>:
{
 800183e:	b508      	push	{r3, lr}
  HAL_Init();
 8001840:	f002 f81c 	bl	800387c <HAL_Init>
  SystemClock_Config();
 8001844:	f7ff ffb4 	bl	80017b0 <SystemClock_Config>
  MX_GPIO_Init();
 8001848:	f7ff feb4 	bl	80015b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800184c:	f7ff ff2a 	bl	80016a4 <MX_I2C1_Init>
  osKernelInitialize();
 8001850:	f007 fb2a 	bl	8008ea8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001854:	f7ff fcc4 	bl	80011e0 <MX_FREERTOS_Init>
  osKernelStart();
 8001858:	f007 fb44 	bl	8008ee4 <osKernelStart>
  while (1)
 800185c:	e7fe      	b.n	800185c <main+0x1e>
	...

08001860 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001860:	b500      	push	{lr}
 8001862:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001864:	222c      	movs	r2, #44	; 0x2c
 8001866:	2100      	movs	r1, #0
 8001868:	a801      	add	r0, sp, #4
 800186a:	f014 fba3 	bl	8015fb4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800186e:	4819      	ldr	r0, [pc, #100]	; (80018d4 <MX_RTC_Init+0x74>)
 8001870:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <MX_RTC_Init+0x78>)
 8001872:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001874:	231f      	movs	r3, #31
 8001876:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800187c:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800187e:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001880:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001884:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001886:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001888:	f44f 7380 	mov.w	r3, #256	; 0x100
 800188c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800188e:	f005 fc25 	bl	80070dc <HAL_RTC_Init>
 8001892:	b9a8      	cbnz	r0, 80018c0 <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001894:	480f      	ldr	r0, [pc, #60]	; (80018d4 <MX_RTC_Init+0x74>)
 8001896:	f005 fd63 	bl	8007360 <HAL_RTCEx_SetSSRU_IT>
 800189a:	b9a0      	cbnz	r0, 80018c6 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800189c:	2200      	movs	r2, #0
 800189e:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80018a0:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80018a2:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80018a4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80018a8:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80018aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018ae:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80018b0:	a901      	add	r1, sp, #4
 80018b2:	4808      	ldr	r0, [pc, #32]	; (80018d4 <MX_RTC_Init+0x74>)
 80018b4:	f005 fc78 	bl	80071a8 <HAL_RTC_SetAlarm_IT>
 80018b8:	b940      	cbnz	r0, 80018cc <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80018ba:	b00d      	add	sp, #52	; 0x34
 80018bc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80018c0:	f7ff ff74 	bl	80017ac <Error_Handler>
 80018c4:	e7e6      	b.n	8001894 <MX_RTC_Init+0x34>
    Error_Handler();
 80018c6:	f7ff ff71 	bl	80017ac <Error_Handler>
 80018ca:	e7e7      	b.n	800189c <MX_RTC_Init+0x3c>
    Error_Handler();
 80018cc:	f7ff ff6e 	bl	80017ac <Error_Handler>
}
 80018d0:	e7f3      	b.n	80018ba <MX_RTC_Init+0x5a>
 80018d2:	bf00      	nop
 80018d4:	20000210 	.word	0x20000210
 80018d8:	40002800 	.word	0x40002800

080018dc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80018dc:	b510      	push	{r4, lr}
 80018de:	b090      	sub	sp, #64	; 0x40
 80018e0:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018e2:	2238      	movs	r2, #56	; 0x38
 80018e4:	2100      	movs	r1, #0
 80018e6:	a802      	add	r0, sp, #8
 80018e8:	f014 fb64 	bl	8015fb4 <memset>
  if(rtcHandle->Instance==RTC)
 80018ec:	6822      	ldr	r2, [r4, #0]
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <HAL_RTC_MspInit+0x7c>)
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d001      	beq.n	80018f8 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80018f4:	b010      	add	sp, #64	; 0x40
 80018f6:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018fc:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001902:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001904:	a802      	add	r0, sp, #8
 8001906:	f005 f9d9 	bl	8006cbc <HAL_RCCEx_PeriphCLKConfig>
 800190a:	bb08      	cbnz	r0, 8001950 <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800190c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001910:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001914:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001918:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 800191c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800191e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001922:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800192c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 5, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2105      	movs	r1, #5
 8001932:	2002      	movs	r0, #2
 8001934:	f002 fcda 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001938:	2002      	movs	r0, #2
 800193a:	f002 fd0f 	bl	800435c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2105      	movs	r1, #5
 8001942:	202a      	movs	r0, #42	; 0x2a
 8001944:	f002 fcd2 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001948:	202a      	movs	r0, #42	; 0x2a
 800194a:	f002 fd07 	bl	800435c <HAL_NVIC_EnableIRQ>
}
 800194e:	e7d1      	b.n	80018f4 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8001950:	f7ff ff2c 	bl	80017ac <Error_Handler>
 8001954:	e7da      	b.n	800190c <HAL_RTC_MspInit+0x30>
 8001956:	bf00      	nop
 8001958:	40002800 	.word	0x40002800

0800195c <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 800195c:	4770      	bx	lr

0800195e <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 800195e:	4770      	bx	lr

08001960 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001960:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001962:	f001 ffa1 	bl	80038a8 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001966:	2001      	movs	r0, #1
 8001968:	4b02      	ldr	r3, [pc, #8]	; (8001974 <PWR_EnterStopMode+0x14>)
 800196a:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800196e:	f004 fbe9 	bl	8006144 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001972:	bd08      	pop	{r3, pc}
 8001974:	58000400 	.word	0x58000400

08001978 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8001978:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 800197a:	f001 ff9c 	bl	80038b6 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800197e:	bd08      	pop	{r3, pc}

08001980 <PWR_ExitStopMode>:
{
 8001980:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8001982:	f001 ff98 	bl	80038b6 <HAL_ResumeTick>
  vcom_Resume();
 8001986:	f000 fc33 	bl	80021f0 <vcom_Resume>
}
 800198a:	bd08      	pop	{r3, pc}

0800198c <PWR_EnterSleepMode>:
{
 800198c:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 800198e:	f001 ff8b 	bl	80038a8 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001992:	2101      	movs	r1, #1
 8001994:	2000      	movs	r0, #0
 8001996:	f004 fb79 	bl	800608c <HAL_PWR_EnterSLEEPMode>
}
 800199a:	bd08      	pop	{r3, pc}

0800199c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800199c:	b508      	push	{r3, lr}

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	210f      	movs	r1, #15
 80019a2:	f06f 0001 	mvn.w	r0, #1
 80019a6:	f002 fca1 	bl	80042ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019aa:	bd08      	pop	{r3, pc}

080019ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <NMI_Handler>

080019ae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <HardFault_Handler>

080019b0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <MemManage_Handler>

080019b2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <BusFault_Handler>

080019b4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <UsageFault_Handler>

080019b6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b6:	4770      	bx	lr

080019b8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80019b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80019ba:	4802      	ldr	r0, [pc, #8]	; (80019c4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 80019bc:	f005 fcfc 	bl	80073b8 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80019c0:	bd08      	pop	{r3, pc}
 80019c2:	bf00      	nop
 80019c4:	20000210 	.word	0x20000210

080019c8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80019ca:	2001      	movs	r0, #1
 80019cc:	f003 fa1a 	bl	8004e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019d0:	bd08      	pop	{r3, pc}

080019d2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80019d2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_Pin);
 80019d4:	2002      	movs	r0, #2
 80019d6:	f003 fa15 	bl	8004e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80019da:	bd08      	pop	{r3, pc}

080019dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80019dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80019de:	4802      	ldr	r0, [pc, #8]	; (80019e8 <DMA1_Channel5_IRQHandler+0xc>)
 80019e0:	f002 feda 	bl	8004798 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80019e4:	bd08      	pop	{r3, pc}
 80019e6:	bf00      	nop
 80019e8:	2000025c 	.word	0x2000025c

080019ec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 80019ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT3_Pin);
 80019ee:	2040      	movs	r0, #64	; 0x40
 80019f0:	f003 fa08 	bl	8004e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019f4:	bd08      	pop	{r3, pc}
	...

080019f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80019f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019fa:	4802      	ldr	r0, [pc, #8]	; (8001a04 <I2C1_EV_IRQHandler+0xc>)
 80019fc:	f003 ffd6 	bl	80059ac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001a00:	bd08      	pop	{r3, pc}
 8001a02:	bf00      	nop
 8001a04:	200001bc 	.word	0x200001bc

08001a08 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001a08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001a0a:	4802      	ldr	r0, [pc, #8]	; (8001a14 <I2C1_ER_IRQHandler+0xc>)
 8001a0c:	f004 fa99 	bl	8005f42 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001a10:	bd08      	pop	{r3, pc}
 8001a12:	bf00      	nop
 8001a14:	200001bc 	.word	0x200001bc

08001a18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a1a:	4802      	ldr	r0, [pc, #8]	; (8001a24 <USART2_IRQHandler+0xc>)
 8001a1c:	f006 f98a 	bl	8007d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a20:	bd08      	pop	{r3, pc}
 8001a22:	bf00      	nop
 8001a24:	200002bc 	.word	0x200002bc

08001a28 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001a28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a2a:	4802      	ldr	r0, [pc, #8]	; (8001a34 <RTC_Alarm_IRQHandler+0xc>)
 8001a2c:	f005 fad0 	bl	8006fd0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001a30:	bd08      	pop	{r3, pc}
 8001a32:	bf00      	nop
 8001a34:	20000210 	.word	0x20000210

08001a38 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001a38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001a3a:	4802      	ldr	r0, [pc, #8]	; (8001a44 <SUBGHZ_Radio_IRQHandler+0xc>)
 8001a3c:	f005 ff70 	bl	8007920 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001a40:	bd08      	pop	{r3, pc}
 8001a42:	bf00      	nop
 8001a44:	20000248 	.word	0x20000248

08001a48 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001a48:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001a4a:	4805      	ldr	r0, [pc, #20]	; (8001a60 <MX_SUBGHZ_Init+0x18>)
 8001a4c:	2308      	movs	r3, #8
 8001a4e:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001a50:	f005 fce8 	bl	8007424 <HAL_SUBGHZ_Init>
 8001a54:	b900      	cbnz	r0, 8001a58 <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001a56:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001a58:	f7ff fea8 	bl	80017ac <Error_Handler>
}
 8001a5c:	e7fb      	b.n	8001a56 <MX_SUBGHZ_Init+0xe>
 8001a5e:	bf00      	nop
 8001a60:	20000248 	.word	0x20000248

08001a64 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001a64:	b500      	push	{lr}
 8001a66:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001a74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001a7c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 5, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2105      	movs	r1, #5
 8001a82:	2032      	movs	r0, #50	; 0x32
 8001a84:	f002 fc32 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001a88:	2032      	movs	r0, #50	; 0x32
 8001a8a:	f002 fc67 	bl	800435c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001a8e:	b003      	add	sp, #12
 8001a90:	f85d fb04 	ldr.w	pc, [sp], #4

08001a94 <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001a94:	b40c      	push	{r2, r3}
 8001a96:	b500      	push	{lr}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	ab04      	add	r3, sp, #16
 8001a9c:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001aa0:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001aa2:	f014 f9c3 	bl	8015e2c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001aa6:	b003      	add	sp, #12
 8001aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001aac:	b002      	add	sp, #8
 8001aae:	4770      	bx	lr

08001ab0 <TimestampNow>:
{
 8001ab0:	b530      	push	{r4, r5, lr}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	4604      	mov	r4, r0
 8001ab6:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8001ab8:	a802      	add	r0, sp, #8
 8001aba:	f013 ff2b 	bl	8015914 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001abe:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	9b02      	ldr	r3, [sp, #8]
 8001ac6:	4a05      	ldr	r2, [pc, #20]	; (8001adc <TimestampNow+0x2c>)
 8001ac8:	2110      	movs	r1, #16
 8001aca:	4620      	mov	r0, r4
 8001acc:	f7ff ffe2 	bl	8001a94 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	f7fe fb55 	bl	8000180 <strlen>
 8001ad6:	8028      	strh	r0, [r5, #0]
}
 8001ad8:	b005      	add	sp, #20
 8001ada:	bd30      	pop	{r4, r5, pc}
 8001adc:	080161e4 	.word	0x080161e4

08001ae0 <SystemApp_Init>:
{
 8001ae0:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001ae2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ae6:	6893      	ldr	r3, [r2, #8]
 8001ae8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001aec:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8001aee:	f013 ff95 	bl	8015a1c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001af2:	2401      	movs	r4, #1
 8001af4:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <SystemApp_Init+0x4c>)
 8001af6:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8001af8:	f000 f8b8 	bl	8001c6c <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8001afc:	f013 fd0c 	bl	8015518 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001b00:	480b      	ldr	r0, [pc, #44]	; (8001b30 <SystemApp_Init+0x50>)
 8001b02:	f013 fd23 	bl	801554c <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001b06:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <SystemApp_Init+0x54>)
 8001b08:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b0c:	611a      	str	r2, [r3, #16]
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001b0e:	2002      	movs	r0, #2
 8001b10:	f013 fd22 	bl	8015558 <UTIL_ADV_TRACE_SetVerboseLevel>
  SYS_InitMeasurement();
 8001b14:	f7ff fa82 	bl	800101c <SYS_InitMeasurement>
  EnvSensors_Init();
 8001b18:	f000 f908 	bl	8001d2c <EnvSensors_Init>
  UTIL_LPM_Init();
 8001b1c:	f013 fe2c 	bl	8015778 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001b20:	4621      	mov	r1, r4
 8001b22:	4620      	mov	r0, r4
 8001b24:	f013 fe48 	bl	80157b8 <UTIL_LPM_SetOffMode>
}
 8001b28:	bd10      	pop	{r4, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000254 	.word	0x20000254
 8001b30:	08001ab1 	.word	0x08001ab1
 8001b34:	58004000 	.word	0x58004000

08001b38 <GetBatteryLevel>:
{
 8001b38:	b508      	push	{r3, lr}
  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001b3a:	f7ff fa77 	bl	800102c <SYS_GetBatteryLevel>
  if (batteryLevelmV > VDD_BAT)
 8001b3e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b42:	4298      	cmp	r0, r3
 8001b44:	d80d      	bhi.n	8001b62 <GetBatteryLevel+0x2a>
  else if (batteryLevelmV < VDD_MIN)
 8001b46:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
 8001b4a:	d30c      	bcc.n	8001b66 <GetBatteryLevel+0x2e>
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001b4c:	f5a0 60e1 	sub.w	r0, r0, #1800	; 0x708
 8001b50:	ebc0 10c0 	rsb	r0, r0, r0, lsl #7
 8001b54:	0040      	lsls	r0, r0, #1
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <GetBatteryLevel+0x34>)
 8001b58:	fba3 3000 	umull	r3, r0, r3, r0
 8001b5c:	f3c0 10c7 	ubfx	r0, r0, #7, #8
 8001b60:	e000      	b.n	8001b64 <GetBatteryLevel+0x2c>
    batteryLevel = LORAWAN_MAX_BAT;
 8001b62:	20fe      	movs	r0, #254	; 0xfe
}
 8001b64:	bd08      	pop	{r3, pc}
    batteryLevel = 0;
 8001b66:	2000      	movs	r0, #0
 8001b68:	e7fc      	b.n	8001b64 <GetBatteryLevel+0x2c>
 8001b6a:	bf00      	nop
 8001b6c:	1b4e81b5 	.word	0x1b4e81b5

08001b70 <GetTemperatureLevel>:
{
 8001b70:	b500      	push	{lr}
 8001b72:	b087      	sub	sp, #28
  EnvSensors_Read(&sensor_data);
 8001b74:	4668      	mov	r0, sp
 8001b76:	f000 f8bd 	bl	8001cf4 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001b7a:	9801      	ldr	r0, [sp, #4]
 8001b7c:	f7fe ffd2 	bl	8000b24 <__aeabi_f2iz>
}
 8001b80:	b200      	sxth	r0, r0
 8001b82:	b007      	add	sp, #28
 8001b84:	f85d fb04 	ldr.w	pc, [sp], #4

08001b88 <GetUniqueId>:
{
 8001b88:	b538      	push	{r3, r4, r5, lr}
 8001b8a:	4604      	mov	r4, r0
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001b8c:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <GetUniqueId+0x68>)
 8001b8e:	f8d3 3580 	ldr.w	r3, [r3, #1408]	; 0x580
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001b92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b96:	d013      	beq.n	8001bc0 <GetUniqueId+0x38>
    id[7] = val & 0xFF;
 8001b98:	71c3      	strb	r3, [r0, #7]
    id[6] = (val >> 8) & 0xFF;
 8001b9a:	0a1a      	lsrs	r2, r3, #8
 8001b9c:	7182      	strb	r2, [r0, #6]
    id[5] = (val >> 16) & 0xFF;
 8001b9e:	0c1a      	lsrs	r2, r3, #16
 8001ba0:	7142      	strb	r2, [r0, #5]
    id[4] = (val >> 24) & 0xFF;
 8001ba2:	0e1b      	lsrs	r3, r3, #24
 8001ba4:	7103      	strb	r3, [r0, #4]
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <GetUniqueId+0x68>)
 8001ba8:	f8d3 2584 	ldr.w	r2, [r3, #1412]	; 0x584
    id[3] = val & 0xFF;
 8001bac:	70c2      	strb	r2, [r0, #3]
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001bae:	f8d3 3584 	ldr.w	r3, [r3, #1412]	; 0x584
 8001bb2:	0a1a      	lsrs	r2, r3, #8
    id[2] = val & 0xFF;
 8001bb4:	7082      	strb	r2, [r0, #2]
    id[1] = (val >> 8) & 0xFF;
 8001bb6:	0c1a      	lsrs	r2, r3, #16
 8001bb8:	7042      	strb	r2, [r0, #1]
    id[0] = (val >> 16) & 0xFF;
 8001bba:	0e1b      	lsrs	r3, r3, #24
 8001bbc:	7003      	strb	r3, [r0, #0]
}
 8001bbe:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001bc0:	f001 fe80 	bl	80038c4 <HAL_GetUIDw0>
 8001bc4:	4605      	mov	r5, r0
 8001bc6:	f001 fe89 	bl	80038dc <HAL_GetUIDw2>
 8001bca:	4405      	add	r5, r0
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001bcc:	f001 fe80 	bl	80038d0 <HAL_GetUIDw1>
    id[7] = (ID_1_3_val) >> 24;
 8001bd0:	0e2b      	lsrs	r3, r5, #24
 8001bd2:	71e3      	strb	r3, [r4, #7]
    id[6] = (ID_1_3_val) >> 16;
 8001bd4:	0c2b      	lsrs	r3, r5, #16
 8001bd6:	71a3      	strb	r3, [r4, #6]
    id[5] = (ID_1_3_val) >> 8;
 8001bd8:	0a2b      	lsrs	r3, r5, #8
 8001bda:	7163      	strb	r3, [r4, #5]
    id[4] = (ID_1_3_val);
 8001bdc:	7125      	strb	r5, [r4, #4]
    id[3] = (ID_2_val) >> 24;
 8001bde:	0e03      	lsrs	r3, r0, #24
 8001be0:	70e3      	strb	r3, [r4, #3]
    id[2] = (ID_2_val) >> 16;
 8001be2:	0c03      	lsrs	r3, r0, #16
 8001be4:	70a3      	strb	r3, [r4, #2]
    id[1] = (ID_2_val) >> 8;
 8001be6:	0a03      	lsrs	r3, r0, #8
 8001be8:	7063      	strb	r3, [r4, #1]
    id[0] = (ID_2_val);
 8001bea:	7020      	strb	r0, [r4, #0]
 8001bec:	e7e7      	b.n	8001bbe <GetUniqueId+0x36>
 8001bee:	bf00      	nop
 8001bf0:	1fff7000 	.word	0x1fff7000

08001bf4 <GetDevAddr>:
{
 8001bf4:	b538      	push	{r3, r4, r5, lr}
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <GetDevAddr+0x2c>)
 8001bf8:	f8d3 3580 	ldr.w	r3, [r3, #1408]	; 0x580
  *devAddr = LL_FLASH_GetUDN();
 8001bfc:	6003      	str	r3, [r0, #0]
  if (*devAddr == 0xFFFFFFFF)
 8001bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c02:	d000      	beq.n	8001c06 <GetDevAddr+0x12>
}
 8001c04:	bd38      	pop	{r3, r4, r5, pc}
 8001c06:	4604      	mov	r4, r0
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001c08:	f001 fe5c 	bl	80038c4 <HAL_GetUIDw0>
 8001c0c:	4605      	mov	r5, r0
 8001c0e:	f001 fe5f 	bl	80038d0 <HAL_GetUIDw1>
 8001c12:	4045      	eors	r5, r0
 8001c14:	f001 fe62 	bl	80038dc <HAL_GetUIDw2>
 8001c18:	4045      	eors	r5, r0
 8001c1a:	6025      	str	r5, [r4, #0]
}
 8001c1c:	e7f2      	b.n	8001c04 <GetDevAddr+0x10>
 8001c1e:	bf00      	nop
 8001c20:	1fff7000 	.word	0x1fff7000

08001c24 <UTIL_ADV_TRACE_PreSendHook>:
{
 8001c24:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001c26:	2101      	movs	r1, #1
 8001c28:	2002      	movs	r0, #2
 8001c2a:	f013 fdaf 	bl	801578c <UTIL_LPM_SetStopMode>
}
 8001c2e:	bd08      	pop	{r3, pc}

08001c30 <UTIL_ADV_TRACE_PostSendHook>:
{
 8001c30:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001c32:	2100      	movs	r1, #0
 8001c34:	2002      	movs	r0, #2
 8001c36:	f013 fda9 	bl	801578c <UTIL_LPM_SetStopMode>
}
 8001c3a:	bd08      	pop	{r3, pc}

08001c3c <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	4770      	bx	lr

08001c40 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001c40:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001c42:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <HAL_GetTick+0x14>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	b90b      	cbnz	r3, 8001c4c <HAL_GetTick+0xc>
  uint32_t ret = 0;
 8001c48:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 8001c4a:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 8001c4c:	f000 f89a 	bl	8001d84 <TIMER_IF_GetTimerValue>
 8001c50:	e7fb      	b.n	8001c4a <HAL_GetTick+0xa>
 8001c52:	bf00      	nop
 8001c54:	20000254 	.word	0x20000254

08001c58 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001c58:	b500      	push	{lr}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001c5e:	9801      	ldr	r0, [sp, #4]
 8001c60:	f000 f976 	bl	8001f50 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001c64:	b003      	add	sp, #12
 8001c66:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001c6c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c6e:	b089      	sub	sp, #36	; 0x24

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8001c70:	f001 fe3a 	bl	80038e8 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001c74:	f001 fe40 	bl	80038f8 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001c78:	f001 fe46 	bl	8003908 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8001c7c:	2400      	movs	r4, #0
 8001c7e:	9403      	str	r4, [sp, #12]
 8001c80:	9404      	str	r4, [sp, #16]
 8001c82:	9405      	str	r4, [sp, #20]
 8001c84:	9406      	str	r4, [sp, #24]
 8001c86:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c96:	f042 0202 	orr.w	r2, r2, #2
 8001c9a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c9e:	f002 0202 	and.w	r2, r2, #2
 8001ca2:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001ca4:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ca8:	f042 0202 	orr.w	r2, r2, #2
 8001cac:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001cb6:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8001cb8:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8001cbc:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8001cbe:	4d0c      	ldr	r5, [pc, #48]	; (8001cf0 <DBG_Init+0x84>)
 8001cc0:	a903      	add	r1, sp, #12
 8001cc2:	4628      	mov	r0, r5
 8001cc4:	f002 ff40 	bl	8004b48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8001cc8:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8001ccc:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8001cce:	a903      	add	r1, sp, #12
 8001cd0:	4628      	mov	r0, r5
 8001cd2:	f002 ff39 	bl	8004b48 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8001cd6:	4622      	mov	r2, r4
 8001cd8:	4639      	mov	r1, r7
 8001cda:	4628      	mov	r0, r5
 8001cdc:	f003 f884 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	4631      	mov	r1, r6
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	f003 f87f 	bl	8004de8 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8001cea:	b009      	add	sp, #36	; 0x24
 8001cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	48000400 	.word	0x48000400

08001cf4 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8001cf4:	b510      	push	{r4, lr}
 8001cf6:	4604      	mov	r4, r0
#if (USE_IKS01A3_ENV_SENSOR_LPS22HH_0 == 1)
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_PRESSURE, &PRESSURE_Value);
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_TEMPERATURE, &TEMPERATURE_Value);
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#else
  TEMPERATURE_Value = (SYS_GetTemperatureLevel() >> 8);
 8001cf8:	f7ff f9ba 	bl	8001070 <SYS_GetTemperatureLevel>
 8001cfc:	f340 200f 	sbfx	r0, r0, #8, #16
 8001d00:	f7fe fd6c 	bl	80007dc <__aeabi_i2f>
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <EnvSensors_Read+0x28>)
 8001d06:	60a3      	str	r3, [r4, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8001d08:	6060      	str	r0, [r4, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8001d0a:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <EnvSensors_Read+0x2c>)
 8001d0c:	6023      	str	r3, [r4, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8001d0e:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <EnvSensors_Read+0x30>)
 8001d10:	60e3      	str	r3, [r4, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <EnvSensors_Read+0x34>)
 8001d14:	6123      	str	r3, [r4, #16]

  return 0;
  /* USER CODE END EnvSensors_Read */
}
 8001d16:	2000      	movs	r0, #0
 8001d18:	bd10      	pop	{r4, pc}
 8001d1a:	bf00      	nop
 8001d1c:	42480000 	.word	0x42480000
 8001d20:	447a0000 	.word	0x447a0000
 8001d24:	003e090d 	.word	0x003e090d
 8001d28:	000503ab 	.word	0x000503ab

08001d2c <EnvSensors_Init>:
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	4770      	bx	lr

08001d30 <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <TIMER_IF_SetTimerContext+0x1c>)
 8001d32:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001d34:	e001      	b.n	8001d3a <TIMER_IF_SetTimerContext+0xa>
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <TIMER_IF_SetTimerContext+0x1c>)
 8001d38:	6898      	ldr	r0, [r3, #8]
 8001d3a:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <TIMER_IF_SetTimerContext+0x1c>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	4283      	cmp	r3, r0
 8001d40:	d1f9      	bne.n	8001d36 <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 8001d42:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 8001d44:	4b02      	ldr	r3, [pc, #8]	; (8001d50 <TIMER_IF_SetTimerContext+0x20>)
 8001d46:	6018      	str	r0, [r3, #0]
}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40002800 	.word	0x40002800
 8001d50:	20000258 	.word	0x20000258

08001d54 <TIMER_IF_GetTimerContext>:
}
 8001d54:	4b01      	ldr	r3, [pc, #4]	; (8001d5c <TIMER_IF_GetTimerContext+0x8>)
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000258 	.word	0x20000258

08001d60 <TIMER_IF_GetTimerElapsedTime>:
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8001d62:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001d64:	e001      	b.n	8001d6a <TIMER_IF_GetTimerElapsedTime+0xa>
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8001d68:	6898      	ldr	r0, [r3, #8]
 8001d6a:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	4283      	cmp	r3, r0
 8001d70:	d1f9      	bne.n	8001d66 <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 8001d72:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001d74:	4b02      	ldr	r3, [pc, #8]	; (8001d80 <TIMER_IF_GetTimerElapsedTime+0x20>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	1ac0      	subs	r0, r0, r3
 8001d7a:	4770      	bx	lr
 8001d7c:	40002800 	.word	0x40002800
 8001d80:	20000258 	.word	0x20000258

08001d84 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8001d84:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <TIMER_IF_GetTimerValue+0x20>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	b153      	cbz	r3, 8001da0 <TIMER_IF_GetTimerValue+0x1c>
 8001d8a:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <TIMER_IF_GetTimerValue+0x24>)
 8001d8c:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001d8e:	e001      	b.n	8001d94 <TIMER_IF_GetTimerValue+0x10>
 8001d90:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <TIMER_IF_GetTimerValue+0x24>)
 8001d92:	6898      	ldr	r0, [r3, #8]
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <TIMER_IF_GetTimerValue+0x24>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4283      	cmp	r3, r0
 8001d9a:	d1f9      	bne.n	8001d90 <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8001d9c:	43c0      	mvns	r0, r0
 8001d9e:	4770      	bx	lr
  uint32_t ret = 0;
 8001da0:	2000      	movs	r0, #0
}
 8001da2:	4770      	bx	lr
 8001da4:	20000255 	.word	0x20000255
 8001da8:	40002800 	.word	0x40002800

08001dac <TIMER_IF_GetMinimumTimeout>:
}
 8001dac:	2003      	movs	r0, #3
 8001dae:	4770      	bx	lr

08001db0 <TIMER_IF_Convert_ms2Tick>:
{
 8001db0:	b508      	push	{r3, lr}
 8001db2:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001db4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001db8:	2300      	movs	r3, #0
 8001dba:	0280      	lsls	r0, r0, #10
 8001dbc:	0d89      	lsrs	r1, r1, #22
 8001dbe:	f7fe ff27 	bl	8000c10 <__aeabi_uldivmod>
}
 8001dc2:	bd08      	pop	{r3, pc}

08001dc4 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8001dc4:	0ec2      	lsrs	r2, r0, #27
 8001dc6:	0143      	lsls	r3, r0, #5
 8001dc8:	1a1b      	subs	r3, r3, r0
 8001dca:	f162 0200 	sbc.w	r2, r2, #0
 8001dce:	0092      	lsls	r2, r2, #2
 8001dd0:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	181b      	adds	r3, r3, r0
 8001dd8:	f142 0000 	adc.w	r0, r2, #0
 8001ddc:	00c0      	lsls	r0, r0, #3
 8001dde:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8001de2:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 8001de6:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8001dea:	4770      	bx	lr

08001dec <TIMER_IF_StopTimer>:
{
 8001dec:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001dee:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <TIMER_IF_StopTimer+0x20>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001df4:	4c06      	ldr	r4, [pc, #24]	; (8001e10 <TIMER_IF_StopTimer+0x24>)
 8001df6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	f005 f8a8 	bl	8006f50 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001e00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e04:	6323      	str	r3, [r4, #48]	; 0x30
}
 8001e06:	2000      	movs	r0, #0
 8001e08:	bd10      	pop	{r4, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40002800 	.word	0x40002800
 8001e10:	20000210 	.word	0x20000210

08001e14 <TIMER_IF_BkUp_Write_MSBticks>:
{
 8001e14:	b508      	push	{r3, lr}
 8001e16:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8001e18:	2102      	movs	r1, #2
 8001e1a:	4802      	ldr	r0, [pc, #8]	; (8001e24 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 8001e1c:	f005 fae1 	bl	80073e2 <HAL_RTCEx_BKUPWrite>
}
 8001e20:	bd08      	pop	{r3, pc}
 8001e22:	bf00      	nop
 8001e24:	20000210 	.word	0x20000210

08001e28 <TIMER_IF_Init>:
{
 8001e28:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <TIMER_IF_Init+0x40>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	b10b      	cbz	r3, 8001e34 <TIMER_IF_Init+0xc>
}
 8001e30:	2000      	movs	r0, #0
 8001e32:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001e34:	4c0d      	ldr	r4, [pc, #52]	; (8001e6c <TIMER_IF_Init+0x44>)
 8001e36:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001e3a:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8001e3c:	f7ff fd10 	bl	8001860 <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8001e40:	f7ff ffd4 	bl	8001dec <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001e44:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e48:	4620      	mov	r0, r4
 8001e4a:	f005 f881 	bl	8006f50 <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001e4e:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001e50:	4620      	mov	r0, r4
 8001e52:	f005 fa65 	bl	8007320 <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7ff ffdc 	bl	8001e14 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 8001e5c:	f7ff ff68 	bl	8001d30 <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8001e60:	4b01      	ldr	r3, [pc, #4]	; (8001e68 <TIMER_IF_Init+0x40>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
 8001e66:	e7e3      	b.n	8001e30 <TIMER_IF_Init+0x8>
 8001e68:	20000255 	.word	0x20000255
 8001e6c:	20000210 	.word	0x20000210

08001e70 <TIMER_IF_BkUp_Write_Seconds>:
{
 8001e70:	b508      	push	{r3, lr}
 8001e72:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001e74:	2100      	movs	r1, #0
 8001e76:	4802      	ldr	r0, [pc, #8]	; (8001e80 <TIMER_IF_BkUp_Write_Seconds+0x10>)
 8001e78:	f005 fab3 	bl	80073e2 <HAL_RTCEx_BKUPWrite>
}
 8001e7c:	bd08      	pop	{r3, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000210 	.word	0x20000210

08001e84 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8001e84:	b508      	push	{r3, lr}
 8001e86:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001e88:	2101      	movs	r1, #1
 8001e8a:	4802      	ldr	r0, [pc, #8]	; (8001e94 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 8001e8c:	f005 faa9 	bl	80073e2 <HAL_RTCEx_BKUPWrite>
}
 8001e90:	bd08      	pop	{r3, pc}
 8001e92:	bf00      	nop
 8001e94:	20000210 	.word	0x20000210

08001e98 <TIMER_IF_StartTimer>:
{
 8001e98:	b510      	push	{r4, lr}
 8001e9a:	b08c      	sub	sp, #48	; 0x30
 8001e9c:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8001e9e:	222c      	movs	r2, #44	; 0x2c
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	a801      	add	r0, sp, #4
 8001ea4:	f014 f886 	bl	8015fb4 <memset>
  TIMER_IF_StopTimer();
 8001ea8:	f7ff ffa0 	bl	8001dec <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <TIMER_IF_StartTimer+0x48>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8001eb6:	43e4      	mvns	r4, r4
 8001eb8:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001eba:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001ebc:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ec0:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec6:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	a901      	add	r1, sp, #4
 8001ecc:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <TIMER_IF_StartTimer+0x4c>)
 8001ece:	f005 f96b 	bl	80071a8 <HAL_RTC_SetAlarm_IT>
 8001ed2:	b910      	cbnz	r0, 8001eda <TIMER_IF_StartTimer+0x42>
}
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	b00c      	add	sp, #48	; 0x30
 8001ed8:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001eda:	f7ff fc67 	bl	80017ac <Error_Handler>
 8001ede:	e7f9      	b.n	8001ed4 <TIMER_IF_StartTimer+0x3c>
 8001ee0:	20000258 	.word	0x20000258
 8001ee4:	20000210 	.word	0x20000210

08001ee8 <TIMER_IF_BkUp_Read_MSBticks>:
{
 8001ee8:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8001eea:	2102      	movs	r1, #2
 8001eec:	4801      	ldr	r0, [pc, #4]	; (8001ef4 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 8001eee:	f005 fa7f 	bl	80073f0 <HAL_RTCEx_BKUPRead>
}
 8001ef2:	bd08      	pop	{r3, pc}
 8001ef4:	20000210 	.word	0x20000210

08001ef8 <TIMER_IF_GetTime>:
{
 8001ef8:	b538      	push	{r3, r4, r5, lr}
 8001efa:	4605      	mov	r5, r0
 8001efc:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <TIMER_IF_GetTime+0x34>)
 8001efe:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001f00:	e001      	b.n	8001f06 <TIMER_IF_GetTime+0xe>
 8001f02:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <TIMER_IF_GetTime+0x34>)
 8001f04:	689c      	ldr	r4, [r3, #8]
 8001f06:	4a09      	ldr	r2, [pc, #36]	; (8001f2c <TIMER_IF_GetTime+0x34>)
 8001f08:	6892      	ldr	r2, [r2, #8]
 8001f0a:	42a2      	cmp	r2, r4
 8001f0c:	d1f9      	bne.n	8001f02 <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 8001f0e:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001f10:	f7ff ffea 	bl	8001ee8 <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001f14:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8001f16:	0aa4      	lsrs	r4, r4, #10
 8001f18:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001f1c:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8001f20:	f7ff ff50 	bl	8001dc4 <TIMER_IF_Convert_Tick2ms>
 8001f24:	8028      	strh	r0, [r5, #0]
}
 8001f26:	4620      	mov	r0, r4
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40002800 	.word	0x40002800

08001f30 <TIMER_IF_BkUp_Read_Seconds>:
{
 8001f30:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001f32:	2100      	movs	r1, #0
 8001f34:	4801      	ldr	r0, [pc, #4]	; (8001f3c <TIMER_IF_BkUp_Read_Seconds+0xc>)
 8001f36:	f005 fa5b 	bl	80073f0 <HAL_RTCEx_BKUPRead>
}
 8001f3a:	bd08      	pop	{r3, pc}
 8001f3c:	20000210 	.word	0x20000210

08001f40 <TIMER_IF_BkUp_Read_SubSeconds>:
{
 8001f40:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001f42:	2101      	movs	r1, #1
 8001f44:	4801      	ldr	r0, [pc, #4]	; (8001f4c <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 8001f46:	f005 fa53 	bl	80073f0 <HAL_RTCEx_BKUPRead>
}
 8001f4a:	bd08      	pop	{r3, pc}
 8001f4c:	20000210 	.word	0x20000210

08001f50 <TIMER_IF_DelayMs>:
{
 8001f50:	b508      	push	{r3, lr}
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001f52:	f7ff ff2d 	bl	8001db0 <TIMER_IF_Convert_ms2Tick>
 8001f56:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f58:	6899      	ldr	r1, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001f5a:	e001      	b.n	8001f60 <TIMER_IF_DelayMs+0x10>
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f5e:	6899      	ldr	r1, [r3, #8]
 8001f60:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f62:	6892      	ldr	r2, [r2, #8]
 8001f64:	428a      	cmp	r2, r1
 8001f66:	d1f9      	bne.n	8001f5c <TIMER_IF_DelayMs+0xc>
  return UINT32_MAX - ssr;
 8001f68:	43c9      	mvns	r1, r1
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001f6a:	e00a      	b.n	8001f82 <TIMER_IF_DelayMs+0x32>
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a06      	ldr	r2, [pc, #24]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f72:	6892      	ldr	r2, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1f9      	bne.n	8001f6c <TIMER_IF_DelayMs+0x1c>
  return UINT32_MAX - ssr;
 8001f78:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001f7a:	1a5b      	subs	r3, r3, r1
 8001f7c:	4283      	cmp	r3, r0
 8001f7e:	d203      	bcs.n	8001f88 <TIMER_IF_DelayMs+0x38>
    __NOP();
 8001f80:	bf00      	nop
 8001f82:	4b02      	ldr	r3, [pc, #8]	; (8001f8c <TIMER_IF_DelayMs+0x3c>)
 8001f84:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001f86:	e7f3      	b.n	8001f70 <TIMER_IF_DelayMs+0x20>
}
 8001f88:	bd08      	pop	{r3, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40002800 	.word	0x40002800

08001f90 <HAL_RTC_AlarmAEventCallback>:
{
 8001f90:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8001f92:	f013 fe67 	bl	8015c64 <UTIL_TIMER_IRQ_Handler>
}
 8001f96:	bd08      	pop	{r3, pc}

08001f98 <HAL_RTCEx_SSRUEventCallback>:
{
 8001f98:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001f9a:	f7ff ffa5 	bl	8001ee8 <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001f9e:	3001      	adds	r0, #1
 8001fa0:	f7ff ff38 	bl	8001e14 <TIMER_IF_BkUp_Write_MSBticks>
}
 8001fa4:	bd08      	pop	{r3, pc}
	...

08001fa8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fa8:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001faa:	4817      	ldr	r0, [pc, #92]	; (8002008 <MX_USART2_UART_Init+0x60>)
 8001fac:	4b17      	ldr	r3, [pc, #92]	; (800200c <MX_USART2_UART_Init+0x64>)
 8001fae:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8001fb0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001fb4:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fba:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fbc:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc4:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc6:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fc8:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fca:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fcc:	f006 fd6c 	bl	8008aa8 <HAL_UART_Init>
 8001fd0:	b970      	cbnz	r0, 8001ff0 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	480c      	ldr	r0, [pc, #48]	; (8002008 <MX_USART2_UART_Init+0x60>)
 8001fd6:	f006 ff1c 	bl	8008e12 <HAL_UARTEx_SetTxFifoThreshold>
 8001fda:	b960      	cbnz	r0, 8001ff6 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fdc:	2100      	movs	r1, #0
 8001fde:	480a      	ldr	r0, [pc, #40]	; (8002008 <MX_USART2_UART_Init+0x60>)
 8001fe0:	f006 ff3c 	bl	8008e5c <HAL_UARTEx_SetRxFifoThreshold>
 8001fe4:	b950      	cbnz	r0, 8001ffc <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <MX_USART2_UART_Init+0x60>)
 8001fe8:	f006 feef 	bl	8008dca <HAL_UARTEx_EnableFifoMode>
 8001fec:	b948      	cbnz	r0, 8002002 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fee:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001ff0:	f7ff fbdc 	bl	80017ac <Error_Handler>
 8001ff4:	e7ed      	b.n	8001fd2 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8001ff6:	f7ff fbd9 	bl	80017ac <Error_Handler>
 8001ffa:	e7ef      	b.n	8001fdc <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001ffc:	f7ff fbd6 	bl	80017ac <Error_Handler>
 8002000:	e7f1      	b.n	8001fe6 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8002002:	f7ff fbd3 	bl	80017ac <Error_Handler>
}
 8002006:	e7f2      	b.n	8001fee <MX_USART2_UART_Init+0x46>
 8002008:	200002bc 	.word	0x200002bc
 800200c:	40004400 	.word	0x40004400

08002010 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002010:	b530      	push	{r4, r5, lr}
 8002012:	b097      	sub	sp, #92	; 0x5c
 8002014:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002016:	2100      	movs	r1, #0
 8002018:	9111      	str	r1, [sp, #68]	; 0x44
 800201a:	9112      	str	r1, [sp, #72]	; 0x48
 800201c:	9113      	str	r1, [sp, #76]	; 0x4c
 800201e:	9114      	str	r1, [sp, #80]	; 0x50
 8002020:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002022:	2238      	movs	r2, #56	; 0x38
 8002024:	a803      	add	r0, sp, #12
 8002026:	f013 ffc5 	bl	8015fb4 <memset>
  if(uartHandle->Instance==USART2)
 800202a:	6822      	ldr	r2, [r4, #0]
 800202c:	4b2d      	ldr	r3, [pc, #180]	; (80020e4 <HAL_UART_MspInit+0xd4>)
 800202e:	429a      	cmp	r2, r3
 8002030:	d001      	beq.n	8002036 <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002032:	b017      	add	sp, #92	; 0x5c
 8002034:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002036:	2302      	movs	r3, #2
 8002038:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800203a:	4b2b      	ldr	r3, [pc, #172]	; (80020e8 <HAL_UART_MspInit+0xd8>)
 800203c:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800203e:	a803      	add	r0, sp, #12
 8002040:	f004 fe3c 	bl	8006cbc <HAL_RCCEx_PeriphCLKConfig>
 8002044:	2800      	cmp	r0, #0
 8002046:	d144      	bne.n	80020d2 <HAL_UART_MspInit+0xc2>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800204c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800204e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002052:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002054:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002056:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800205a:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800205c:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800205e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002060:	f042 0201 	orr.w	r2, r2, #1
 8002064:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800206e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002070:	230c      	movs	r3, #12
 8002072:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2500      	movs	r5, #0
 800207a:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800207c:	2303      	movs	r3, #3
 800207e:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002080:	2307      	movs	r3, #7
 8002082:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002084:	a911      	add	r1, sp, #68	; 0x44
 8002086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208a:	f002 fd5d 	bl	8004b48 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 800208e:	4817      	ldr	r0, [pc, #92]	; (80020ec <HAL_UART_MspInit+0xdc>)
 8002090:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <HAL_UART_MspInit+0xe0>)
 8002092:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002094:	2314      	movs	r3, #20
 8002096:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002098:	2310      	movs	r3, #16
 800209a:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800209c:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020a2:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020a4:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80020a6:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020a8:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80020aa:	f002 f9e7 	bl	800447c <HAL_DMA_Init>
 80020ae:	b998      	cbnz	r0, 80020d8 <HAL_UART_MspInit+0xc8>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80020b0:	2110      	movs	r1, #16
 80020b2:	480e      	ldr	r0, [pc, #56]	; (80020ec <HAL_UART_MspInit+0xdc>)
 80020b4:	f002 fbe7 	bl	8004886 <HAL_DMA_ConfigChannelAttributes>
 80020b8:	b988      	cbnz	r0, 80020de <HAL_UART_MspInit+0xce>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80020ba:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <HAL_UART_MspInit+0xdc>)
 80020bc:	67e3      	str	r3, [r4, #124]	; 0x7c
 80020be:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 80020c0:	2200      	movs	r2, #0
 80020c2:	2107      	movs	r1, #7
 80020c4:	2025      	movs	r0, #37	; 0x25
 80020c6:	f002 f911 	bl	80042ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020ca:	2025      	movs	r0, #37	; 0x25
 80020cc:	f002 f946 	bl	800435c <HAL_NVIC_EnableIRQ>
}
 80020d0:	e7af      	b.n	8002032 <HAL_UART_MspInit+0x22>
      Error_Handler();
 80020d2:	f7ff fb6b 	bl	80017ac <Error_Handler>
 80020d6:	e7b7      	b.n	8002048 <HAL_UART_MspInit+0x38>
      Error_Handler();
 80020d8:	f7ff fb68 	bl	80017ac <Error_Handler>
 80020dc:	e7e8      	b.n	80020b0 <HAL_UART_MspInit+0xa0>
      Error_Handler();
 80020de:	f7ff fb65 	bl	80017ac <Error_Handler>
 80020e2:	e7ea      	b.n	80020ba <HAL_UART_MspInit+0xaa>
 80020e4:	40004400 	.word	0x40004400
 80020e8:	000c0004 	.word	0x000c0004
 80020ec:	2000025c 	.word	0x2000025c
 80020f0:	40020058 	.word	0x40020058

080020f4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 80020f4:	6802      	ldr	r2, [r0, #0]
 80020f6:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <HAL_UART_MspDeInit+0x34>)
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d000      	beq.n	80020fe <HAL_UART_MspDeInit+0xa>
 80020fc:	4770      	bx	lr
{
 80020fe:	b510      	push	{r4, lr}
 8002100:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002102:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002106:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002108:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800210c:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 800210e:	210c      	movs	r1, #12
 8002110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002114:	f002 fdea 	bl	8004cec <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002118:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800211a:	f002 fa21 	bl	8004560 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800211e:	2025      	movs	r0, #37	; 0x25
 8002120:	f002 f92a 	bl	8004378 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002124:	bd10      	pop	{r4, pc}
 8002126:	bf00      	nop
 8002128:	40004400 	.word	0x40004400

0800212c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800212c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800212e:	4b07      	ldr	r3, [pc, #28]	; (800214c <vcom_Init+0x20>)
 8002130:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8002132:	f7ff f873 	bl	800121c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002136:	f7ff ff37 	bl	8001fa8 <MX_USART2_UART_Init>
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR1, ExtiLine);
 800213a:	4a05      	ldr	r2, [pc, #20]	; (8002150 <vcom_Init+0x24>)
 800213c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002140:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002144:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002148:	2000      	movs	r0, #0
 800214a:	bd08      	pop	{r3, pc}
 800214c:	20000354 	.word	0x20000354
 8002150:	58000800 	.word	0x58000800

08002154 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002154:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002156:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800215a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800215c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002160:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002162:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002164:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002168:	639a      	str	r2, [r3, #56]	; 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 800216a:	4804      	ldr	r0, [pc, #16]	; (800217c <vcom_DeInit+0x28>)
 800216c:	f7ff ffc2 	bl	80020f4 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002170:	200f      	movs	r0, #15
 8002172:	f002 f901 	bl	8004378 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002176:	2000      	movs	r0, #0
 8002178:	bd08      	pop	{r3, pc}
 800217a:	bf00      	nop
 800217c:	200002bc 	.word	0x200002bc

08002180 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002180:	b508      	push	{r3, lr}
 8002182:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002184:	4601      	mov	r1, r0
 8002186:	4802      	ldr	r0, [pc, #8]	; (8002190 <vcom_Trace_DMA+0x10>)
 8002188:	f005 fd10 	bl	8007bac <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800218c:	2000      	movs	r0, #0
 800218e:	bd08      	pop	{r3, pc}
 8002190:	200002bc 	.word	0x200002bc

08002194 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002194:	b510      	push	{r4, lr}
 8002196:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002198:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <vcom_ReceiveInit+0x50>)
 800219a:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800219c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80021a0:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80021a2:	ab02      	add	r3, sp, #8
 80021a4:	e913 0006 	ldmdb	r3, {r1, r2}
 80021a8:	480f      	ldr	r0, [pc, #60]	; (80021e8 <vcom_ReceiveInit+0x54>)
 80021aa:	f006 fdb6 	bl	8008d1a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80021ae:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <vcom_ReceiveInit+0x54>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	69da      	ldr	r2, [r3, #28]
 80021b4:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80021b8:	d1f9      	bne.n	80021ae <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80021ba:	69da      	ldr	r2, [r3, #28]
 80021bc:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80021c0:	d0fb      	beq.n	80021ba <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80021c8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80021ca:	4c07      	ldr	r4, [pc, #28]	; (80021e8 <vcom_ReceiveInit+0x54>)
 80021cc:	4620      	mov	r0, r4
 80021ce:	f006 fde5 	bl	8008d9c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80021d2:	2201      	movs	r2, #1
 80021d4:	4905      	ldr	r1, [pc, #20]	; (80021ec <vcom_ReceiveInit+0x58>)
 80021d6:	4620      	mov	r0, r4
 80021d8:	f006 fd38 	bl	8008c4c <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80021dc:	2000      	movs	r0, #0
 80021de:	b002      	add	sp, #8
 80021e0:	bd10      	pop	{r4, pc}
 80021e2:	bf00      	nop
 80021e4:	20000350 	.word	0x20000350
 80021e8:	200002bc 	.word	0x200002bc
 80021ec:	20000358 	.word	0x20000358

080021f0 <vcom_Resume>:

void vcom_Resume(void)
{
 80021f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021f2:	4807      	ldr	r0, [pc, #28]	; (8002210 <vcom_Resume+0x20>)
 80021f4:	f006 fc58 	bl	8008aa8 <HAL_UART_Init>
 80021f8:	b920      	cbnz	r0, 8002204 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80021fa:	4806      	ldr	r0, [pc, #24]	; (8002214 <vcom_Resume+0x24>)
 80021fc:	f002 f93e 	bl	800447c <HAL_DMA_Init>
 8002200:	b918      	cbnz	r0, 800220a <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002202:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002204:	f7ff fad2 	bl	80017ac <Error_Handler>
 8002208:	e7f7      	b.n	80021fa <vcom_Resume+0xa>
    Error_Handler();
 800220a:	f7ff facf 	bl	80017ac <Error_Handler>
}
 800220e:	e7f8      	b.n	8002202 <vcom_Resume+0x12>
 8002210:	200002bc 	.word	0x200002bc
 8002214:	2000025c 	.word	0x2000025c

08002218 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002218:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 800221a:	6802      	ldr	r2, [r0, #0]
 800221c:	4b04      	ldr	r3, [pc, #16]	; (8002230 <HAL_UART_TxCpltCallback+0x18>)
 800221e:	429a      	cmp	r2, r3
 8002220:	d000      	beq.n	8002224 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002222:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8002224:	4b03      	ldr	r3, [pc, #12]	; (8002234 <HAL_UART_TxCpltCallback+0x1c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2000      	movs	r0, #0
 800222a:	4798      	blx	r3
}
 800222c:	e7f9      	b.n	8002222 <HAL_UART_TxCpltCallback+0xa>
 800222e:	bf00      	nop
 8002230:	40004400 	.word	0x40004400
 8002234:	20000354 	.word	0x20000354

08002238 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8002238:	6802      	ldr	r2, [r0, #0]
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <HAL_UART_RxCpltCallback+0x2c>)
 800223c:	429a      	cmp	r2, r3
 800223e:	d000      	beq.n	8002242 <HAL_UART_RxCpltCallback+0xa>
 8002240:	4770      	bx	lr
{
 8002242:	b510      	push	{r4, lr}
 8002244:	4604      	mov	r4, r0
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <HAL_UART_RxCpltCallback+0x30>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	b12b      	cbz	r3, 8002258 <HAL_UART_RxCpltCallback+0x20>
 800224c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002250:	b912      	cbnz	r2, 8002258 <HAL_UART_RxCpltCallback+0x20>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002252:	2101      	movs	r1, #1
 8002254:	4805      	ldr	r0, [pc, #20]	; (800226c <HAL_UART_RxCpltCallback+0x34>)
 8002256:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002258:	2201      	movs	r2, #1
 800225a:	4904      	ldr	r1, [pc, #16]	; (800226c <HAL_UART_RxCpltCallback+0x34>)
 800225c:	4620      	mov	r0, r4
 800225e:	f006 fcf5 	bl	8008c4c <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002262:	bd10      	pop	{r4, pc}
 8002264:	40004400 	.word	0x40004400
 8002268:	20000350 	.word	0x20000350
 800226c:	20000358 	.word	0x20000358

08002270 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8002270:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8002272:	f7ff fc35 	bl	8001ae0 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8002276:	f000 ff8b 	bl	8003190 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800227a:	bd08      	pop	{r3, pc}

0800227c <read_register16>:
	params->oversampling_temperature = BMP280_STANDARD;
	params->oversampling_humidity = BMP280_STANDARD;
	params->standby = BMP280_STANDBY_250;
}

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 800227c:	b510      	push	{r4, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	468c      	mov	ip, r1
 8002282:	4614      	mov	r4, r2
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8002284:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	b299      	uxth	r1, r3

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800228a:	f241 3388 	movw	r3, #5000	; 0x1388
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	2302      	movs	r3, #2
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	ab05      	add	r3, sp, #20
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2301      	movs	r3, #1
 800229a:	4662      	mov	r2, ip
 800229c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800229e:	f003 faad 	bl	80057fc <HAL_I2C_Mem_Read>
 80022a2:	b948      	cbnz	r0, 80022b8 <read_register16+0x3c>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 80022a4:	f89d 2015 	ldrb.w	r2, [sp, #21]
 80022a8:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80022ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80022b0:	8023      	strh	r3, [r4, #0]
		return true;
 80022b2:	2001      	movs	r0, #1
	} else
		return false;

}
 80022b4:	b006      	add	sp, #24
 80022b6:	bd10      	pop	{r4, pc}
		return false;
 80022b8:	2000      	movs	r0, #0
 80022ba:	e7fb      	b.n	80022b4 <read_register16+0x38>

080022bc <read_calibration_data>:
	else
		return 1;

}

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80022bc:	b510      	push	{r4, lr}
 80022be:	4604      	mov	r4, r0

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80022c0:	4602      	mov	r2, r0
 80022c2:	2188      	movs	r1, #136	; 0x88
 80022c4:	f7ff ffda 	bl	800227c <read_register16>
 80022c8:	b900      	cbnz	r0, 80022cc <read_calibration_data+0x10>

		return true;
	}

	return false;
}
 80022ca:	bd10      	pop	{r4, pc}
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80022cc:	1ca2      	adds	r2, r4, #2
 80022ce:	218a      	movs	r1, #138	; 0x8a
 80022d0:	4620      	mov	r0, r4
 80022d2:	f7ff ffd3 	bl	800227c <read_register16>
 80022d6:	2800      	cmp	r0, #0
 80022d8:	d0f7      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 80022da:	1d22      	adds	r2, r4, #4
 80022dc:	218c      	movs	r1, #140	; 0x8c
 80022de:	4620      	mov	r0, r4
 80022e0:	f7ff ffcc 	bl	800227c <read_register16>
 80022e4:	2800      	cmp	r0, #0
 80022e6:	d0f0      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 80022e8:	1da2      	adds	r2, r4, #6
 80022ea:	218e      	movs	r1, #142	; 0x8e
 80022ec:	4620      	mov	r0, r4
 80022ee:	f7ff ffc5 	bl	800227c <read_register16>
 80022f2:	2800      	cmp	r0, #0
 80022f4:	d0e9      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 80022f6:	f104 0208 	add.w	r2, r4, #8
 80022fa:	2190      	movs	r1, #144	; 0x90
 80022fc:	4620      	mov	r0, r4
 80022fe:	f7ff ffbd 	bl	800227c <read_register16>
 8002302:	2800      	cmp	r0, #0
 8002304:	d0e1      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8002306:	f104 020a 	add.w	r2, r4, #10
 800230a:	2192      	movs	r1, #146	; 0x92
 800230c:	4620      	mov	r0, r4
 800230e:	f7ff ffb5 	bl	800227c <read_register16>
 8002312:	2800      	cmp	r0, #0
 8002314:	d0d9      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8002316:	f104 020c 	add.w	r2, r4, #12
 800231a:	2194      	movs	r1, #148	; 0x94
 800231c:	4620      	mov	r0, r4
 800231e:	f7ff ffad 	bl	800227c <read_register16>
 8002322:	2800      	cmp	r0, #0
 8002324:	d0d1      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8002326:	f104 020e 	add.w	r2, r4, #14
 800232a:	2196      	movs	r1, #150	; 0x96
 800232c:	4620      	mov	r0, r4
 800232e:	f7ff ffa5 	bl	800227c <read_register16>
 8002332:	2800      	cmp	r0, #0
 8002334:	d0c9      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8002336:	f104 0210 	add.w	r2, r4, #16
 800233a:	2198      	movs	r1, #152	; 0x98
 800233c:	4620      	mov	r0, r4
 800233e:	f7ff ff9d 	bl	800227c <read_register16>
 8002342:	2800      	cmp	r0, #0
 8002344:	d0c1      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8002346:	f104 0212 	add.w	r2, r4, #18
 800234a:	219a      	movs	r1, #154	; 0x9a
 800234c:	4620      	mov	r0, r4
 800234e:	f7ff ff95 	bl	800227c <read_register16>
 8002352:	2800      	cmp	r0, #0
 8002354:	d0b9      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8002356:	f104 0214 	add.w	r2, r4, #20
 800235a:	219c      	movs	r1, #156	; 0x9c
 800235c:	4620      	mov	r0, r4
 800235e:	f7ff ff8d 	bl	800227c <read_register16>
 8002362:	2800      	cmp	r0, #0
 8002364:	d0b1      	beq.n	80022ca <read_calibration_data+0xe>
			&& read_register16(dev, 0x9e,
 8002366:	f104 0216 	add.w	r2, r4, #22
 800236a:	219e      	movs	r1, #158	; 0x9e
 800236c:	4620      	mov	r0, r4
 800236e:	f7ff ff85 	bl	800227c <read_register16>
 8002372:	e7aa      	b.n	80022ca <read_calibration_data+0xe>

08002374 <write_register8>:
	}

	return false;
}

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8002374:	b500      	push	{lr}
 8002376:	b087      	sub	sp, #28
 8002378:	468c      	mov	ip, r1
 800237a:	f88d 2017 	strb.w	r2, [sp, #23]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 800237e:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	b299      	uxth	r1, r3

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 8002384:	f242 7310 	movw	r3, #10000	; 0x2710
 8002388:	9302      	str	r3, [sp, #8]
 800238a:	2301      	movs	r3, #1
 800238c:	9301      	str	r3, [sp, #4]
 800238e:	f10d 0217 	add.w	r2, sp, #23
 8002392:	9200      	str	r2, [sp, #0]
 8002394:	4662      	mov	r2, ip
 8002396:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002398:	f003 f95c 	bl	8005654 <HAL_I2C_Mem_Write>
 800239c:	b100      	cbz	r0, 80023a0 <write_register8+0x2c>
		return false;
	else
		return true;
 800239e:	2001      	movs	r0, #1
}
 80023a0:	b007      	add	sp, #28
 80023a2:	f85d fb04 	ldr.w	pc, [sp], #4

080023a6 <read_hum_calibration_data>:
static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80023a6:	b570      	push	{r4, r5, r6, lr}
 80023a8:	b086      	sub	sp, #24
 80023aa:	4604      	mov	r4, r0
	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80023ac:	f100 0218 	add.w	r2, r0, #24
	tx_buff = (dev->addr << 1);
 80023b0:	8c81      	ldrh	r1, [r0, #36]	; 0x24
 80023b2:	0049      	lsls	r1, r1, #1
 80023b4:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80023b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80023ba:	9302      	str	r3, [sp, #8]
 80023bc:	2301      	movs	r3, #1
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	9200      	str	r2, [sp, #0]
 80023c2:	22a1      	movs	r2, #161	; 0xa1
 80023c4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80023c6:	f003 fa19 	bl	80057fc <HAL_I2C_Mem_Read>
 80023ca:	b928      	cbnz	r0, 80023d8 <read_hum_calibration_data+0x32>
		return 0;
 80023cc:	2500      	movs	r5, #0
	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80023ce:	b12d      	cbz	r5, 80023dc <read_hum_calibration_data+0x36>
	return false;
 80023d0:	2600      	movs	r6, #0
}
 80023d2:	4630      	mov	r0, r6
 80023d4:	b006      	add	sp, #24
 80023d6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 80023d8:	2501      	movs	r5, #1
 80023da:	e7f8      	b.n	80023ce <read_hum_calibration_data+0x28>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80023dc:	f104 021a 	add.w	r2, r4, #26
 80023e0:	21e1      	movs	r1, #225	; 0xe1
 80023e2:	4620      	mov	r0, r4
 80023e4:	f7ff ff4a 	bl	800227c <read_register16>
 80023e8:	4606      	mov	r6, r0
 80023ea:	2800      	cmp	r0, #0
 80023ec:	d0f1      	beq.n	80023d2 <read_hum_calibration_data+0x2c>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 80023ee:	f104 021c 	add.w	r2, r4, #28
	tx_buff = (dev->addr << 1);
 80023f2:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 80023f4:	0049      	lsls	r1, r1, #1
 80023f6:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80023f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80023fc:	9302      	str	r3, [sp, #8]
 80023fe:	2301      	movs	r3, #1
 8002400:	9301      	str	r3, [sp, #4]
 8002402:	9200      	str	r2, [sp, #0]
 8002404:	22e3      	movs	r2, #227	; 0xe3
 8002406:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002408:	f003 f9f8 	bl	80057fc <HAL_I2C_Mem_Read>
 800240c:	b100      	cbz	r0, 8002410 <read_hum_calibration_data+0x6a>
		return 1;
 800240e:	2501      	movs	r5, #1
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8002410:	b10d      	cbz	r5, 8002416 <read_hum_calibration_data+0x70>
	return false;
 8002412:	2600      	movs	r6, #0
 8002414:	e7dd      	b.n	80023d2 <read_hum_calibration_data+0x2c>
			&& read_register16(dev, 0xe4, &h4)
 8002416:	f10d 0216 	add.w	r2, sp, #22
 800241a:	21e4      	movs	r1, #228	; 0xe4
 800241c:	4620      	mov	r0, r4
 800241e:	f7ff ff2d 	bl	800227c <read_register16>
 8002422:	4606      	mov	r6, r0
 8002424:	2800      	cmp	r0, #0
 8002426:	d0d4      	beq.n	80023d2 <read_hum_calibration_data+0x2c>
			&& read_register16(dev, 0xe5, &h5)
 8002428:	aa05      	add	r2, sp, #20
 800242a:	21e5      	movs	r1, #229	; 0xe5
 800242c:	4620      	mov	r0, r4
 800242e:	f7ff ff25 	bl	800227c <read_register16>
 8002432:	4606      	mov	r6, r0
 8002434:	2800      	cmp	r0, #0
 8002436:	d0cc      	beq.n	80023d2 <read_hum_calibration_data+0x2c>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8002438:	f104 0222 	add.w	r2, r4, #34	; 0x22
	tx_buff = (dev->addr << 1);
 800243c:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 800243e:	0049      	lsls	r1, r1, #1
 8002440:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 8002442:	f241 3388 	movw	r3, #5000	; 0x1388
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	2301      	movs	r3, #1
 800244a:	9301      	str	r3, [sp, #4]
 800244c:	9200      	str	r2, [sp, #0]
 800244e:	22e7      	movs	r2, #231	; 0xe7
 8002450:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002452:	f003 f9d3 	bl	80057fc <HAL_I2C_Mem_Read>
 8002456:	b100      	cbz	r0, 800245a <read_hum_calibration_data+0xb4>
		return 1;
 8002458:	2501      	movs	r5, #1
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 800245a:	b10d      	cbz	r5, 8002460 <read_hum_calibration_data+0xba>
	return false;
 800245c:	2600      	movs	r6, #0
 800245e:	e7b8      	b.n	80023d2 <read_hum_calibration_data+0x2c>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8002460:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8002464:	0113      	lsls	r3, r2, #4
 8002466:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 800246a:	f3c2 2203 	ubfx	r2, r2, #8, #4
 800246e:	4313      	orrs	r3, r2
 8002470:	83e3      	strh	r3, [r4, #30]
		dev->dig_H5 = h5 >> 4;
 8002472:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8002476:	091b      	lsrs	r3, r3, #4
 8002478:	8423      	strh	r3, [r4, #32]
		return true;
 800247a:	e7aa      	b.n	80023d2 <read_hum_calibration_data+0x2c>

0800247c <bmp280_init_default_params>:
	params->mode = BMP280_MODE_NORMAL;
 800247c:	2303      	movs	r3, #3
 800247e:	7003      	strb	r3, [r0, #0]
	params->filter = BMP280_FILTER_OFF;
 8002480:	2200      	movs	r2, #0
 8002482:	7042      	strb	r2, [r0, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8002484:	7083      	strb	r3, [r0, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8002486:	70c3      	strb	r3, [r0, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8002488:	7103      	strb	r3, [r0, #4]
	params->standby = BMP280_STANDBY_250;
 800248a:	7143      	strb	r3, [r0, #5]
}
 800248c:	4770      	bx	lr

0800248e <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 800248e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002490:	b087      	sub	sp, #28

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8002492:	8c83      	ldrh	r3, [r0, #36]	; 0x24
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8002494:	3b76      	subs	r3, #118	; 0x76
 8002496:	b29b      	uxth	r3, r3
	if (dev->addr != BMP280_I2C_ADDRESS_0
 8002498:	2b01      	cmp	r3, #1
 800249a:	d903      	bls.n	80024a4 <bmp280_init+0x16>

		return false;
 800249c:	2600      	movs	r6, #0
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
		return false;
	}

	return true;
}
 800249e:	4630      	mov	r0, r6
 80024a0:	b007      	add	sp, #28
 80024a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024a4:	4604      	mov	r4, r0
 80024a6:	460d      	mov	r5, r1
	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80024a8:	f100 0232 	add.w	r2, r0, #50	; 0x32
	tx_buff = (dev->addr << 1);
 80024ac:	8c81      	ldrh	r1, [r0, #36]	; 0x24
 80024ae:	0049      	lsls	r1, r1, #1
 80024b0:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80024b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80024b6:	9302      	str	r3, [sp, #8]
 80024b8:	2301      	movs	r3, #1
 80024ba:	9301      	str	r3, [sp, #4]
 80024bc:	9200      	str	r2, [sp, #0]
 80024be:	22d0      	movs	r2, #208	; 0xd0
 80024c0:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80024c2:	f003 f99b 	bl	80057fc <HAL_I2C_Mem_Read>
 80024c6:	2800      	cmp	r0, #0
 80024c8:	d159      	bne.n	800257e <bmp280_init+0xf0>
		return 0;
 80024ca:	2300      	movs	r3, #0
	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d16d      	bne.n	80025ac <bmp280_init+0x11e>
	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 80024d0:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80024d4:	2b58      	cmp	r3, #88	; 0x58
 80024d6:	d001      	beq.n	80024dc <bmp280_init+0x4e>
 80024d8:	2b60      	cmp	r3, #96	; 0x60
 80024da:	d169      	bne.n	80025b0 <bmp280_init+0x122>
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 80024dc:	22b6      	movs	r2, #182	; 0xb6
 80024de:	21e0      	movs	r1, #224	; 0xe0
 80024e0:	4620      	mov	r0, r4
 80024e2:	f7ff ff47 	bl	8002374 <write_register8>
 80024e6:	4606      	mov	r6, r0
 80024e8:	2800      	cmp	r0, #0
 80024ea:	d163      	bne.n	80025b4 <bmp280_init+0x126>
	tx_buff = (dev->addr << 1);
 80024ec:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 80024ee:	0049      	lsls	r1, r1, #1
 80024f0:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80024f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80024f6:	9302      	str	r3, [sp, #8]
 80024f8:	2301      	movs	r3, #1
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	f10d 0217 	add.w	r2, sp, #23
 8002500:	9200      	str	r2, [sp, #0]
 8002502:	22f3      	movs	r2, #243	; 0xf3
 8002504:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002506:	f003 f979 	bl	80057fc <HAL_I2C_Mem_Read>
 800250a:	2800      	cmp	r0, #0
 800250c:	d139      	bne.n	8002582 <bmp280_init+0xf4>
		return 0;
 800250e:	4633      	mov	r3, r6
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1eb      	bne.n	80024ec <bmp280_init+0x5e>
				&& (status & 1) == 0)
 8002514:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8002518:	f013 0f01 	tst.w	r3, #1
 800251c:	d1e6      	bne.n	80024ec <bmp280_init+0x5e>
	if (!read_calibration_data(dev)) {
 800251e:	4620      	mov	r0, r4
 8002520:	f7ff fecc 	bl	80022bc <read_calibration_data>
 8002524:	4606      	mov	r6, r0
 8002526:	2800      	cmp	r0, #0
 8002528:	d0b9      	beq.n	800249e <bmp280_init+0x10>
	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800252a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 800252e:	2b60      	cmp	r3, #96	; 0x60
 8002530:	d029      	beq.n	8002586 <bmp280_init+0xf8>
	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8002532:	796b      	ldrb	r3, [r5, #5]
 8002534:	786a      	ldrb	r2, [r5, #1]
 8002536:	0092      	lsls	r2, r2, #2
 8002538:	ea42 1243 	orr.w	r2, r2, r3, lsl #5
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 800253c:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 8002540:	21f5      	movs	r1, #245	; 0xf5
 8002542:	4620      	mov	r0, r4
 8002544:	f7ff ff16 	bl	8002374 <write_register8>
 8002548:	2800      	cmp	r0, #0
 800254a:	d135      	bne.n	80025b8 <bmp280_init+0x12a>
	if (params->mode == BMP280_MODE_FORCED) {
 800254c:	782b      	ldrb	r3, [r5, #0]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d020      	beq.n	8002594 <bmp280_init+0x106>
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8002552:	78ea      	ldrb	r2, [r5, #3]
			| (params->oversampling_pressure << 2) | (params->mode);
 8002554:	78ab      	ldrb	r3, [r5, #2]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800255c:	b25b      	sxtb	r3, r3
 800255e:	782a      	ldrb	r2, [r5, #0]
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8002560:	4313      	orrs	r3, r2
 8002562:	b2df      	uxtb	r7, r3
	if (dev->id == BME280_CHIP_ID) {
 8002564:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8002568:	2b60      	cmp	r3, #96	; 0x60
 800256a:	d016      	beq.n	800259a <bmp280_init+0x10c>
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 800256c:	463a      	mov	r2, r7
 800256e:	21f4      	movs	r1, #244	; 0xf4
 8002570:	4620      	mov	r0, r4
 8002572:	f7ff feff 	bl	8002374 <write_register8>
 8002576:	2800      	cmp	r0, #0
 8002578:	d091      	beq.n	800249e <bmp280_init+0x10>
		return false;
 800257a:	2600      	movs	r6, #0
 800257c:	e78f      	b.n	800249e <bmp280_init+0x10>
		return 1;
 800257e:	2301      	movs	r3, #1
 8002580:	e7a4      	b.n	80024cc <bmp280_init+0x3e>
 8002582:	2301      	movs	r3, #1
 8002584:	e7c4      	b.n	8002510 <bmp280_init+0x82>
	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8002586:	4620      	mov	r0, r4
 8002588:	f7ff ff0d 	bl	80023a6 <read_hum_calibration_data>
 800258c:	2800      	cmp	r0, #0
 800258e:	d1d0      	bne.n	8002532 <bmp280_init+0xa4>
		return false;
 8002590:	4606      	mov	r6, r0
 8002592:	e784      	b.n	800249e <bmp280_init+0x10>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 8002594:	2300      	movs	r3, #0
 8002596:	702b      	strb	r3, [r5, #0]
 8002598:	e7db      	b.n	8002552 <bmp280_init+0xc4>
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 800259a:	792a      	ldrb	r2, [r5, #4]
 800259c:	21f2      	movs	r1, #242	; 0xf2
 800259e:	4620      	mov	r0, r4
 80025a0:	f7ff fee8 	bl	8002374 <write_register8>
 80025a4:	2800      	cmp	r0, #0
 80025a6:	d0e1      	beq.n	800256c <bmp280_init+0xde>
			return false;
 80025a8:	2600      	movs	r6, #0
 80025aa:	e778      	b.n	800249e <bmp280_init+0x10>
		return false;
 80025ac:	2600      	movs	r6, #0
 80025ae:	e776      	b.n	800249e <bmp280_init+0x10>
		return false;
 80025b0:	2600      	movs	r6, #0
 80025b2:	e774      	b.n	800249e <bmp280_init+0x10>
		return false;
 80025b4:	2600      	movs	r6, #0
 80025b6:	e772      	b.n	800249e <bmp280_init+0x10>
		return false;
 80025b8:	2600      	movs	r6, #0
 80025ba:	e770      	b.n	800249e <bmp280_init+0x10>

080025bc <bmp280_read_fixed>:
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
	return v_x1_u32r >> 12;
}

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80025bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025c0:	b087      	sub	sp, #28
 80025c2:	4605      	mov	r5, r0
 80025c4:	4688      	mov	r8, r1
 80025c6:	4617      	mov	r7, r2
 80025c8:	461e      	mov	r6, r3
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80025ca:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80025ce:	2b60      	cmp	r3, #96	; 0x60
 80025d0:	d019      	beq.n	8002606 <bmp280_read_fixed+0x4a>
		if (humidity)
 80025d2:	b1de      	cbz	r6, 800260c <bmp280_read_fixed+0x50>
			*humidity = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	6033      	str	r3, [r6, #0]
		humidity = NULL;
 80025d8:	461e      	mov	r6, r3
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 80025da:	2306      	movs	r3, #6
	tx_buff = (dev->addr << 1);
 80025dc:	8ca9      	ldrh	r1, [r5, #36]	; 0x24
 80025de:	0049      	lsls	r1, r1, #1
 80025e0:	b289      	uxth	r1, r1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80025e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e6:	9202      	str	r2, [sp, #8]
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	ab04      	add	r3, sp, #16
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2301      	movs	r3, #1
 80025f0:	22f7      	movs	r2, #247	; 0xf7
 80025f2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80025f4:	f003 f902 	bl	80057fc <HAL_I2C_Mem_Read>
 80025f8:	b960      	cbnz	r0, 8002614 <bmp280_read_fixed+0x58>
		return 0;
 80025fa:	2300      	movs	r3, #0
	if (read_data(dev, 0xf7, data, size)) {
 80025fc:	b163      	cbz	r3, 8002618 <bmp280_read_fixed+0x5c>
		return false;
 80025fe:	2000      	movs	r0, #0
		int32_t adc_humidity = data[6] << 8 | data[7];
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
	}

	return true;
}
 8002600:	b007      	add	sp, #28
 8002602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	size_t size = humidity ? 8 : 6;
 8002606:	b11e      	cbz	r6, 8002610 <bmp280_read_fixed+0x54>
 8002608:	2308      	movs	r3, #8
 800260a:	e7e7      	b.n	80025dc <bmp280_read_fixed+0x20>
 800260c:	2306      	movs	r3, #6
 800260e:	e7e5      	b.n	80025dc <bmp280_read_fixed+0x20>
 8002610:	2306      	movs	r3, #6
 8002612:	e7e3      	b.n	80025dc <bmp280_read_fixed+0x20>
		return 1;
 8002614:	2301      	movs	r3, #1
 8002616:	e7f1      	b.n	80025fc <bmp280_read_fixed+0x40>
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8002618:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800261c:	f89d c011 	ldrb.w	ip, [sp, #17]
 8002620:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8002624:	ea4c 3c03 	orr.w	ip, ip, r3, lsl #12
 8002628:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800262c:	ea4c 1c13 	orr.w	ip, ip, r3, lsr #4
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8002630:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8002634:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002638:	0112      	lsls	r2, r2, #4
 800263a:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
 800263e:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8002642:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8002646:	882b      	ldrh	r3, [r5, #0]
 8002648:	0059      	lsls	r1, r3, #1
 800264a:	ebc1 01e2 	rsb	r1, r1, r2, asr #3
			* (int32_t) dev->dig_T2) >> 11;
 800264e:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8002652:	fb00 f101 	mul.w	r1, r0, r1
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8002656:	ebc3 1322 	rsb	r3, r3, r2, asr #4
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 800265a:	fb03 f403 	mul.w	r4, r3, r3
 800265e:	1324      	asrs	r4, r4, #12
			* (int32_t) dev->dig_T3) >> 14;
 8002660:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8002664:	fb03 f404 	mul.w	r4, r3, r4
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8002668:	13a4      	asrs	r4, r4, #14
	*fine_temp = var1 + var2;
 800266a:	eb04 24e1 	add.w	r4, r4, r1, asr #11
	return (*fine_temp * 5 + 128) >> 8;
 800266e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002672:	3380      	adds	r3, #128	; 0x80
 8002674:	121b      	asrs	r3, r3, #8
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8002676:	f8c8 3000 	str.w	r3, [r8]
	var1 = (int64_t) fine_temp - 128000;
 800267a:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 800267e:	f5b4 30fa 	subs.w	r0, r4, #128000	; 0x1f400
 8002682:	f14a 3aff 	adc.w	sl, sl, #4294967295	; 0xffffffff
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8002686:	fb00 f30a 	mul.w	r3, r0, sl
 800268a:	fba0 1900 	umull	r1, r9, r0, r0
 800268e:	eb09 0943 	add.w	r9, r9, r3, lsl #1
 8002692:	f9b5 3010 	ldrsh.w	r3, [r5, #16]
 8002696:	ea4f 7ee3 	mov.w	lr, r3, asr #31
 800269a:	fb01 fe0e 	mul.w	lr, r1, lr
 800269e:	fb03 ee09 	mla	lr, r3, r9, lr
 80026a2:	fba1 8303 	umull	r8, r3, r1, r3
 80026a6:	449e      	add	lr, r3
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80026a8:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 80026ac:	17d3      	asrs	r3, r2, #31
 80026ae:	fb00 f303 	mul.w	r3, r0, r3
 80026b2:	fb02 330a 	mla	r3, r2, sl, r3
 80026b6:	fba0 b202 	umull	fp, r2, r0, r2
 80026ba:	4413      	add	r3, r2
 80026bc:	045b      	lsls	r3, r3, #17
 80026be:	ea43 33db 	orr.w	r3, r3, fp, lsr #15
 80026c2:	ea4f 4b4b 	mov.w	fp, fp, lsl #17
 80026c6:	eb18 080b 	adds.w	r8, r8, fp
 80026ca:	eb4e 0e03 	adc.w	lr, lr, r3
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80026ce:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80026d2:	eb0e 0ec3 	add.w	lr, lr, r3, lsl #3
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80026d6:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 80026da:	17da      	asrs	r2, r3, #31
 80026dc:	fb01 f202 	mul.w	r2, r1, r2
 80026e0:	fb03 2209 	mla	r2, r3, r9, r2
 80026e4:	fba1 1303 	umull	r1, r3, r1, r3
 80026e8:	441a      	add	r2, r3
 80026ea:	0a09      	lsrs	r1, r1, #8
 80026ec:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 80026f0:	f9b5 9008 	ldrsh.w	r9, [r5, #8]
 80026f4:	ea4f 73e9 	mov.w	r3, r9, asr #31
 80026f8:	fb00 f303 	mul.w	r3, r0, r3
 80026fc:	fb09 330a 	mla	r3, r9, sl, r3
 8002700:	fba0 0909 	umull	r0, r9, r0, r9
 8002704:	444b      	add	r3, r9
 8002706:	031b      	lsls	r3, r3, #12
 8002708:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 800270c:	0300      	lsls	r0, r0, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 800270e:	1809      	adds	r1, r1, r0
 8002710:	eb43 2322 	adc.w	r3, r3, r2, asr #8
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8002714:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002718:	88e8      	ldrh	r0, [r5, #6]
 800271a:	fba1 1200 	umull	r1, r2, r1, r0
 800271e:	fb00 2103 	mla	r1, r0, r3, r2
 8002722:	104a      	asrs	r2, r1, #1
 8002724:	17cb      	asrs	r3, r1, #31
	if (var1 == 0) {
 8002726:	ea53 0161 	orrs.w	r1, r3, r1, asr #1
 800272a:	f000 80ac 	beq.w	8002886 <bmp280_read_fixed+0x2ca>
	p = 1048576 - adc_press;
 800272e:	f5cc 1c80 	rsb	ip, ip, #1048576	; 0x100000
	p = (((p << 31) - var2) * 3125) / var1;
 8002732:	ea4f 016c 	mov.w	r1, ip, asr #1
 8002736:	ea4f 7ccc 	mov.w	ip, ip, lsl #31
 800273a:	ebbc 0c08 	subs.w	ip, ip, r8
 800273e:	eb61 010e 	sbc.w	r1, r1, lr
 8002742:	eb1c 000c 	adds.w	r0, ip, ip
 8002746:	eb41 0e01 	adc.w	lr, r1, r1
 800274a:	eb10 000c 	adds.w	r0, r0, ip
 800274e:	eb41 0e0e 	adc.w	lr, r1, lr
 8002752:	ea4f 188e 	mov.w	r8, lr, lsl #6
 8002756:	ea48 6890 	orr.w	r8, r8, r0, lsr #26
 800275a:	ea4f 1980 	mov.w	r9, r0, lsl #6
 800275e:	eb10 0009 	adds.w	r0, r0, r9
 8002762:	eb4e 0e08 	adc.w	lr, lr, r8
 8002766:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800276a:	ea4e 7e90 	orr.w	lr, lr, r0, lsr #30
 800276e:	0080      	lsls	r0, r0, #2
 8002770:	eb10 000c 	adds.w	r0, r0, ip
 8002774:	eb41 0e0e 	adc.w	lr, r1, lr
 8002778:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800277c:	ea4e 7e90 	orr.w	lr, lr, r0, lsr #30
 8002780:	0080      	lsls	r0, r0, #2
 8002782:	eb10 000c 	adds.w	r0, r0, ip
 8002786:	eb41 010e 	adc.w	r1, r1, lr
 800278a:	f7fe f9f1 	bl	8000b70 <__aeabi_ldivmod>
 800278e:	4686      	mov	lr, r0
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8002790:	f9b5 3016 	ldrsh.w	r3, [r5, #22]
 8002794:	ea4f 79e3 	mov.w	r9, r3, asr #31
 8002798:	0b42      	lsrs	r2, r0, #13
 800279a:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800279e:	ea4f 3861 	mov.w	r8, r1, asr #13
 80027a2:	fb03 fc08 	mul.w	ip, r3, r8
 80027a6:	fb02 cc09 	mla	ip, r2, r9, ip
 80027aa:	fba3 9302 	umull	r9, r3, r3, r2
 80027ae:	449c      	add	ip, r3
 80027b0:	fb02 fc0c 	mul.w	ip, r2, ip
 80027b4:	fb09 cc08 	mla	ip, r9, r8, ip
 80027b8:	fba2 2909 	umull	r2, r9, r2, r9
 80027bc:	44cc      	add	ip, r9
 80027be:	0e52      	lsrs	r2, r2, #25
 80027c0:	ea42 12cc 	orr.w	r2, r2, ip, lsl #7
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80027c4:	f9b5 3014 	ldrsh.w	r3, [r5, #20]
 80027c8:	ea4f 78e3 	mov.w	r8, r3, asr #31
 80027cc:	fb08 f000 	mul.w	r0, r8, r0
 80027d0:	fb03 0001 	mla	r0, r3, r1, r0
 80027d4:	fbae 3803 	umull	r3, r8, lr, r3
 80027d8:	4440      	add	r0, r8
 80027da:	0cdb      	lsrs	r3, r3, #19
 80027dc:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80027e0:	eb1e 0e02 	adds.w	lr, lr, r2
 80027e4:	eb41 616c 	adc.w	r1, r1, ip, asr #25
 80027e8:	eb13 030e 	adds.w	r3, r3, lr
 80027ec:	eb41 41e0 	adc.w	r1, r1, r0, asr #19
 80027f0:	0a1b      	lsrs	r3, r3, #8
 80027f2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80027f6:	f9b5 2012 	ldrsh.w	r2, [r5, #18]
	return p;
 80027fa:	eb03 1302 	add.w	r3, r3, r2, lsl #4
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 80027fe:	603b      	str	r3, [r7, #0]
	if (humidity) {
 8002800:	2e00      	cmp	r6, #0
 8002802:	d042      	beq.n	800288a <bmp280_read_fixed+0x2ce>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8002804:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8002808:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800280c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	v_x1_u32r = fine_temp - (int32_t) 76800;
 8002810:	f5a4 3496 	sub.w	r4, r4, #76800	; 0x12c00
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8002814:	f9b5 301e 	ldrsh.w	r3, [r5, #30]
 8002818:	051b      	lsls	r3, r3, #20
 800281a:	ebc3 3382 	rsb	r3, r3, r2, lsl #14
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 800281e:	f9b5 2020 	ldrsh.w	r2, [r5, #32]
 8002822:	fb02 3314 	mls	r3, r2, r4, r3
 8002826:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800282a:	13da      	asrs	r2, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 800282c:	f995 3022 	ldrsb.w	r3, [r5, #34]	; 0x22
 8002830:	fb04 f303 	mul.w	r3, r4, r3
 8002834:	129b      	asrs	r3, r3, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002836:	7f29      	ldrb	r1, [r5, #28]
 8002838:	fb01 f404 	mul.w	r4, r1, r4
 800283c:	12e4      	asrs	r4, r4, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800283e:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002842:	fb04 f303 	mul.w	r3, r4, r3
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8002846:	129b      	asrs	r3, r3, #10
 8002848:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 800284c:	f9b5 101a 	ldrsh.w	r1, [r5, #26]
 8002850:	fb01 f303 	mul.w	r3, r1, r3
 8002854:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002858:	139b      	asrs	r3, r3, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 800285a:	fb02 f303 	mul.w	r3, r2, r3
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 800285e:	13da      	asrs	r2, r3, #15
 8002860:	fb02 f202 	mul.w	r2, r2, r2
 8002864:	11d2      	asrs	r2, r2, #7
					* (int32_t) dev->dig_H1) >> 4);
 8002866:	7e29      	ldrb	r1, [r5, #24]
 8002868:	fb01 f202 	mul.w	r2, r1, r2
	v_x1_u32r = v_x1_u32r
 800286c:	eba3 1322 	sub.w	r3, r3, r2, asr #4
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8002870:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8002874:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8002878:	bfa8      	it	ge
 800287a:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
	return v_x1_u32r >> 12;
 800287e:	131b      	asrs	r3, r3, #12
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8002880:	6033      	str	r3, [r6, #0]
	return true;
 8002882:	2001      	movs	r0, #1
 8002884:	e6bc      	b.n	8002600 <bmp280_read_fixed+0x44>
		return 0;  // avoid exception caused by division by zero
 8002886:	2300      	movs	r3, #0
 8002888:	e7b9      	b.n	80027fe <bmp280_read_fixed+0x242>
	return true;
 800288a:	2001      	movs	r0, #1
 800288c:	e6b8      	b.n	8002600 <bmp280_read_fixed+0x44>
	...

08002890 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8002890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002892:	b085      	sub	sp, #20
 8002894:	460e      	mov	r6, r1
 8002896:	4615      	mov	r5, r2
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8002898:	461f      	mov	r7, r3
 800289a:	b103      	cbz	r3, 800289e <bmp280_read_float+0xe>
 800289c:	ab01      	add	r3, sp, #4
 800289e:	aa02      	add	r2, sp, #8
 80028a0:	a903      	add	r1, sp, #12
 80028a2:	f7ff fe8b 	bl	80025bc <bmp280_read_fixed>
 80028a6:	4604      	mov	r4, r0
 80028a8:	b910      	cbnz	r0, 80028b0 <bmp280_read_float+0x20>
			*humidity = (float) fixed_humidity / 1024;
		return true;
	}

	return false;
}
 80028aa:	4620      	mov	r0, r4
 80028ac:	b005      	add	sp, #20
 80028ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*temperature = (float) fixed_temperature / 100;
 80028b0:	9803      	ldr	r0, [sp, #12]
 80028b2:	f7fd ff93 	bl	80007dc <__aeabi_i2f>
 80028b6:	490b      	ldr	r1, [pc, #44]	; (80028e4 <bmp280_read_float+0x54>)
 80028b8:	f7fe f898 	bl	80009ec <__aeabi_fdiv>
 80028bc:	6030      	str	r0, [r6, #0]
		*pressure = (float) fixed_pressure / 256;
 80028be:	9802      	ldr	r0, [sp, #8]
 80028c0:	f7fd ff88 	bl	80007d4 <__aeabi_ui2f>
 80028c4:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80028c8:	f7fd ffdc 	bl	8000884 <__aeabi_fmul>
 80028cc:	6028      	str	r0, [r5, #0]
		if (humidity)
 80028ce:	2f00      	cmp	r7, #0
 80028d0:	d0eb      	beq.n	80028aa <bmp280_read_float+0x1a>
			*humidity = (float) fixed_humidity / 1024;
 80028d2:	9801      	ldr	r0, [sp, #4]
 80028d4:	f7fd ff7e 	bl	80007d4 <__aeabi_ui2f>
 80028d8:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 80028dc:	f7fd ffd2 	bl	8000884 <__aeabi_fmul>
 80028e0:	6038      	str	r0, [r7, #0]
		return true;
 80028e2:	e7e2      	b.n	80028aa <bmp280_read_float+0x1a>
 80028e4:	42c80000 	.word	0x42c80000

080028e8 <OnSysTimeUpdate>:
static void OnSysTimeUpdate(void)
{
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 80028e8:	4770      	bx	lr
	...

080028ec <OnTxFrameCtrlChanged>:
static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 80028ec:	4b01      	ldr	r3, [pc, #4]	; (80028f4 <OnTxFrameCtrlChanged+0x8>)
 80028ee:	70d8      	strb	r0, [r3, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	20000058 	.word	0x20000058

080028f8 <OnPingSlotPeriodicityChanged>:
static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 80028f8:	4b01      	ldr	r3, [pc, #4]	; (8002900 <OnPingSlotPeriodicityChanged+0x8>)
 80028fa:	7418      	strb	r0, [r3, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20000058 	.word	0x20000058

08002904 <OnBeaconStatusChange>:
  if (params != NULL)
 8002904:	2800      	cmp	r0, #0
 8002906:	d03f      	beq.n	8002988 <OnBeaconStatusChange+0x84>
{
 8002908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800290c:	b08c      	sub	sp, #48	; 0x30
 800290e:	4603      	mov	r3, r0
    switch (params->State)
 8002910:	7842      	ldrb	r2, [r0, #1]
 8002912:	2a02      	cmp	r2, #2
 8002914:	d00a      	beq.n	800292c <OnBeaconStatusChange+0x28>
 8002916:	2a03      	cmp	r2, #3
 8002918:	d02f      	beq.n	800297a <OnBeaconStatusChange+0x76>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800291a:	4b1c      	ldr	r3, [pc, #112]	; (800298c <OnBeaconStatusChange+0x88>)
 800291c:	2200      	movs	r2, #0
 800291e:	4611      	mov	r1, r2
 8002920:	2002      	movs	r0, #2
 8002922:	f012 fe6d 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002926:	b00c      	add	sp, #48	; 0x30
 8002928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        APP_LOG(TS_OFF, VLEVEL_M,
 800292c:	7c02      	ldrb	r2, [r0, #16]
 800292e:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
 8002932:	f990 0014 	ldrsb.w	r0, [r0, #20]
 8002936:	7d5c      	ldrb	r4, [r3, #21]
 8002938:	7d9d      	ldrb	r5, [r3, #22]
 800293a:	7dde      	ldrb	r6, [r3, #23]
 800293c:	7e1f      	ldrb	r7, [r3, #24]
 800293e:	f893 c019 	ldrb.w	ip, [r3, #25]
 8002942:	f893 e01a 	ldrb.w	lr, [r3, #26]
 8002946:	f893 801b 	ldrb.w	r8, [r3, #27]
 800294a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800294e:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8002952:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8002956:	9708      	str	r7, [sp, #32]
 8002958:	9607      	str	r6, [sp, #28]
 800295a:	9506      	str	r5, [sp, #24]
 800295c:	9405      	str	r4, [sp, #20]
 800295e:	685c      	ldr	r4, [r3, #4]
 8002960:	9404      	str	r4, [sp, #16]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	9303      	str	r3, [sp, #12]
 8002966:	9002      	str	r0, [sp, #8]
 8002968:	9101      	str	r1, [sp, #4]
 800296a:	9200      	str	r2, [sp, #0]
 800296c:	4b08      	ldr	r3, [pc, #32]	; (8002990 <OnBeaconStatusChange+0x8c>)
 800296e:	2200      	movs	r2, #0
 8002970:	4611      	mov	r1, r2
 8002972:	2002      	movs	r0, #2
 8002974:	f012 fe44 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8002978:	e7d5      	b.n	8002926 <OnBeaconStatusChange+0x22>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <OnBeaconStatusChange+0x90>)
 800297c:	2200      	movs	r2, #0
 800297e:	4611      	mov	r1, r2
 8002980:	2002      	movs	r0, #2
 8002982:	f012 fe3d 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002986:	e7ce      	b.n	8002926 <OnBeaconStatusChange+0x22>
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	08016240 	.word	0x08016240
 8002990:	08016258 	.word	0x08016258
 8002994:	080162cc 	.word	0x080162cc

08002998 <OnClassChange>:
{
 8002998:	b500      	push	{lr}
 800299a:	b083      	sub	sp, #12
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <OnClassChange+0x1c>)
 800299e:	5c1b      	ldrb	r3, [r3, r0]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <OnClassChange+0x20>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	4611      	mov	r1, r2
 80029a8:	2002      	movs	r0, #2
 80029aa:	f012 fe29 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 80029ae:	b003      	add	sp, #12
 80029b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80029b4:	08016308 	.word	0x08016308
 80029b8:	080162ec 	.word	0x080162ec

080029bc <OnNvmDataChange>:

  /* USER CODE END StoreContext_Last */
}

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 80029bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 80029be:	2801      	cmp	r0, #1
 80029c0:	d006      	beq.n	80029d0 <OnNvmDataChange+0x14>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 80029c2:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <OnNvmDataChange+0x24>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	4611      	mov	r1, r2
 80029c8:	2002      	movs	r0, #2
 80029ca:	f012 fe19 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 80029ce:	bd08      	pop	{r3, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 80029d0:	4b04      	ldr	r3, [pc, #16]	; (80029e4 <OnNvmDataChange+0x28>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	4611      	mov	r1, r2
 80029d6:	2002      	movs	r0, #2
 80029d8:	f012 fe12 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 80029dc:	e7f7      	b.n	80029ce <OnNvmDataChange+0x12>
 80029de:	bf00      	nop
 80029e0:	08016320 	.word	0x08016320
 80029e4:	0801630c 	.word	0x0801630c

080029e8 <OnTxTimerEvent>:
{
 80029e8:	b508      	push	{r3, lr}
  osThreadFlagsSet(Thd_LoraSendProcessId, 1);
 80029ea:	2101      	movs	r1, #1
 80029ec:	4b03      	ldr	r3, [pc, #12]	; (80029fc <OnTxTimerEvent+0x14>)
 80029ee:	6818      	ldr	r0, [r3, #0]
 80029f0:	f006 fb08 	bl	8009004 <osThreadFlagsSet>
  UTIL_TIMER_Start(&TxTimer);
 80029f4:	4802      	ldr	r0, [pc, #8]	; (8002a00 <OnTxTimerEvent+0x18>)
 80029f6:	f013 f8d5 	bl	8015ba4 <UTIL_TIMER_Start>
}
 80029fa:	bd08      	pop	{r3, pc}
 80029fc:	2000049c 	.word	0x2000049c
 8002a00:	200004c0 	.word	0x200004c0

08002a04 <OnMacProcessNotify>:
{
 8002a04:	b508      	push	{r3, lr}
  osThreadFlagsSet(Thd_LmHandlerProcessId, 1);
 8002a06:	2101      	movs	r1, #1
 8002a08:	4b02      	ldr	r3, [pc, #8]	; (8002a14 <OnMacProcessNotify+0x10>)
 8002a0a:	6818      	ldr	r0, [r3, #0]
 8002a0c:	f006 fafa 	bl	8009004 <osThreadFlagsSet>
}
 8002a10:	bd08      	pop	{r3, pc}
 8002a12:	bf00      	nop
 8002a14:	20000498 	.word	0x20000498

08002a18 <OnSystemReset>:
{
 8002a18:	b508      	push	{r3, lr}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8002a1a:	f008 fffb 	bl	800ba14 <LmHandlerHalt>
 8002a1e:	b100      	cbz	r0, 8002a22 <OnSystemReset+0xa>
}
 8002a20:	bd08      	pop	{r3, pc}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8002a22:	f008 fc55 	bl	800b2d0 <LmHandlerJoinStatus>
 8002a26:	2801      	cmp	r0, #1
 8002a28:	d1fa      	bne.n	8002a20 <OnSystemReset+0x8>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a2a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a2e:	4905      	ldr	r1, [pc, #20]	; (8002a44 <OnSystemReset+0x2c>)
 8002a30:	68ca      	ldr	r2, [r1, #12]
 8002a32:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a36:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <OnSystemReset+0x30>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	60cb      	str	r3, [r1, #12]
 8002a3c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a40:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002a42:	e7fd      	b.n	8002a40 <OnSystemReset+0x28>
 8002a44:	e000ed00 	.word	0xe000ed00
 8002a48:	05fa0004 	.word	0x05fa0004

08002a4c <OnTxPeriodicityChanged>:
{
 8002a4c:	b510      	push	{r4, lr}
  TxPeriodicity = periodicity;
 8002a4e:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <OnTxPeriodicityChanged+0x28>)
 8002a50:	6018      	str	r0, [r3, #0]
  if (TxPeriodicity == 0)
 8002a52:	b910      	cbnz	r0, 8002a5a <OnTxPeriodicityChanged+0xe>
    TxPeriodicity = APP_TX_DUTYCYCLE;
 8002a54:	f242 7210 	movw	r2, #10000	; 0x2710
 8002a58:	601a      	str	r2, [r3, #0]
  UTIL_TIMER_Stop(&TxTimer);
 8002a5a:	4c07      	ldr	r4, [pc, #28]	; (8002a78 <OnTxPeriodicityChanged+0x2c>)
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f013 f847 	bl	8015af0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 8002a62:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <OnTxPeriodicityChanged+0x28>)
 8002a64:	6819      	ldr	r1, [r3, #0]
 8002a66:	4620      	mov	r0, r4
 8002a68:	f013 f8e2 	bl	8015c30 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f013 f899 	bl	8015ba4 <UTIL_TIMER_Start>
}
 8002a72:	bd10      	pop	{r4, pc}
 8002a74:	20000070 	.word	0x20000070
 8002a78:	200004c0 	.word	0x200004c0

08002a7c <OnTxData>:
  if ((params != NULL))
 8002a7c:	2800      	cmp	r0, #0
 8002a7e:	d042      	beq.n	8002b06 <OnTxData+0x8a>
{
 8002a80:	b510      	push	{r4, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	4604      	mov	r4, r0
    if (params->IsMcpsConfirm != 0)
 8002a86:	7803      	ldrb	r3, [r0, #0]
 8002a88:	b90b      	cbnz	r3, 8002a8e <OnTxData+0x12>
}
 8002a8a:	b004      	add	sp, #16
 8002a8c:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a94:	481c      	ldr	r0, [pc, #112]	; (8002b08 <OnTxData+0x8c>)
 8002a96:	f002 f9a7 	bl	8004de8 <HAL_GPIO_WritePin>
      UTIL_TIMER_Start(&TxLedTimer);
 8002a9a:	481c      	ldr	r0, [pc, #112]	; (8002b0c <OnTxData+0x90>)
 8002a9c:	f013 f882 	bl	8015ba4 <UTIL_TIMER_Start>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 8002aa0:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <OnTxData+0x94>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	2002      	movs	r0, #2
 8002aa8:	f012 fdaa 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8002aac:	7c23      	ldrb	r3, [r4, #16]
 8002aae:	f994 200a 	ldrsb.w	r2, [r4, #10]
 8002ab2:	f994 1018 	ldrsb.w	r1, [r4, #24]
 8002ab6:	9103      	str	r1, [sp, #12]
 8002ab8:	9202      	str	r2, [sp, #8]
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	68e3      	ldr	r3, [r4, #12]
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	4b14      	ldr	r3, [pc, #80]	; (8002b14 <OnTxData+0x98>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	2003      	movs	r0, #3
 8002ac8:	f012 fd9a 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8002acc:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <OnTxData+0x9c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	2003      	movs	r0, #3
 8002ad4:	f012 fd94 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8002ad8:	7a23      	ldrb	r3, [r4, #8]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d10c      	bne.n	8002af8 <OnTxData+0x7c>
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8002ade:	7a63      	ldrb	r3, [r4, #9]
 8002ae0:	b143      	cbz	r3, 8002af4 <OnTxData+0x78>
 8002ae2:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <OnTxData+0xa0>)
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <OnTxData+0xa4>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	4611      	mov	r1, r2
 8002aec:	2003      	movs	r0, #3
 8002aee:	f012 fd87 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8002af2:	e7ca      	b.n	8002a8a <OnTxData+0xe>
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <OnTxData+0xa8>)
 8002af6:	e7f5      	b.n	8002ae4 <OnTxData+0x68>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8002af8:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <OnTxData+0xac>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	4611      	mov	r1, r2
 8002afe:	2003      	movs	r0, #3
 8002b00:	f012 fd7e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002b04:	e7c1      	b.n	8002a8a <OnTxData+0xe>
 8002b06:	4770      	bx	lr
 8002b08:	48000400 	.word	0x48000400
 8002b0c:	200004a8 	.word	0x200004a8
 8002b10:	08016340 	.word	0x08016340
 8002b14:	08016374 	.word	0x08016374
 8002b18:	080163a8 	.word	0x080163a8
 8002b1c:	08016334 	.word	0x08016334
 8002b20:	080163b8 	.word	0x080163b8
 8002b24:	08016338 	.word	0x08016338
 8002b28:	080163cc 	.word	0x080163cc

08002b2c <OnJoinRequest>:
  if (joinParams != NULL)
 8002b2c:	2800      	cmp	r0, #0
 8002b2e:	d039      	beq.n	8002ba4 <OnJoinRequest+0x78>
{
 8002b30:	b510      	push	{r4, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	4604      	mov	r4, r0
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8002b36:	f990 3006 	ldrsb.w	r3, [r0, #6]
 8002b3a:	b9fb      	cbnz	r3, 8002b7c <OnJoinRequest+0x50>
      UTIL_TIMER_Stop(&JoinLedTimer);
 8002b3c:	481a      	ldr	r0, [pc, #104]	; (8002ba8 <OnJoinRequest+0x7c>)
 8002b3e:	f012 ffd7 	bl	8015af0 <UTIL_TIMER_Stop>
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002b42:	2200      	movs	r2, #0
 8002b44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b48:	4818      	ldr	r0, [pc, #96]	; (8002bac <OnJoinRequest+0x80>)
 8002b4a:	f002 f94d 	bl	8004de8 <HAL_GPIO_WritePin>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8002b4e:	4b18      	ldr	r3, [pc, #96]	; (8002bb0 <OnJoinRequest+0x84>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	4611      	mov	r1, r2
 8002b54:	2002      	movs	r0, #2
 8002b56:	f012 fd53 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8002b5a:	79e3      	ldrb	r3, [r4, #7]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d006      	beq.n	8002b6e <OnJoinRequest+0x42>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8002b60:	4b14      	ldr	r3, [pc, #80]	; (8002bb4 <OnJoinRequest+0x88>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	4611      	mov	r1, r2
 8002b66:	2002      	movs	r0, #2
 8002b68:	f012 fd4a 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8002b6c:	e00c      	b.n	8002b88 <OnJoinRequest+0x5c>
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8002b6e:	4b12      	ldr	r3, [pc, #72]	; (8002bb8 <OnJoinRequest+0x8c>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	4611      	mov	r1, r2
 8002b74:	2002      	movs	r0, #2
 8002b76:	f012 fd43 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8002b7a:	e005      	b.n	8002b88 <OnJoinRequest+0x5c>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 8002b7c:	4b0f      	ldr	r3, [pc, #60]	; (8002bbc <OnJoinRequest+0x90>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	4611      	mov	r1, r2
 8002b82:	2002      	movs	r0, #2
 8002b84:	f012 fd3c 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:JOIN | DR:%d | PWR:%d\r\n", joinParams->Datarate, joinParams->TxPower);
 8002b88:	f994 3004 	ldrsb.w	r3, [r4, #4]
 8002b8c:	f994 2005 	ldrsb.w	r2, [r4, #5]
 8002b90:	9201      	str	r2, [sp, #4]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <OnJoinRequest+0x94>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	4611      	mov	r1, r2
 8002b9a:	2003      	movs	r0, #3
 8002b9c:	f012 fd30 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002ba0:	b002      	add	sp, #8
 8002ba2:	bd10      	pop	{r4, pc}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	20000450 	.word	0x20000450
 8002bac:	48000400 	.word	0x48000400
 8002bb0:	080163dc 	.word	0x080163dc
 8002bb4:	08016414 	.word	0x08016414
 8002bb8:	080163f4 	.word	0x080163f4
 8002bbc:	08016434 	.word	0x08016434
 8002bc0:	08016450 	.word	0x08016450

08002bc4 <OnStopJoinTimerEvent>:
{
 8002bc4:	b510      	push	{r4, lr}
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 8002bc6:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <OnStopJoinTimerEvent+0x40>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d013      	beq.n	8002bf6 <OnStopJoinTimerEvent+0x32>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 8002bce:	4c0e      	ldr	r4, [pc, #56]	; (8002c08 <OnStopJoinTimerEvent+0x44>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	f002 f906 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002be2:	4620      	mov	r0, r4
 8002be4:	f002 f900 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002be8:	2200      	movs	r2, #0
 8002bea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f002 f8fa 	bl	8004de8 <HAL_GPIO_WritePin>
}
 8002bf4:	bd10      	pop	{r4, pc}
    osThreadFlagsSet(Thd_LoraStopJoinId, 1);
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <OnStopJoinTimerEvent+0x48>)
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	f006 fa02 	bl	8009004 <osThreadFlagsSet>
 8002c00:	e7e5      	b.n	8002bce <OnStopJoinTimerEvent+0xa>
 8002c02:	bf00      	nop
 8002c04:	20000000 	.word	0x20000000
 8002c08:	48000400 	.word	0x48000400
 8002c0c:	200004a0 	.word	0x200004a0

08002c10 <OnRxTimerLedEvent>:
{
 8002c10:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 8002c12:	2200      	movs	r2, #0
 8002c14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c18:	4801      	ldr	r0, [pc, #4]	; (8002c20 <OnRxTimerLedEvent+0x10>)
 8002c1a:	f002 f8e5 	bl	8004de8 <HAL_GPIO_WritePin>
}
 8002c1e:	bd08      	pop	{r3, pc}
 8002c20:	48000400 	.word	0x48000400

08002c24 <OnTxTimerLedEvent>:
{
 8002c24:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 8002c26:	2200      	movs	r2, #0
 8002c28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c2c:	4801      	ldr	r0, [pc, #4]	; (8002c34 <OnTxTimerLedEvent+0x10>)
 8002c2e:	f002 f8db 	bl	8004de8 <HAL_GPIO_WritePin>
}
 8002c32:	bd08      	pop	{r3, pc}
 8002c34:	48000400 	.word	0x48000400

08002c38 <OnRxData>:
  if (params != NULL)
 8002c38:	2900      	cmp	r1, #0
 8002c3a:	d06e      	beq.n	8002d1a <OnRxData+0xe2>
{
 8002c3c:	b570      	push	{r4, r5, r6, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	4604      	mov	r4, r0
 8002c42:	460d      	mov	r5, r1
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 8002c44:	2201      	movs	r2, #1
 8002c46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c4a:	4834      	ldr	r0, [pc, #208]	; (8002d1c <OnRxData+0xe4>)
 8002c4c:	f002 f8cc 	bl	8004de8 <HAL_GPIO_WritePin>
    UTIL_TIMER_Start(&RxLedTimer);
 8002c50:	4833      	ldr	r0, [pc, #204]	; (8002d20 <OnRxData+0xe8>)
 8002c52:	f012 ffa7 	bl	8015ba4 <UTIL_TIMER_Start>
    if (params->IsMcpsIndication)
 8002c56:	782e      	ldrb	r6, [r5, #0]
 8002c58:	2e00      	cmp	r6, #0
 8002c5a:	d042      	beq.n	8002ce2 <OnRxData+0xaa>
      if (appData != NULL)
 8002c5c:	2c00      	cmp	r4, #0
 8002c5e:	d03f      	beq.n	8002ce0 <OnRxData+0xa8>
        RxPort = appData->Port;
 8002c60:	7826      	ldrb	r6, [r4, #0]
        if (appData->Buffer != NULL)
 8002c62:	6863      	ldr	r3, [r4, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d03c      	beq.n	8002ce2 <OnRxData+0xaa>
          switch (appData->Port)
 8002c68:	2e02      	cmp	r6, #2
 8002c6a:	d016      	beq.n	8002c9a <OnRxData+0x62>
 8002c6c:	2e03      	cmp	r6, #3
 8002c6e:	d138      	bne.n	8002ce2 <OnRxData+0xaa>
              if (appData->BufferSize == 1)
 8002c70:	7862      	ldrb	r2, [r4, #1]
 8002c72:	2a01      	cmp	r2, #1
 8002c74:	d135      	bne.n	8002ce2 <OnRxData+0xaa>
                switch (appData->Buffer[0])
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d006      	beq.n	8002c8a <OnRxData+0x52>
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d008      	beq.n	8002c92 <OnRxData+0x5a>
 8002c80:	bb7b      	cbnz	r3, 8002ce2 <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_A);
 8002c82:	2000      	movs	r0, #0
 8002c84:	f008 fb36 	bl	800b2f4 <LmHandlerRequestClass>
                    break;
 8002c88:	e02b      	b.n	8002ce2 <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_B);
 8002c8a:	2001      	movs	r0, #1
 8002c8c:	f008 fb32 	bl	800b2f4 <LmHandlerRequestClass>
                    break;
 8002c90:	e027      	b.n	8002ce2 <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_C);
 8002c92:	2002      	movs	r0, #2
 8002c94:	f008 fb2e 	bl	800b2f4 <LmHandlerRequestClass>
                    break;
 8002c98:	e023      	b.n	8002ce2 <OnRxData+0xaa>
              if (appData->BufferSize == 1)
 8002c9a:	7862      	ldrb	r2, [r4, #1]
 8002c9c:	2a01      	cmp	r2, #1
 8002c9e:	d120      	bne.n	8002ce2 <OnRxData+0xaa>
                AppLedStateOn = appData->Buffer[0] & 0x01;
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	4a1f      	ldr	r2, [pc, #124]	; (8002d24 <OnRxData+0xec>)
 8002ca8:	7013      	strb	r3, [r2, #0]
                if (AppLedStateOn == RESET)
 8002caa:	b963      	cbnz	r3, 8002cc6 <OnRxData+0x8e>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 8002cac:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <OnRxData+0xf0>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	2003      	movs	r0, #3
 8002cb4:	f012 fca4 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cbe:	4817      	ldr	r0, [pc, #92]	; (8002d1c <OnRxData+0xe4>)
 8002cc0:	f002 f892 	bl	8004de8 <HAL_GPIO_WritePin>
 8002cc4:	e00d      	b.n	8002ce2 <OnRxData+0xaa>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8002cc6:	4b19      	ldr	r3, [pc, #100]	; (8002d2c <OnRxData+0xf4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	4611      	mov	r1, r2
 8002ccc:	2003      	movs	r0, #3
 8002cce:	f012 fc97 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cd8:	4810      	ldr	r0, [pc, #64]	; (8002d1c <OnRxData+0xe4>)
 8002cda:	f002 f885 	bl	8004de8 <HAL_GPIO_WritePin>
 8002cde:	e000      	b.n	8002ce2 <OnRxData+0xaa>
  uint8_t RxPort = 0;
 8002ce0:	2600      	movs	r6, #0
    if (params->RxSlot < RX_SLOT_NONE)
 8002ce2:	7c2b      	ldrb	r3, [r5, #16]
 8002ce4:	2b05      	cmp	r3, #5
 8002ce6:	d901      	bls.n	8002cec <OnRxData+0xb4>
}
 8002ce8:	b006      	add	sp, #24
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 8002cec:	f995 2008 	ldrsb.w	r2, [r5, #8]
 8002cf0:	f995 1009 	ldrsb.w	r1, [r5, #9]
 8002cf4:	f995 000a 	ldrsb.w	r0, [r5, #10]
 8002cf8:	9005      	str	r0, [sp, #20]
 8002cfa:	9104      	str	r1, [sp, #16]
 8002cfc:	490c      	ldr	r1, [pc, #48]	; (8002d30 <OnRxData+0xf8>)
 8002cfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d02:	9303      	str	r3, [sp, #12]
 8002d04:	9202      	str	r2, [sp, #8]
 8002d06:	9601      	str	r6, [sp, #4]
 8002d08:	68eb      	ldr	r3, [r5, #12]
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <OnRxData+0xfc>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	4611      	mov	r1, r2
 8002d12:	2003      	movs	r0, #3
 8002d14:	f012 fc74 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002d18:	e7e6      	b.n	8002ce8 <OnRxData+0xb0>
 8002d1a:	4770      	bx	lr
 8002d1c:	48000400 	.word	0x48000400
 8002d20:	20000468 	.word	0x20000468
 8002d24:	2000044e 	.word	0x2000044e
 8002d28:	0801647c 	.word	0x0801647c
 8002d2c:	08016488 	.word	0x08016488
 8002d30:	08016838 	.word	0x08016838
 8002d34:	08016494 	.word	0x08016494

08002d38 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8002d38:	b538      	push	{r3, r4, r5, lr}
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	460d      	mov	r5, r1
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 8002d3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d42:	4805      	ldr	r0, [pc, #20]	; (8002d58 <OnStoreContextRequest+0x20>)
 8002d44:	f7fe fc1a 	bl	800157c <FLASH_IF_Erase>
 8002d48:	b100      	cbz	r0, 8002d4c <OnStoreContextRequest+0x14>
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 8002d4c:	462a      	mov	r2, r5
 8002d4e:	4621      	mov	r1, r4
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <OnStoreContextRequest+0x20>)
 8002d52:	f7fe fbdb 	bl	800150c <FLASH_IF_Write>
}
 8002d56:	e7f8      	b.n	8002d4a <OnStoreContextRequest+0x12>
 8002d58:	0803f000 	.word	0x0803f000

08002d5c <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8002d5c:	b508      	push	{r3, lr}
 8002d5e:	460a      	mov	r2, r1
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 8002d60:	4901      	ldr	r1, [pc, #4]	; (8002d68 <OnRestoreContextRequest+0xc>)
 8002d62:	f7fe fbef 	bl	8001544 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 8002d66:	bd08      	pop	{r3, pc}
 8002d68:	0803f000 	.word	0x0803f000

08002d6c <StopJoin>:
{
 8002d6c:	b538      	push	{r3, r4, r5, lr}
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 8002d6e:	4c1e      	ldr	r4, [pc, #120]	; (8002de8 <StopJoin+0x7c>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d76:	4620      	mov	r0, r4
 8002d78:	f002 f836 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d82:	4620      	mov	r0, r4
 8002d84:	f002 f830 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f002 f82a 	bl	8004de8 <HAL_GPIO_WritePin>
  UTIL_TIMER_Stop(&TxTimer);
 8002d94:	4815      	ldr	r0, [pc, #84]	; (8002dec <StopJoin+0x80>)
 8002d96:	f012 feab 	bl	8015af0 <UTIL_TIMER_Stop>
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 8002d9a:	f008 fe33 	bl	800ba04 <LmHandlerStop>
 8002d9e:	b148      	cbz	r0, 8002db4 <StopJoin+0x48>
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 8002da0:	4b13      	ldr	r3, [pc, #76]	; (8002df0 <StopJoin+0x84>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	4611      	mov	r1, r2
 8002da6:	2002      	movs	r0, #2
 8002da8:	f012 fc2a 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Start(&StopJoinTimer);
 8002dac:	4811      	ldr	r0, [pc, #68]	; (8002df4 <StopJoin+0x88>)
 8002dae:	f012 fef9 	bl	8015ba4 <UTIL_TIMER_Start>
}
 8002db2:	bd38      	pop	{r3, r4, r5, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 8002db4:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <StopJoin+0x8c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	4611      	mov	r1, r2
 8002dba:	2002      	movs	r0, #2
 8002dbc:	f012 fc20 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_ABP;
 8002dc0:	4c0e      	ldr	r4, [pc, #56]	; (8002dfc <StopJoin+0x90>)
 8002dc2:	2501      	movs	r5, #1
 8002dc4:	7025      	strb	r5, [r4, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <StopJoin+0x94>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4611      	mov	r1, r2
 8002dcc:	2002      	movs	r0, #2
 8002dce:	f012 fc17 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    LmHandlerConfigure(&LmHandlerParams);
 8002dd2:	480c      	ldr	r0, [pc, #48]	; (8002e04 <StopJoin+0x98>)
 8002dd4:	f008 fc9e 	bl	800b714 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 8002dd8:	4629      	mov	r1, r5
 8002dda:	7820      	ldrb	r0, [r4, #0]
 8002ddc:	f008 fae4 	bl	800b3a8 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 8002de0:	4802      	ldr	r0, [pc, #8]	; (8002dec <StopJoin+0x80>)
 8002de2:	f012 fedf 	bl	8015ba4 <UTIL_TIMER_Start>
 8002de6:	e7e1      	b.n	8002dac <StopJoin+0x40>
 8002de8:	48000400 	.word	0x48000400
 8002dec:	200004c0 	.word	0x200004c0
 8002df0:	080164dc 	.word	0x080164dc
 8002df4:	20000480 	.word	0x20000480
 8002df8:	080164fc 	.word	0x080164fc
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	08016510 	.word	0x08016510
 8002e04:	20000058 	.word	0x20000058

08002e08 <Thd_LoraStopJoin>:
{
 8002e08:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002e0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e0e:	2100      	movs	r1, #0
 8002e10:	2001      	movs	r0, #1
 8002e12:	f006 f93f 	bl	8009094 <osThreadFlagsWait>
    StopJoin();  /*what you want to do*/
 8002e16:	f7ff ffa9 	bl	8002d6c <StopJoin>
  for (;;)
 8002e1a:	e7f6      	b.n	8002e0a <Thd_LoraStopJoin+0x2>

08002e1c <StoreContext>:
{
 8002e1c:	b508      	push	{r3, lr}
  status = LmHandlerNvmDataStore();
 8002e1e:	f008 fe83 	bl	800bb28 <LmHandlerNvmDataStore>
  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 8002e22:	f110 0f08 	cmn.w	r0, #8
 8002e26:	d003      	beq.n	8002e30 <StoreContext+0x14>
  else if (status == LORAMAC_HANDLER_ERROR)
 8002e28:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8002e2c:	d007      	beq.n	8002e3e <StoreContext+0x22>
}
 8002e2e:	bd08      	pop	{r3, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <StoreContext+0x30>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	4611      	mov	r1, r2
 8002e36:	2002      	movs	r0, #2
 8002e38:	f012 fbe2 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8002e3c:	e7f7      	b.n	8002e2e <StoreContext+0x12>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 8002e3e:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <StoreContext+0x34>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	4611      	mov	r1, r2
 8002e44:	2002      	movs	r0, #2
 8002e46:	f012 fbdb 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8002e4a:	e7f0      	b.n	8002e2e <StoreContext+0x12>
 8002e4c:	08016530 	.word	0x08016530
 8002e50:	08016548 	.word	0x08016548

08002e54 <Thd_LoraStoreContext>:
{
 8002e54:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002e56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	2001      	movs	r0, #1
 8002e5e:	f006 f919 	bl	8009094 <osThreadFlagsWait>
    StoreContext();  /*what you want to do*/
 8002e62:	f7ff ffdb 	bl	8002e1c <StoreContext>
  for (;;)
 8002e66:	e7f6      	b.n	8002e56 <Thd_LoraStoreContext+0x2>

08002e68 <SendTxData>:
{
 8002e68:	b530      	push	{r4, r5, lr}
 8002e6a:	b083      	sub	sp, #12
  uint8_t batteryLevel = GetBatteryLevel();
 8002e6c:	f7fe fe64 	bl	8001b38 <GetBatteryLevel>
 8002e70:	4604      	mov	r4, r0
  if (LmHandlerIsBusy() == false)
 8002e72:	f008 fb13 	bl	800b49c <LmHandlerIsBusy>
 8002e76:	b188      	cbz	r0, 8002e9c <SendTxData+0x34>
  UTIL_TIMER_Time_t nextTxIn = 0;
 8002e78:	2500      	movs	r5, #0
    UTIL_TIMER_Stop(&TxTimer);
 8002e7a:	4c4d      	ldr	r4, [pc, #308]	; (8002fb0 <SendTxData+0x148>)
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	f012 fe37 	bl	8015af0 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 8002e82:	4b4c      	ldr	r3, [pc, #304]	; (8002fb4 <SendTxData+0x14c>)
 8002e84:	6819      	ldr	r1, [r3, #0]
 8002e86:	42a9      	cmp	r1, r5
 8002e88:	bf38      	it	cc
 8002e8a:	4629      	movcc	r1, r5
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	f012 fecf 	bl	8015c30 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8002e92:	4620      	mov	r0, r4
 8002e94:	f012 fe86 	bl	8015ba4 <UTIL_TIMER_Start>
}
 8002e98:	b003      	add	sp, #12
 8002e9a:	bd30      	pop	{r4, r5, pc}
    APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 8002e9c:	9400      	str	r4, [sp, #0]
 8002e9e:	4b46      	ldr	r3, [pc, #280]	; (8002fb8 <SendTxData+0x150>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	2002      	movs	r0, #2
 8002ea6:	f012 fbab 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    AppData.Port = LORAWAN_USER_APP_PORT;
 8002eaa:	4b44      	ldr	r3, [pc, #272]	; (8002fbc <SendTxData+0x154>)
 8002eac:	2202      	movs	r2, #2
 8002eae:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0xc0; // Device app ID
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	21c0      	movs	r1, #192	; 0xc0
 8002eb4:	7011      	strb	r1, [r2, #0]
    AppData.Buffer[i++] = 0xff;
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	21ff      	movs	r1, #255	; 0xff
 8002eba:	7051      	strb	r1, [r2, #1]
    AppData.Buffer[i++] = 0xee;
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	21ee      	movs	r1, #238	; 0xee
 8002ec0:	7091      	strb	r1, [r2, #2]
    AppData.Buffer[i++] = (uint8_t)(nextTxIn/60000); // Transmission interval in minutes
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	211e      	movs	r1, #30
 8002ec6:	70d1      	strb	r1, [r2, #3]
    AppData.Buffer[i++] = (uint8_t)(global_frame_ctr >> 8);
 8002ec8:	493d      	ldr	r1, [pc, #244]	; (8002fc0 <SendTxData+0x158>)
 8002eca:	880a      	ldrh	r2, [r1, #0]
 8002ecc:	6858      	ldr	r0, [r3, #4]
 8002ece:	0a14      	lsrs	r4, r2, #8
 8002ed0:	7104      	strb	r4, [r0, #4]
    AppData.Buffer[i++] = (uint8_t)global_frame_ctr;
 8002ed2:	6858      	ldr	r0, [r3, #4]
 8002ed4:	7142      	strb	r2, [r0, #5]
    global_frame_ctr++;
 8002ed6:	3201      	adds	r2, #1
 8002ed8:	800a      	strh	r2, [r1, #0]
    AppData.Buffer[i++] = (uint8_t)int_sht_T;
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4939      	ldr	r1, [pc, #228]	; (8002fc4 <SendTxData+0x15c>)
 8002ede:	7809      	ldrb	r1, [r1, #0]
 8002ee0:	7191      	strb	r1, [r2, #6]
    AppData.Buffer[i++] = (uint8_t)decimal_sht_T;
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	4938      	ldr	r1, [pc, #224]	; (8002fc8 <SendTxData+0x160>)
 8002ee6:	7809      	ldrb	r1, [r1, #0]
 8002ee8:	71d1      	strb	r1, [r2, #7]
    AppData.Buffer[i++] = (uint8_t)int_sht_RH;
 8002eea:	685c      	ldr	r4, [r3, #4]
 8002eec:	4b37      	ldr	r3, [pc, #220]	; (8002fcc <SendTxData+0x164>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	7223      	strb	r3, [r4, #8]
    AppData.Buffer[i++] = (uint8_t)decimal_sht_RH;
 8002ef2:	4b37      	ldr	r3, [pc, #220]	; (8002fd0 <SendTxData+0x168>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	7263      	strb	r3, [r4, #9]
    AppData.Buffer[i++] = (uint8_t)int_bmp_T;
 8002ef8:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <SendTxData+0x16c>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	72a3      	strb	r3, [r4, #10]
    AppData.Buffer[i++] = (uint8_t)decimal_bmp_T;
 8002efe:	4b36      	ldr	r3, [pc, #216]	; (8002fd8 <SendTxData+0x170>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	72e3      	strb	r3, [r4, #11]
    AppData.Buffer[i++] = (uint8_t)(int_bmp_P >> 24);
 8002f04:	4b35      	ldr	r3, [pc, #212]	; (8002fdc <SendTxData+0x174>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	0e1a      	lsrs	r2, r3, #24
 8002f0a:	7322      	strb	r2, [r4, #12]
    AppData.Buffer[i++] = (uint8_t)(int_bmp_P >> 16);
 8002f0c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002f10:	7362      	strb	r2, [r4, #13]
    AppData.Buffer[i++] = (uint8_t)(int_bmp_P >> 8);
 8002f12:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002f16:	73a2      	strb	r2, [r4, #14]
    AppData.Buffer[i++] = (uint8_t)int_bmp_P;
 8002f18:	73e3      	strb	r3, [r4, #15]
    if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 8002f1a:	4b31      	ldr	r3, [pc, #196]	; (8002fe0 <SendTxData+0x178>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d002      	beq.n	8002f28 <SendTxData+0xc0>
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d000      	beq.n	8002f28 <SendTxData+0xc0>
        || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 8002f26:	b9b3      	cbnz	r3, 8002f56 <SendTxData+0xee>
      AppData.Buffer[i++] = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	7423      	strb	r3, [r4, #16]
      AppData.Buffer[i++] = 0;
 8002f2c:	7463      	strb	r3, [r4, #17]
      AppData.Buffer[i++] = 0;
 8002f2e:	74a3      	strb	r3, [r4, #18]
      AppData.Buffer[i++] = 0;
 8002f30:	74e3      	strb	r3, [r4, #19]
 8002f32:	2214      	movs	r2, #20
    AppData.BufferSize = i;
 8002f34:	4b21      	ldr	r3, [pc, #132]	; (8002fbc <SendTxData+0x154>)
 8002f36:	705a      	strb	r2, [r3, #1]
    if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8002f38:	4b2a      	ldr	r3, [pc, #168]	; (8002fe4 <SendTxData+0x17c>)
 8002f3a:	7a5b      	ldrb	r3, [r3, #9]
 8002f3c:	b983      	cbnz	r3, 8002f60 <SendTxData+0xf8>
    status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <SendTxData+0x178>)
 8002f42:	78d9      	ldrb	r1, [r3, #3]
 8002f44:	481d      	ldr	r0, [pc, #116]	; (8002fbc <SendTxData+0x154>)
 8002f46:	f008 fac7 	bl	800b4d8 <LmHandlerSend>
    if (LORAMAC_HANDLER_SUCCESS == status)
 8002f4a:	b1b8      	cbz	r0, 8002f7c <SendTxData+0x114>
    else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 8002f4c:	f110 0f06 	cmn.w	r0, #6
 8002f50:	d01c      	beq.n	8002f8c <SendTxData+0x124>
    nextTxIn = 1800000; /** ADDED ADDITIONAL DELAY WHEN SEND SENSOR DATA**/
 8002f52:	4d25      	ldr	r5, [pc, #148]	; (8002fe8 <SendTxData+0x180>)
 8002f54:	e791      	b.n	8002e7a <SendTxData+0x12>
      AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 8002f56:	f7fe fdef 	bl	8001b38 <GetBatteryLevel>
 8002f5a:	7420      	strb	r0, [r4, #16]
 8002f5c:	2211      	movs	r2, #17
 8002f5e:	e7e9      	b.n	8002f34 <SendTxData+0xcc>
    if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8002f60:	f008 f9b6 	bl	800b2d0 <LmHandlerJoinStatus>
 8002f64:	2801      	cmp	r0, #1
 8002f66:	d1ea      	bne.n	8002f3e <SendTxData+0xd6>
      UTIL_TIMER_Stop(&JoinLedTimer);
 8002f68:	481e      	ldr	r0, [pc, #120]	; (8002fe4 <SendTxData+0x17c>)
 8002f6a:	f012 fdc1 	bl	8015af0 <UTIL_TIMER_Stop>
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f74:	481d      	ldr	r0, [pc, #116]	; (8002fec <SendTxData+0x184>)
 8002f76:	f001 ff37 	bl	8004de8 <HAL_GPIO_WritePin>
 8002f7a:	e7e0      	b.n	8002f3e <SendTxData+0xd6>
      APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <SendTxData+0x188>)
 8002f7e:	2201      	movs	r2, #1
 8002f80:	2100      	movs	r1, #0
 8002f82:	4610      	mov	r0, r2
 8002f84:	f012 fb3c 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    nextTxIn = 1800000; /** ADDED ADDITIONAL DELAY WHEN SEND SENSOR DATA**/
 8002f88:	4d17      	ldr	r5, [pc, #92]	; (8002fe8 <SendTxData+0x180>)
 8002f8a:	e776      	b.n	8002e7a <SendTxData+0x12>
      nextTxIn = LmHandlerGetDutyCycleWaitTime();
 8002f8c:	f008 f99a 	bl	800b2c4 <LmHandlerGetDutyCycleWaitTime>
      if (nextTxIn > 0)
 8002f90:	4605      	mov	r5, r0
 8002f92:	2800      	cmp	r0, #0
 8002f94:	f43f af71 	beq.w	8002e7a <SendTxData+0x12>
        APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8002f98:	4b16      	ldr	r3, [pc, #88]	; (8002ff4 <SendTxData+0x18c>)
 8002f9a:	fba3 2300 	umull	r2, r3, r3, r0
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	4b15      	ldr	r3, [pc, #84]	; (8002ff8 <SendTxData+0x190>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	4610      	mov	r0, r2
 8002faa:	f012 fb29 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8002fae:	e764      	b.n	8002e7a <SendTxData+0x12>
 8002fb0:	200004c0 	.word	0x200004c0
 8002fb4:	20000070 	.word	0x20000070
 8002fb8:	08016560 	.word	0x08016560
 8002fbc:	20000004 	.word	0x20000004
 8002fc0:	20000518 	.word	0x20000518
 8002fc4:	20000528 	.word	0x20000528
 8002fc8:	20000514 	.word	0x20000514
 8002fcc:	20000524 	.word	0x20000524
 8002fd0:	20000510 	.word	0x20000510
 8002fd4:	20000520 	.word	0x20000520
 8002fd8:	2000050c 	.word	0x2000050c
 8002fdc:	2000051c 	.word	0x2000051c
 8002fe0:	20000058 	.word	0x20000058
 8002fe4:	20000450 	.word	0x20000450
 8002fe8:	001b7740 	.word	0x001b7740
 8002fec:	48000400 	.word	0x48000400
 8002ff0:	0801656c 	.word	0x0801656c
 8002ff4:	10624dd3 	.word	0x10624dd3
 8002ff8:	0801657c 	.word	0x0801657c

08002ffc <Thd_LoraSendProcess>:
{
 8002ffc:	b500      	push	{lr}
 8002ffe:	b087      	sub	sp, #28
 8003000:	e00d      	b.n	800301e <Thd_LoraSendProcess+0x22>
		APP_LOG(TS_OFF, VLEVEL_M, "BMP280 read_float FAILED \r\n");
 8003002:	4b47      	ldr	r3, [pc, #284]	; (8003120 <Thd_LoraSendProcess+0x124>)
 8003004:	2200      	movs	r2, #0
 8003006:	4611      	mov	r1, r2
 8003008:	2002      	movs	r0, #2
 800300a:	f012 faf9 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
	osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 800300e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003012:	2100      	movs	r1, #0
 8003014:	2001      	movs	r0, #1
 8003016:	f006 f83d 	bl	8009094 <osThreadFlagsWait>
	SendTxData();  /*what you want to do*/
 800301a:	f7ff ff25 	bl	8002e68 <SendTxData>
	MX_I2C1_Init(); // I2C1 uses PB7(ARD_D0) for SDA, and PB8(ARD_D5) for SCK
 800301e:	f7fe fb41 	bl	80016a4 <MX_I2C1_Init>
	APP_LOG(TS_OFF, VLEVEL_M, "\n***SENSOR READINGS N. %05d \r\n", global_frame_ctr);
 8003022:	4b40      	ldr	r3, [pc, #256]	; (8003124 <Thd_LoraSendProcess+0x128>)
 8003024:	881b      	ldrh	r3, [r3, #0]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	4b3f      	ldr	r3, [pc, #252]	; (8003128 <Thd_LoraSendProcess+0x12c>)
 800302a:	2200      	movs	r2, #0
 800302c:	4611      	mov	r1, r2
 800302e:	2002      	movs	r0, #2
 8003030:	f012 fae6 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
	app_read_sensor_data(&sensor_data_buff);
 8003034:	4c3d      	ldr	r4, [pc, #244]	; (800312c <Thd_LoraSendProcess+0x130>)
 8003036:	4620      	mov	r0, r4
 8003038:	f000 fb18 	bl	800366c <app_read_sensor_data>
	int_sht_T = (int)sensor_data_buff.temp;
 800303c:	6826      	ldr	r6, [r4, #0]
 800303e:	4630      	mov	r0, r6
 8003040:	f7fd fd70 	bl	8000b24 <__aeabi_f2iz>
 8003044:	4605      	mov	r5, r0
 8003046:	4b3a      	ldr	r3, [pc, #232]	; (8003130 <Thd_LoraSendProcess+0x134>)
 8003048:	6018      	str	r0, [r3, #0]
	decimal_sht_T = (int)((sensor_data_buff.temp - int_sht_T) * 100);
 800304a:	f7fd fbc7 	bl	80007dc <__aeabi_i2f>
 800304e:	4601      	mov	r1, r0
 8003050:	4630      	mov	r0, r6
 8003052:	f7fd fb0d 	bl	8000670 <__aeabi_fsub>
 8003056:	4937      	ldr	r1, [pc, #220]	; (8003134 <Thd_LoraSendProcess+0x138>)
 8003058:	f7fd fc14 	bl	8000884 <__aeabi_fmul>
 800305c:	f7fd fd62 	bl	8000b24 <__aeabi_f2iz>
 8003060:	4b35      	ldr	r3, [pc, #212]	; (8003138 <Thd_LoraSendProcess+0x13c>)
 8003062:	6018      	str	r0, [r3, #0]
	APP_LOG(TS_OFF, VLEVEL_M, "***SHT30_T: %d.%02d \r\n", int_sht_T, decimal_sht_T);
 8003064:	9001      	str	r0, [sp, #4]
 8003066:	9500      	str	r5, [sp, #0]
 8003068:	4b34      	ldr	r3, [pc, #208]	; (800313c <Thd_LoraSendProcess+0x140>)
 800306a:	2200      	movs	r2, #0
 800306c:	4611      	mov	r1, r2
 800306e:	2002      	movs	r0, #2
 8003070:	f012 fac6 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
	int_sht_RH = (int)sensor_data_buff.r_hum;
 8003074:	6866      	ldr	r6, [r4, #4]
 8003076:	4630      	mov	r0, r6
 8003078:	f7fd fd54 	bl	8000b24 <__aeabi_f2iz>
 800307c:	4605      	mov	r5, r0
 800307e:	4b30      	ldr	r3, [pc, #192]	; (8003140 <Thd_LoraSendProcess+0x144>)
 8003080:	6018      	str	r0, [r3, #0]
	decimal_sht_RH = (int)((sensor_data_buff.r_hum - int_sht_RH) * 100);
 8003082:	f7fd fbab 	bl	80007dc <__aeabi_i2f>
 8003086:	4601      	mov	r1, r0
 8003088:	4630      	mov	r0, r6
 800308a:	f7fd faf1 	bl	8000670 <__aeabi_fsub>
 800308e:	4929      	ldr	r1, [pc, #164]	; (8003134 <Thd_LoraSendProcess+0x138>)
 8003090:	f7fd fbf8 	bl	8000884 <__aeabi_fmul>
 8003094:	f7fd fd46 	bl	8000b24 <__aeabi_f2iz>
 8003098:	4b2a      	ldr	r3, [pc, #168]	; (8003144 <Thd_LoraSendProcess+0x148>)
 800309a:	6018      	str	r0, [r3, #0]
	APP_LOG(TS_OFF, VLEVEL_M, "***SHT30_RH: %d.%02d \r\n", int_sht_RH, decimal_sht_RH);
 800309c:	9001      	str	r0, [sp, #4]
 800309e:	9500      	str	r5, [sp, #0]
 80030a0:	4b29      	ldr	r3, [pc, #164]	; (8003148 <Thd_LoraSendProcess+0x14c>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	4611      	mov	r1, r2
 80030a6:	2002      	movs	r0, #2
 80030a8:	f012 faaa 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
	APP_LOG(TS_OFF, VLEVEL_M, "***STATUS REG: %04X \r\n", sensor_data_buff.status_reg);
 80030ac:	8923      	ldrh	r3, [r4, #8]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	4b26      	ldr	r3, [pc, #152]	; (800314c <Thd_LoraSendProcess+0x150>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	4611      	mov	r1, r2
 80030b6:	2002      	movs	r0, #2
 80030b8:	f012 faa2 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
	if (!bmp280_read_float(&bmp280, &bmp_temperature, &bmp_pressure, &bmp_humidity)) {
 80030bc:	ab03      	add	r3, sp, #12
 80030be:	aa05      	add	r2, sp, #20
 80030c0:	a904      	add	r1, sp, #16
 80030c2:	4823      	ldr	r0, [pc, #140]	; (8003150 <Thd_LoraSendProcess+0x154>)
 80030c4:	f7ff fbe4 	bl	8002890 <bmp280_read_float>
 80030c8:	2800      	cmp	r0, #0
 80030ca:	d09a      	beq.n	8003002 <Thd_LoraSendProcess+0x6>
		int_bmp_T = (int)bmp_temperature;
 80030cc:	9d04      	ldr	r5, [sp, #16]
 80030ce:	4628      	mov	r0, r5
 80030d0:	f7fd fd28 	bl	8000b24 <__aeabi_f2iz>
 80030d4:	4604      	mov	r4, r0
 80030d6:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <Thd_LoraSendProcess+0x158>)
 80030d8:	6018      	str	r0, [r3, #0]
		decimal_bmp_T = (int)((bmp_temperature - int_bmp_T) * 100);
 80030da:	f7fd fb7f 	bl	80007dc <__aeabi_i2f>
 80030de:	4601      	mov	r1, r0
 80030e0:	4628      	mov	r0, r5
 80030e2:	f7fd fac5 	bl	8000670 <__aeabi_fsub>
 80030e6:	4913      	ldr	r1, [pc, #76]	; (8003134 <Thd_LoraSendProcess+0x138>)
 80030e8:	f7fd fbcc 	bl	8000884 <__aeabi_fmul>
 80030ec:	f7fd fd1a 	bl	8000b24 <__aeabi_f2iz>
 80030f0:	4b19      	ldr	r3, [pc, #100]	; (8003158 <Thd_LoraSendProcess+0x15c>)
 80030f2:	6018      	str	r0, [r3, #0]
		APP_LOG(TS_OFF, VLEVEL_M, "***BMP280_T: %d.%02d \r\n", int_bmp_T, decimal_bmp_T);
 80030f4:	9001      	str	r0, [sp, #4]
 80030f6:	9400      	str	r4, [sp, #0]
 80030f8:	4b18      	ldr	r3, [pc, #96]	; (800315c <Thd_LoraSendProcess+0x160>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	4611      	mov	r1, r2
 80030fe:	2002      	movs	r0, #2
 8003100:	f012 fa7e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		int_bmp_P = (int)bmp_pressure;
 8003104:	9805      	ldr	r0, [sp, #20]
 8003106:	f7fd fd0d 	bl	8000b24 <__aeabi_f2iz>
 800310a:	4b15      	ldr	r3, [pc, #84]	; (8003160 <Thd_LoraSendProcess+0x164>)
 800310c:	6018      	str	r0, [r3, #0]
		APP_LOG(TS_OFF, VLEVEL_M, "***BMP280_P: %d \r\n", int_bmp_P);
 800310e:	9000      	str	r0, [sp, #0]
 8003110:	4b14      	ldr	r3, [pc, #80]	; (8003164 <Thd_LoraSendProcess+0x168>)
 8003112:	2200      	movs	r2, #0
 8003114:	4611      	mov	r1, r2
 8003116:	2002      	movs	r0, #2
 8003118:	f012 fa72 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 800311c:	e777      	b.n	800300e <Thd_LoraSendProcess+0x12>
 800311e:	bf00      	nop
 8003120:	08016604 	.word	0x08016604
 8003124:	20000518 	.word	0x20000518
 8003128:	0801659c 	.word	0x0801659c
 800312c:	2000052c 	.word	0x2000052c
 8003130:	20000528 	.word	0x20000528
 8003134:	42c80000 	.word	0x42c80000
 8003138:	20000514 	.word	0x20000514
 800313c:	080165bc 	.word	0x080165bc
 8003140:	20000524 	.word	0x20000524
 8003144:	20000510 	.word	0x20000510
 8003148:	080165d4 	.word	0x080165d4
 800314c:	080165ec 	.word	0x080165ec
 8003150:	200004d8 	.word	0x200004d8
 8003154:	20000520 	.word	0x20000520
 8003158:	2000050c 	.word	0x2000050c
 800315c:	08016620 	.word	0x08016620
 8003160:	2000051c 	.word	0x2000051c
 8003164:	08016638 	.word	0x08016638

08003168 <Thd_LmHandlerProcess>:
{
 8003168:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 800316a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800316e:	2100      	movs	r1, #0
 8003170:	2001      	movs	r0, #1
 8003172:	f005 ff8f 	bl	8009094 <osThreadFlagsWait>
    LmHandlerProcess(); /*what you want to do*/
 8003176:	f008 f89d 	bl	800b2b4 <LmHandlerProcess>
  for (;;)
 800317a:	e7f6      	b.n	800316a <Thd_LmHandlerProcess+0x2>

0800317c <OnJoinTimerLedEvent>:
{
 800317c:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
 800317e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003182:	4802      	ldr	r0, [pc, #8]	; (800318c <OnJoinTimerLedEvent+0x10>)
 8003184:	f001 fe35 	bl	8004df2 <HAL_GPIO_TogglePin>
}
 8003188:	bd08      	pop	{r3, pc}
 800318a:	bf00      	nop
 800318c:	48000400 	.word	0x48000400

08003190 <LoRaWAN_Init>:
{
 8003190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003192:	b087      	sub	sp, #28
  uint32_t feature_version = 0UL;
 8003194:	2400      	movs	r4, #0
 8003196:	9405      	str	r4, [sp, #20]
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 8003198:	9402      	str	r4, [sp, #8]
 800319a:	2703      	movs	r7, #3
 800319c:	9701      	str	r7, [sp, #4]
 800319e:	2601      	movs	r6, #1
 80031a0:	9600      	str	r6, [sp, #0]
 80031a2:	4b6e      	ldr	r3, [pc, #440]	; (800335c <LoRaWAN_Init+0x1cc>)
 80031a4:	4622      	mov	r2, r4
 80031a6:	4621      	mov	r1, r4
 80031a8:	2002      	movs	r0, #2
 80031aa:	f012 fa29 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 80031ae:	9402      	str	r4, [sp, #8]
 80031b0:	2305      	movs	r3, #5
 80031b2:	9301      	str	r3, [sp, #4]
 80031b4:	2502      	movs	r5, #2
 80031b6:	9500      	str	r5, [sp, #0]
 80031b8:	4b69      	ldr	r3, [pc, #420]	; (8003360 <LoRaWAN_Init+0x1d0>)
 80031ba:	4622      	mov	r2, r4
 80031bc:	4621      	mov	r1, r4
 80031be:	4628      	mov	r0, r5
 80031c0:	f012 fa1e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 80031c4:	9402      	str	r4, [sp, #8]
 80031c6:	9701      	str	r7, [sp, #4]
 80031c8:	9600      	str	r6, [sp, #0]
 80031ca:	4b66      	ldr	r3, [pc, #408]	; (8003364 <LoRaWAN_Init+0x1d4>)
 80031cc:	4622      	mov	r2, r4
 80031ce:	4621      	mov	r1, r4
 80031d0:	4628      	mov	r0, r5
 80031d2:	f012 fa15 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 80031d6:	a905      	add	r1, sp, #20
 80031d8:	4620      	mov	r0, r4
 80031da:	f008 fbfd 	bl	800b9d8 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 80031de:	9b05      	ldr	r3, [sp, #20]
 80031e0:	0e1a      	lsrs	r2, r3, #24
 80031e2:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80031e6:	9102      	str	r1, [sp, #8]
 80031e8:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80031ec:	9301      	str	r3, [sp, #4]
 80031ee:	9200      	str	r2, [sp, #0]
 80031f0:	4b5d      	ldr	r3, [pc, #372]	; (8003368 <LoRaWAN_Init+0x1d8>)
 80031f2:	4622      	mov	r2, r4
 80031f4:	4621      	mov	r1, r4
 80031f6:	4628      	mov	r0, r5
 80031f8:	f012 fa02 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 80031fc:	a905      	add	r1, sp, #20
 80031fe:	4630      	mov	r0, r6
 8003200:	f008 fbea 	bl	800b9d8 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 8003204:	9b05      	ldr	r3, [sp, #20]
 8003206:	0e1a      	lsrs	r2, r3, #24
 8003208:	b2d9      	uxtb	r1, r3
 800320a:	9103      	str	r1, [sp, #12]
 800320c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8003210:	9102      	str	r1, [sp, #8]
 8003212:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	9200      	str	r2, [sp, #0]
 800321a:	4b54      	ldr	r3, [pc, #336]	; (800336c <LoRaWAN_Init+0x1dc>)
 800321c:	4622      	mov	r2, r4
 800321e:	4621      	mov	r1, r4
 8003220:	4628      	mov	r0, r5
 8003222:	f012 f9ed 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8003226:	9400      	str	r4, [sp, #0]
 8003228:	4b51      	ldr	r3, [pc, #324]	; (8003370 <LoRaWAN_Init+0x1e0>)
 800322a:	4622      	mov	r2, r4
 800322c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003230:	4850      	ldr	r0, [pc, #320]	; (8003374 <LoRaWAN_Init+0x1e4>)
 8003232:	f012 fbff 	bl	8015a34 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8003236:	9400      	str	r4, [sp, #0]
 8003238:	4b4f      	ldr	r3, [pc, #316]	; (8003378 <LoRaWAN_Init+0x1e8>)
 800323a:	4622      	mov	r2, r4
 800323c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003240:	484e      	ldr	r0, [pc, #312]	; (800337c <LoRaWAN_Init+0x1ec>)
 8003242:	f012 fbf7 	bl	8015a34 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8003246:	9400      	str	r4, [sp, #0]
 8003248:	4b4d      	ldr	r3, [pc, #308]	; (8003380 <LoRaWAN_Init+0x1f0>)
 800324a:	4632      	mov	r2, r6
 800324c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003250:	484c      	ldr	r0, [pc, #304]	; (8003384 <LoRaWAN_Init+0x1f4>)
 8003252:	f012 fbef 	bl	8015a34 <UTIL_TIMER_Create>
  if (FLASH_IF_Init(NULL) != FLASH_IF_OK)
 8003256:	4620      	mov	r0, r4
 8003258:	f7fe f952 	bl	8001500 <FLASH_IF_Init>
 800325c:	2800      	cmp	r0, #0
 800325e:	d162      	bne.n	8003326 <LoRaWAN_Init+0x196>
  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 8003260:	2400      	movs	r4, #0
 8003262:	9400      	str	r4, [sp, #0]
 8003264:	4b48      	ldr	r3, [pc, #288]	; (8003388 <LoRaWAN_Init+0x1f8>)
 8003266:	4622      	mov	r2, r4
 8003268:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800326c:	4847      	ldr	r0, [pc, #284]	; (800338c <LoRaWAN_Init+0x1fc>)
 800326e:	f012 fbe1 	bl	8015a34 <UTIL_TIMER_Create>
  Thd_LmHandlerProcessId = osThreadNew(Thd_LmHandlerProcess, NULL, &Thd_LmHandlerProcess_attr);
 8003272:	4a47      	ldr	r2, [pc, #284]	; (8003390 <LoRaWAN_Init+0x200>)
 8003274:	4621      	mov	r1, r4
 8003276:	4847      	ldr	r0, [pc, #284]	; (8003394 <LoRaWAN_Init+0x204>)
 8003278:	f005 fe58 	bl	8008f2c <osThreadNew>
 800327c:	4b46      	ldr	r3, [pc, #280]	; (8003398 <LoRaWAN_Init+0x208>)
 800327e:	6018      	str	r0, [r3, #0]
  if (Thd_LmHandlerProcessId == NULL)
 8003280:	2800      	cmp	r0, #0
 8003282:	d053      	beq.n	800332c <LoRaWAN_Init+0x19c>
  Thd_LoraSendProcessId = osThreadNew(Thd_LoraSendProcess, NULL, &Thd_LoraSendProcess_attr);
 8003284:	4a45      	ldr	r2, [pc, #276]	; (800339c <LoRaWAN_Init+0x20c>)
 8003286:	2100      	movs	r1, #0
 8003288:	4845      	ldr	r0, [pc, #276]	; (80033a0 <LoRaWAN_Init+0x210>)
 800328a:	f005 fe4f 	bl	8008f2c <osThreadNew>
 800328e:	4b45      	ldr	r3, [pc, #276]	; (80033a4 <LoRaWAN_Init+0x214>)
 8003290:	6018      	str	r0, [r3, #0]
  if (Thd_LoraSendProcessId == NULL)
 8003292:	2800      	cmp	r0, #0
 8003294:	d04d      	beq.n	8003332 <LoRaWAN_Init+0x1a2>
  Thd_LoraStoreContextId = osThreadNew(Thd_LoraStoreContext, NULL, &Thd_LoraStoreContext_attr);
 8003296:	4a44      	ldr	r2, [pc, #272]	; (80033a8 <LoRaWAN_Init+0x218>)
 8003298:	2100      	movs	r1, #0
 800329a:	4844      	ldr	r0, [pc, #272]	; (80033ac <LoRaWAN_Init+0x21c>)
 800329c:	f005 fe46 	bl	8008f2c <osThreadNew>
 80032a0:	4b43      	ldr	r3, [pc, #268]	; (80033b0 <LoRaWAN_Init+0x220>)
 80032a2:	6018      	str	r0, [r3, #0]
  if (Thd_LoraStoreContextId == NULL)
 80032a4:	2800      	cmp	r0, #0
 80032a6:	d047      	beq.n	8003338 <LoRaWAN_Init+0x1a8>
  Thd_LoraStopJoinId = osThreadNew(Thd_LoraStopJoin, NULL, &Thd_LoraStopJoin_attr);
 80032a8:	4a42      	ldr	r2, [pc, #264]	; (80033b4 <LoRaWAN_Init+0x224>)
 80032aa:	2100      	movs	r1, #0
 80032ac:	4842      	ldr	r0, [pc, #264]	; (80033b8 <LoRaWAN_Init+0x228>)
 80032ae:	f005 fe3d 	bl	8008f2c <osThreadNew>
 80032b2:	4b42      	ldr	r3, [pc, #264]	; (80033bc <LoRaWAN_Init+0x22c>)
 80032b4:	6018      	str	r0, [r3, #0]
  if (Thd_LoraStopJoinId == NULL)
 80032b6:	2800      	cmp	r0, #0
 80032b8:	d041      	beq.n	800333e <LoRaWAN_Init+0x1ae>
  LoraInfo_Init();
 80032ba:	f000 f8ad 	bl	8003418 <LoraInfo_Init>
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 80032be:	4940      	ldr	r1, [pc, #256]	; (80033c0 <LoRaWAN_Init+0x230>)
 80032c0:	4840      	ldr	r0, [pc, #256]	; (80033c4 <LoRaWAN_Init+0x234>)
 80032c2:	f008 fb49 	bl	800b958 <LmHandlerInit>
  LmHandlerConfigure(&LmHandlerParams);
 80032c6:	4840      	ldr	r0, [pc, #256]	; (80033c8 <LoRaWAN_Init+0x238>)
 80032c8:	f008 fa24 	bl	800b714 <LmHandlerConfigure>
  UTIL_TIMER_Start(&JoinLedTimer);
 80032cc:	482d      	ldr	r0, [pc, #180]	; (8003384 <LoRaWAN_Init+0x1f4>)
 80032ce:	f012 fc69 	bl	8015ba4 <UTIL_TIMER_Start>
  LmHandlerJoin(ActivationType, ForceRejoin);
 80032d2:	2100      	movs	r1, #0
 80032d4:	4b3d      	ldr	r3, [pc, #244]	; (80033cc <LoRaWAN_Init+0x23c>)
 80032d6:	7818      	ldrb	r0, [r3, #0]
 80032d8:	f008 f866 	bl	800b3a8 <LmHandlerJoin>
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 80032dc:	4c3c      	ldr	r4, [pc, #240]	; (80033d0 <LoRaWAN_Init+0x240>)
 80032de:	2200      	movs	r2, #0
 80032e0:	9200      	str	r2, [sp, #0]
 80032e2:	4b3c      	ldr	r3, [pc, #240]	; (80033d4 <LoRaWAN_Init+0x244>)
 80032e4:	493c      	ldr	r1, [pc, #240]	; (80033d8 <LoRaWAN_Init+0x248>)
 80032e6:	6809      	ldr	r1, [r1, #0]
 80032e8:	4620      	mov	r0, r4
 80032ea:	f012 fba3 	bl	8015a34 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 80032ee:	4620      	mov	r0, r4
 80032f0:	f012 fc58 	bl	8015ba4 <UTIL_TIMER_Start>
  MX_I2C1_Init(); // I2C1 uses PB7(ARD_D0) for SDA, and PB8(ARD_D5) for SCK
 80032f4:	f7fe f9d6 	bl	80016a4 <MX_I2C1_Init>
  bmp280_init_default_params(&bmp280.params);
 80032f8:	4c38      	ldr	r4, [pc, #224]	; (80033dc <LoRaWAN_Init+0x24c>)
 80032fa:	f104 052c 	add.w	r5, r4, #44	; 0x2c
 80032fe:	4628      	mov	r0, r5
 8003300:	f7ff f8bc 	bl	800247c <bmp280_init_default_params>
  bmp280.addr = BMP280_I2C_ADDRESS_1; // Adafruit BMP280 Defaul I2C Addr. is 0x77
 8003304:	2377      	movs	r3, #119	; 0x77
 8003306:	84a3      	strh	r3, [r4, #36]	; 0x24
  bmp280.i2c = &hi2c1;
 8003308:	4b35      	ldr	r3, [pc, #212]	; (80033e0 <LoRaWAN_Init+0x250>)
 800330a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!bmp280_init(&bmp280, &bmp280.params)) {
 800330c:	4629      	mov	r1, r5
 800330e:	4620      	mov	r0, r4
 8003310:	f7ff f8bd 	bl	800248e <bmp280_init>
 8003314:	b9b0      	cbnz	r0, 8003344 <LoRaWAN_Init+0x1b4>
	  APP_LOG(TS_OFF, VLEVEL_M, "BMP280 initialization failed\n");
 8003316:	4b33      	ldr	r3, [pc, #204]	; (80033e4 <LoRaWAN_Init+0x254>)
 8003318:	2200      	movs	r2, #0
 800331a:	4611      	mov	r1, r2
 800331c:	2002      	movs	r0, #2
 800331e:	f012 f96f 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8003322:	b007      	add	sp, #28
 8003324:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8003326:	f7fe fa41 	bl	80017ac <Error_Handler>
 800332a:	e799      	b.n	8003260 <LoRaWAN_Init+0xd0>
    Error_Handler();
 800332c:	f7fe fa3e 	bl	80017ac <Error_Handler>
 8003330:	e7a8      	b.n	8003284 <LoRaWAN_Init+0xf4>
    Error_Handler();
 8003332:	f7fe fa3b 	bl	80017ac <Error_Handler>
 8003336:	e7ae      	b.n	8003296 <LoRaWAN_Init+0x106>
    Error_Handler();
 8003338:	f7fe fa38 	bl	80017ac <Error_Handler>
 800333c:	e7b4      	b.n	80032a8 <LoRaWAN_Init+0x118>
    Error_Handler();
 800333e:	f7fe fa35 	bl	80017ac <Error_Handler>
 8003342:	e7ba      	b.n	80032ba <LoRaWAN_Init+0x12a>
	  APP_LOG(TS_OFF, VLEVEL_M, "BMP280 ID 0x58: found %x\n", bmp280.id);
 8003344:	4b25      	ldr	r3, [pc, #148]	; (80033dc <LoRaWAN_Init+0x24c>)
 8003346:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	4b26      	ldr	r3, [pc, #152]	; (80033e8 <LoRaWAN_Init+0x258>)
 800334e:	2200      	movs	r2, #0
 8003350:	4611      	mov	r1, r2
 8003352:	2002      	movs	r0, #2
 8003354:	f012 f954 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8003358:	e7e3      	b.n	8003322 <LoRaWAN_Init+0x192>
 800335a:	bf00      	nop
 800335c:	0801664c 	.word	0x0801664c
 8003360:	08016670 	.word	0x08016670
 8003364:	08016694 	.word	0x08016694
 8003368:	080166b8 	.word	0x080166b8
 800336c:	080166dc 	.word	0x080166dc
 8003370:	08002c25 	.word	0x08002c25
 8003374:	200004a8 	.word	0x200004a8
 8003378:	08002c11 	.word	0x08002c11
 800337c:	20000468 	.word	0x20000468
 8003380:	0800317d 	.word	0x0800317d
 8003384:	20000450 	.word	0x20000450
 8003388:	08002bc5 	.word	0x08002bc5
 800338c:	20000480 	.word	0x20000480
 8003390:	080167a8 	.word	0x080167a8
 8003394:	08003169 	.word	0x08003169
 8003398:	20000498 	.word	0x20000498
 800339c:	080167cc 	.word	0x080167cc
 80033a0:	08002ffd 	.word	0x08002ffd
 80033a4:	2000049c 	.word	0x2000049c
 80033a8:	08016814 	.word	0x08016814
 80033ac:	08002e55 	.word	0x08002e55
 80033b0:	200004a4 	.word	0x200004a4
 80033b4:	080167f0 	.word	0x080167f0
 80033b8:	08002e09 	.word	0x08002e09
 80033bc:	200004a0 	.word	0x200004a0
 80033c0:	01030000 	.word	0x01030000
 80033c4:	2000000c 	.word	0x2000000c
 80033c8:	20000058 	.word	0x20000058
 80033cc:	20000000 	.word	0x20000000
 80033d0:	200004c0 	.word	0x200004c0
 80033d4:	080029e9 	.word	0x080029e9
 80033d8:	20000070 	.word	0x20000070
 80033dc:	200004d8 	.word	0x200004d8
 80033e0:	200001bc 	.word	0x200001bc
 80033e4:	08016700 	.word	0x08016700
 80033e8:	08016720 	.word	0x08016720

080033ec <HAL_GPIO_EXTI_Callback>:
{
 80033ec:	b508      	push	{r3, lr}
  switch (GPIO_Pin)
 80033ee:	2802      	cmp	r0, #2
 80033f0:	d002      	beq.n	80033f8 <HAL_GPIO_EXTI_Callback+0xc>
 80033f2:	2840      	cmp	r0, #64	; 0x40
 80033f4:	d006      	beq.n	8003404 <HAL_GPIO_EXTI_Callback+0x18>
}
 80033f6:	bd08      	pop	{r3, pc}
      osThreadFlagsSet(Thd_LoraStopJoinId, 1);
 80033f8:	2101      	movs	r1, #1
 80033fa:	4b05      	ldr	r3, [pc, #20]	; (8003410 <HAL_GPIO_EXTI_Callback+0x24>)
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	f005 fe01 	bl	8009004 <osThreadFlagsSet>
      break;
 8003402:	e7f8      	b.n	80033f6 <HAL_GPIO_EXTI_Callback+0xa>
      osThreadFlagsSet(Thd_LoraStoreContextId, 1);
 8003404:	2101      	movs	r1, #1
 8003406:	4b03      	ldr	r3, [pc, #12]	; (8003414 <HAL_GPIO_EXTI_Callback+0x28>)
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	f005 fdfb 	bl	8009004 <osThreadFlagsSet>
}
 800340e:	e7f2      	b.n	80033f6 <HAL_GPIO_EXTI_Callback+0xa>
 8003410:	200004a0 	.word	0x200004a0
 8003414:	200004a4 	.word	0x200004a4

08003418 <LoraInfo_Init>:
/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
  loraInfo.ContextManagement = 0;
 8003418:	4b06      	ldr	r3, [pc, #24]	; (8003434 <LoraInfo_Init+0x1c>)
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800341e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8003420:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8003422:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 8003424:	2220      	movs	r2, #32
 8003426:	605a      	str	r2, [r3, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 8003428:	f44f 7290 	mov.w	r2, #288	; 0x120
 800342c:	605a      	str	r2, [r3, #4]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800342e:	2201      	movs	r2, #1
 8003430:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8003432:	4770      	bx	lr
 8003434:	20000538 	.word	0x20000538

08003438 <LoraInfo_GetPtr>:
{
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
}
 8003438:	4800      	ldr	r0, [pc, #0]	; (800343c <LoraInfo_GetPtr+0x4>)
 800343a:	4770      	bx	lr
 800343c:	20000538 	.word	0x20000538

08003440 <sht30_uint8_to_uint16>:
/**
 * Converts two uint8_t vars into one uint16_t var
 */
static uint16_t sht30_uint8_to_uint16(uint8_t msb, uint8_t lsb){
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
}
 8003440:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 8003444:	4770      	bx	lr
	...

08003448 <sht30_calculate_crc>:
sensor_status_t sht30_calculate_crc(const uint8_t *data, size_t length){
 8003448:	b508      	push	{r3, lr}
	for (size_t i = 0; i < length; i++) {
 800344a:	f04f 0c00 	mov.w	ip, #0
	uint8_t crc = 0xff;
 800344e:	23ff      	movs	r3, #255	; 0xff
	for (size_t i = 0; i < length; i++) {
 8003450:	e00e      	b.n	8003470 <sht30_calculate_crc+0x28>
				crc <<= 1u;
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	b2db      	uxtb	r3, r3
		for (size_t j = 0; j < 8; j++) {
 8003456:	3201      	adds	r2, #1
 8003458:	2a07      	cmp	r2, #7
 800345a:	d807      	bhi.n	800346c <sht30_calculate_crc+0x24>
			if ((crc & 0x80u) != 0) {
 800345c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003460:	d0f7      	beq.n	8003452 <sht30_calculate_crc+0xa>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	b2db      	uxtb	r3, r3
 8003466:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800346a:	e7f4      	b.n	8003456 <sht30_calculate_crc+0xe>
	for (size_t i = 0; i < length; i++) {
 800346c:	f10c 0c01 	add.w	ip, ip, #1
 8003470:	458c      	cmp	ip, r1
 8003472:	d204      	bcs.n	800347e <sht30_calculate_crc+0x36>
		crc ^= data[i];
 8003474:	f810 200c 	ldrb.w	r2, [r0, ip]
 8003478:	4053      	eors	r3, r2
		for (size_t j = 0; j < 8; j++) {
 800347a:	2200      	movs	r2, #0
 800347c:	e7ec      	b.n	8003458 <sht30_calculate_crc+0x10>
	if (crc != data[length]) {
 800347e:	5c42      	ldrb	r2, [r0, r1]
 8003480:	429a      	cmp	r2, r3
 8003482:	d101      	bne.n	8003488 <sht30_calculate_crc+0x40>
		return SENSOR_STATUS_OK;
 8003484:	2001      	movs	r0, #1
}
 8003486:	bd08      	pop	{r3, pc}
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 CRC Check ERROR\r\n");
 8003488:	4b03      	ldr	r3, [pc, #12]	; (8003498 <sht30_calculate_crc+0x50>)
 800348a:	2200      	movs	r2, #0
 800348c:	4611      	mov	r1, r2
 800348e:	2002      	movs	r0, #2
 8003490:	f012 f8b6 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		return SENSOR_STATUS_ERROR;
 8003494:	2002      	movs	r0, #2
 8003496:	e7f6      	b.n	8003486 <sht30_calculate_crc+0x3e>
 8003498:	08016850 	.word	0x08016850

0800349c <sht30_check_status_register>:
sensor_status_t sht30_check_status_register(struct sensor_data_t* data_buff){
 800349c:	b530      	push	{r4, r5, lr}
 800349e:	b087      	sub	sp, #28
 80034a0:	4605      	mov	r5, r0
	if (HAL_I2C_Mem_Read(&hi2c1, SHT30_I2C_ADDR << 1u, SHT30_COMMAND_READ_STATUS, 2, (uint8_t*)&buff,
 80034a2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80034a6:	9302      	str	r3, [sp, #8]
 80034a8:	2303      	movs	r3, #3
 80034aa:	9301      	str	r3, [sp, #4]
 80034ac:	ab05      	add	r3, sp, #20
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	2302      	movs	r3, #2
 80034b2:	f24f 322d 	movw	r2, #62253	; 0xf32d
 80034b6:	2188      	movs	r1, #136	; 0x88
 80034b8:	4816      	ldr	r0, [pc, #88]	; (8003514 <sht30_check_status_register+0x78>)
 80034ba:	f002 f99f 	bl	80057fc <HAL_I2C_Mem_Read>
 80034be:	b950      	cbnz	r0, 80034d6 <sht30_check_status_register+0x3a>
	if(sht30_calculate_crc(buff, 2) == SENSOR_STATUS_OK){
 80034c0:	2102      	movs	r1, #2
 80034c2:	a805      	add	r0, sp, #20
 80034c4:	f7ff ffc0 	bl	8003448 <sht30_calculate_crc>
 80034c8:	4604      	mov	r4, r0
 80034ca:	2801      	cmp	r0, #1
 80034cc:	d00b      	beq.n	80034e6 <sht30_check_status_register+0x4a>
		return SENSOR_STATUS_ERROR;
 80034ce:	2402      	movs	r4, #2
}
 80034d0:	4620      	mov	r0, r4
 80034d2:	b007      	add	sp, #28
 80034d4:	bd30      	pop	{r4, r5, pc}
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 HAL_I2C_Mem_Read ERROR\r\n");
 80034d6:	4b10      	ldr	r3, [pc, #64]	; (8003518 <sht30_check_status_register+0x7c>)
 80034d8:	2200      	movs	r2, #0
 80034da:	4611      	mov	r1, r2
 80034dc:	2002      	movs	r0, #2
 80034de:	f012 f88f 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		return SENSOR_STATUS_ERROR;
 80034e2:	2402      	movs	r4, #2
 80034e4:	e7f4      	b.n	80034d0 <sht30_check_status_register+0x34>
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 Status register and CRC: %02X %02X %02X\r\n", buff[0], buff[1], buff[2]);
 80034e6:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80034ea:	f89d 2015 	ldrb.w	r2, [sp, #21]
 80034ee:	f89d 1016 	ldrb.w	r1, [sp, #22]
 80034f2:	9102      	str	r1, [sp, #8]
 80034f4:	9201      	str	r2, [sp, #4]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	4b08      	ldr	r3, [pc, #32]	; (800351c <sht30_check_status_register+0x80>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	4611      	mov	r1, r2
 80034fe:	2002      	movs	r0, #2
 8003500:	f012 f87e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		data_buff->status_reg = sht30_uint8_to_uint16(buff[0], buff[1]);
 8003504:	f89d 1015 	ldrb.w	r1, [sp, #21]
 8003508:	f89d 0014 	ldrb.w	r0, [sp, #20]
 800350c:	f7ff ff98 	bl	8003440 <sht30_uint8_to_uint16>
 8003510:	8128      	strh	r0, [r5, #8]
		return SENSOR_STATUS_OK;
 8003512:	e7dd      	b.n	80034d0 <sht30_check_status_register+0x34>
 8003514:	200001bc 	.word	0x200001bc
 8003518:	08016868 	.word	0x08016868
 800351c:	08016888 	.word	0x08016888

08003520 <sht30_send_command>:
sensor_status_t sht30_send_command(sht30_command_t command){
 8003520:	b500      	push	{lr}
 8003522:	b085      	sub	sp, #20
	uint8_t command_buff[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8003524:	0a03      	lsrs	r3, r0, #8
 8003526:	f88d 300c 	strb.w	r3, [sp, #12]
 800352a:	f88d 000d 	strb.w	r0, [sp, #13]
	if (HAL_I2C_Master_Transmit(&hi2c1, SHT30_I2C_ADDR << 1u, command_buff, sizeof(command_buff),
 800352e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	2302      	movs	r3, #2
 8003536:	aa03      	add	r2, sp, #12
 8003538:	2188      	movs	r1, #136	; 0x88
 800353a:	4808      	ldr	r0, [pc, #32]	; (800355c <sht30_send_command+0x3c>)
 800353c:	f001 ff0e 	bl	800535c <HAL_I2C_Master_Transmit>
 8003540:	b918      	cbnz	r0, 800354a <sht30_send_command+0x2a>
		return SENSOR_STATUS_OK;
 8003542:	2001      	movs	r0, #1
}
 8003544:	b005      	add	sp, #20
 8003546:	f85d fb04 	ldr.w	pc, [sp], #4
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 HAL_I2C_Master_Transmit ERROR\r\n");
 800354a:	4b05      	ldr	r3, [pc, #20]	; (8003560 <sht30_send_command+0x40>)
 800354c:	2200      	movs	r2, #0
 800354e:	4611      	mov	r1, r2
 8003550:	2002      	movs	r0, #2
 8003552:	f012 f855 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		return SENSOR_STATUS_ERROR;
 8003556:	2002      	movs	r0, #2
 8003558:	e7f4      	b.n	8003544 <sht30_send_command+0x24>
 800355a:	bf00      	nop
 800355c:	200001bc 	.word	0x200001bc
 8003560:	080168b8 	.word	0x080168b8

08003564 <sht30_read_temperature_and_humidity>:
sensor_status_t sht30_read_temperature_and_humidity(struct sensor_data_t* data_buff){
 8003564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003566:	b087      	sub	sp, #28
 8003568:	4604      	mov	r4, r0
	sht30_send_command(SHT30_COMMAND_MEASURE_SINGLE);
 800356a:	f642 4006 	movw	r0, #11270	; 0x2c06
 800356e:	f7ff ffd7 	bl	8003520 <sht30_send_command>
	HAL_Delay(1);
 8003572:	2001      	movs	r0, #1
 8003574:	f7fe fb70 	bl	8001c58 <HAL_Delay>
	if (HAL_I2C_Master_Receive(&hi2c1, SHT30_I2C_ADDR << 1u, buff, sizeof(buff), SHT30_I2C_TIMEOUT) != HAL_OK) {
 8003578:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	2306      	movs	r3, #6
 8003580:	aa04      	add	r2, sp, #16
 8003582:	2188      	movs	r1, #136	; 0x88
 8003584:	4831      	ldr	r0, [pc, #196]	; (800364c <sht30_read_temperature_and_humidity+0xe8>)
 8003586:	f001 ffa7 	bl	80054d8 <HAL_I2C_Master_Receive>
 800358a:	b908      	cbnz	r0, 8003590 <sht30_read_temperature_and_humidity+0x2c>
	for(int i=0; i<3; i++){
 800358c:	2300      	movs	r3, #0
 800358e:	e016      	b.n	80035be <sht30_read_temperature_and_humidity+0x5a>
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 HAL_I2C_Master_Receive ERROR\r\n");
 8003590:	4b2f      	ldr	r3, [pc, #188]	; (8003650 <sht30_read_temperature_and_humidity+0xec>)
 8003592:	2200      	movs	r2, #0
 8003594:	4611      	mov	r1, r2
 8003596:	2002      	movs	r0, #2
 8003598:	f012 f832 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		return SENSOR_STATUS_ERROR;
 800359c:	2502      	movs	r5, #2
 800359e:	e042      	b.n	8003626 <sht30_read_temperature_and_humidity+0xc2>
		temp_buff[i] = buff[i];
 80035a0:	f103 0218 	add.w	r2, r3, #24
 80035a4:	446a      	add	r2, sp
 80035a6:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 80035aa:	f802 1c0c 	strb.w	r1, [r2, #-12]
		r_hum_buff[i] = buff[i+3];
 80035ae:	f103 011b 	add.w	r1, r3, #27
 80035b2:	4469      	add	r1, sp
 80035b4:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 80035b8:	f802 1c10 	strb.w	r1, [r2, #-16]
	for(int i=0; i<3; i++){
 80035bc:	3301      	adds	r3, #1
 80035be:	2b02      	cmp	r3, #2
 80035c0:	ddee      	ble.n	80035a0 <sht30_read_temperature_and_humidity+0x3c>
	if (sht30_calculate_crc(temp_buff, 2) != SENSOR_STATUS_OK){
 80035c2:	2102      	movs	r1, #2
 80035c4:	a803      	add	r0, sp, #12
 80035c6:	f7ff ff3f 	bl	8003448 <sht30_calculate_crc>
 80035ca:	2801      	cmp	r0, #1
 80035cc:	d12e      	bne.n	800362c <sht30_read_temperature_and_humidity+0xc8>
		if (sht30_calculate_crc(r_hum_buff, 2) != SENSOR_STATUS_OK){
 80035ce:	2102      	movs	r1, #2
 80035d0:	a802      	add	r0, sp, #8
 80035d2:	f7ff ff39 	bl	8003448 <sht30_calculate_crc>
 80035d6:	4605      	mov	r5, r0
 80035d8:	2801      	cmp	r0, #1
 80035da:	d12f      	bne.n	800363c <sht30_read_temperature_and_humidity+0xd8>
			temperature_raw = sht30_uint8_to_uint16(buff[0], buff[1]);
 80035dc:	f89d 1011 	ldrb.w	r1, [sp, #17]
 80035e0:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80035e4:	f7ff ff2c 	bl	8003440 <sht30_uint8_to_uint16>
 80035e8:	4607      	mov	r7, r0
			humidity_raw = sht30_uint8_to_uint16(buff[3], buff[4]);
 80035ea:	f89d 1014 	ldrb.w	r1, [sp, #20]
 80035ee:	f89d 0013 	ldrb.w	r0, [sp, #19]
 80035f2:	f7ff ff25 	bl	8003440 <sht30_uint8_to_uint16>
 80035f6:	4606      	mov	r6, r0
			data_buff->temp = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 80035f8:	4638      	mov	r0, r7
 80035fa:	f7fd f8eb 	bl	80007d4 <__aeabi_ui2f>
 80035fe:	4915      	ldr	r1, [pc, #84]	; (8003654 <sht30_read_temperature_and_humidity+0xf0>)
 8003600:	f7fd f940 	bl	8000884 <__aeabi_fmul>
 8003604:	4914      	ldr	r1, [pc, #80]	; (8003658 <sht30_read_temperature_and_humidity+0xf4>)
 8003606:	f7fd f9f1 	bl	80009ec <__aeabi_fdiv>
 800360a:	4914      	ldr	r1, [pc, #80]	; (800365c <sht30_read_temperature_and_humidity+0xf8>)
 800360c:	f7fd f830 	bl	8000670 <__aeabi_fsub>
 8003610:	6020      	str	r0, [r4, #0]
			data_buff->r_hum = 100.0f * (float)humidity_raw / 65535.0f;
 8003612:	4630      	mov	r0, r6
 8003614:	f7fd f8de 	bl	80007d4 <__aeabi_ui2f>
 8003618:	4911      	ldr	r1, [pc, #68]	; (8003660 <sht30_read_temperature_and_humidity+0xfc>)
 800361a:	f7fd f933 	bl	8000884 <__aeabi_fmul>
 800361e:	490e      	ldr	r1, [pc, #56]	; (8003658 <sht30_read_temperature_and_humidity+0xf4>)
 8003620:	f7fd f9e4 	bl	80009ec <__aeabi_fdiv>
 8003624:	6060      	str	r0, [r4, #4]
}
 8003626:	4628      	mov	r0, r5
 8003628:	b007      	add	sp, #28
 800362a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		APP_LOG(TS_OFF, VLEVEL_M, "SHT30 Temperature data CRC ERROR\r\n");
 800362c:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <sht30_read_temperature_and_humidity+0x100>)
 800362e:	2200      	movs	r2, #0
 8003630:	4611      	mov	r1, r2
 8003632:	2002      	movs	r0, #2
 8003634:	f011 ffe4 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
		return SENSOR_STATUS_ERROR;
 8003638:	2502      	movs	r5, #2
 800363a:	e7f4      	b.n	8003626 <sht30_read_temperature_and_humidity+0xc2>
			APP_LOG(TS_OFF, VLEVEL_M, "SHT30 Humidity data CRC ERROR\r\n");
 800363c:	4b0a      	ldr	r3, [pc, #40]	; (8003668 <sht30_read_temperature_and_humidity+0x104>)
 800363e:	2200      	movs	r2, #0
 8003640:	4611      	mov	r1, r2
 8003642:	2002      	movs	r0, #2
 8003644:	f011 ffdc 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
			return SENSOR_STATUS_ERROR;
 8003648:	2502      	movs	r5, #2
 800364a:	e7ec      	b.n	8003626 <sht30_read_temperature_and_humidity+0xc2>
 800364c:	200001bc 	.word	0x200001bc
 8003650:	080168e0 	.word	0x080168e0
 8003654:	432f0000 	.word	0x432f0000
 8003658:	477fff00 	.word	0x477fff00
 800365c:	42340000 	.word	0x42340000
 8003660:	42c80000 	.word	0x42c80000
 8003664:	08016908 	.word	0x08016908
 8003668:	0801692c 	.word	0x0801692c

0800366c <app_read_sensor_data>:
sensor_status_t app_read_sensor_data(struct sensor_data_t* data_buff){
 800366c:	b510      	push	{r4, lr}
 800366e:	b082      	sub	sp, #8
	if (data_buff != NULL){
 8003670:	b1f8      	cbz	r0, 80036b2 <app_read_sensor_data+0x46>
 8003672:	4604      	mov	r4, r0
		if (sht30_status == SENSOR_STATUS_UNINITIALIZED){
 8003674:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <app_read_sensor_data+0x4c>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	b13b      	cbz	r3, 800368a <app_read_sensor_data+0x1e>
		if (sht30_status == SENSOR_STATUS_OK){
 800367a:	4b0f      	ldr	r3, [pc, #60]	; (80036b8 <app_read_sensor_data+0x4c>)
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d011      	beq.n	80036a6 <app_read_sensor_data+0x3a>
}
 8003682:	4b0d      	ldr	r3, [pc, #52]	; (80036b8 <app_read_sensor_data+0x4c>)
 8003684:	7818      	ldrb	r0, [r3, #0]
 8003686:	b002      	add	sp, #8
 8003688:	bd10      	pop	{r4, pc}
			APP_LOG(TS_OFF, VLEVEL_M, "INIT SHT30 At Addr: 0x%02X\r\n", SHT30_I2C_ADDR);
 800368a:	2344      	movs	r3, #68	; 0x44
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	4b0b      	ldr	r3, [pc, #44]	; (80036bc <app_read_sensor_data+0x50>)
 8003690:	2200      	movs	r2, #0
 8003692:	4611      	mov	r1, r2
 8003694:	2002      	movs	r0, #2
 8003696:	f011 ffb3 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
			sht30_status = sht30_check_status_register(data_buff);
 800369a:	4620      	mov	r0, r4
 800369c:	f7ff fefe 	bl	800349c <sht30_check_status_register>
 80036a0:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <app_read_sensor_data+0x4c>)
 80036a2:	7018      	strb	r0, [r3, #0]
 80036a4:	e7e9      	b.n	800367a <app_read_sensor_data+0xe>
			sht30_status = sht30_read_temperature_and_humidity(data_buff);
 80036a6:	4620      	mov	r0, r4
 80036a8:	f7ff ff5c 	bl	8003564 <sht30_read_temperature_and_humidity>
 80036ac:	4b02      	ldr	r3, [pc, #8]	; (80036b8 <app_read_sensor_data+0x4c>)
 80036ae:	7018      	strb	r0, [r3, #0]
 80036b0:	e7e7      	b.n	8003682 <app_read_sensor_data+0x16>
		Error_Handler();
 80036b2:	f7fe f87b 	bl	80017ac <Error_Handler>
 80036b6:	e7e4      	b.n	8003682 <app_read_sensor_data+0x16>
 80036b8:	20000548 	.word	0x20000548
 80036bc:	0801694c 	.word	0x0801694c

080036c0 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80036c0:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 80036c2:	f000 f83f 	bl	8003744 <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80036c6:	bd08      	pop	{r3, pc}

080036c8 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 80036c8:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 80036ca:	f000 f87d 	bl	80037c8 <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80036ce:	bd08      	pop	{r3, pc}

080036d0 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80036d0:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 80036d2:	f000 f8c7 	bl	8003864 <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80036d6:	bd08      	pop	{r3, pc}

080036d8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80036d8:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 80036da:	f000 f8c5 	bl	8003868 <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80036de:	bd08      	pop	{r3, pc}

080036e0 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80036e0:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 80036e2:	f000 f8c3 	bl	800386c <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80036e6:	bd08      	pop	{r3, pc}

080036e8 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 80036e8:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 80036ea:	f000 f8c1 	bl	8003870 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 80036ee:	bd08      	pop	{r3, pc}

080036f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80036f0:	480d      	ldr	r0, [pc, #52]	; (8003728 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80036f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80036f4:	f000 f8c1 	bl	800387a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036f8:	480c      	ldr	r0, [pc, #48]	; (800372c <LoopForever+0x6>)
  ldr r1, =_edata
 80036fa:	490d      	ldr	r1, [pc, #52]	; (8003730 <LoopForever+0xa>)
  ldr r2, =_sidata
 80036fc:	4a0d      	ldr	r2, [pc, #52]	; (8003734 <LoopForever+0xe>)
  movs r3, #0
 80036fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003700:	e002      	b.n	8003708 <LoopCopyDataInit>

08003702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003706:	3304      	adds	r3, #4

08003708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800370a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800370c:	d3f9      	bcc.n	8003702 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003710:	4c0a      	ldr	r4, [pc, #40]	; (800373c <LoopForever+0x16>)
  movs r3, #0
 8003712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003714:	e001      	b.n	800371a <LoopFillZerobss>

08003716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003718:	3204      	adds	r2, #4

0800371a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800371a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800371c:	d3fb      	bcc.n	8003716 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800371e:	f012 fc51 	bl	8015fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003722:	f7fe f88c 	bl	800183e <main>

08003726 <LoopForever>:

LoopForever:
    b LoopForever
 8003726:	e7fe      	b.n	8003726 <LoopForever>
  ldr   r0, =_estack
 8003728:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800372c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003730:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8003734:	08017360 	.word	0x08017360
  ldr r2, =_sbss
 8003738:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 800373c:	20004270 	.word	0x20004270

08003740 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003740:	e7fe      	b.n	8003740 <ADC_IRQHandler>
	...

08003744 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8003744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003748:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800374a:	2400      	movs	r4, #0
 800374c:	9401      	str	r4, [sp, #4]
 800374e:	9402      	str	r4, [sp, #8]
 8003750:	9403      	str	r4, [sp, #12]
 8003752:	9404      	str	r4, [sp, #16]
 8003754:	9405      	str	r4, [sp, #20]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003756:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800375a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800375c:	f042 0204 	orr.w	r2, r2, #4
 8003760:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800376a:	9b00      	ldr	r3, [sp, #0]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800376c:	2710      	movs	r7, #16
 800376e:	9701      	str	r7, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003770:	2301      	movs	r3, #1
 8003772:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003774:	2303      	movs	r3, #3
 8003776:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003778:	4d12      	ldr	r5, [pc, #72]	; (80037c4 <BSP_RADIO_Init+0x80>)
 800377a:	a901      	add	r1, sp, #4
 800377c:	4628      	mov	r0, r5
 800377e:	f001 f9e3 	bl	8004b48 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8003782:	f04f 0820 	mov.w	r8, #32
 8003786:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800378a:	a901      	add	r1, sp, #4
 800378c:	4628      	mov	r0, r5
 800378e:	f001 f9db 	bl	8004b48 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8003792:	2608      	movs	r6, #8
 8003794:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8003796:	a901      	add	r1, sp, #4
 8003798:	4628      	mov	r0, r5
 800379a:	f001 f9d5 	bl	8004b48 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800379e:	4622      	mov	r2, r4
 80037a0:	4641      	mov	r1, r8
 80037a2:	4628      	mov	r0, r5
 80037a4:	f001 fb20 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80037a8:	4622      	mov	r2, r4
 80037aa:	4639      	mov	r1, r7
 80037ac:	4628      	mov	r0, r5
 80037ae:	f001 fb1b 	bl	8004de8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 80037b2:	4622      	mov	r2, r4
 80037b4:	4631      	mov	r1, r6
 80037b6:	4628      	mov	r0, r5
 80037b8:	f001 fb16 	bl	8004de8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 80037bc:	4620      	mov	r0, r4
 80037be:	b006      	add	sp, #24
 80037c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037c4:	48000800 	.word	0x48000800

080037c8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80037c8:	b510      	push	{r4, lr}
  switch (Config)
 80037ca:	2803      	cmp	r0, #3
 80037cc:	d813      	bhi.n	80037f6 <BSP_RADIO_ConfigRFSwitch+0x2e>
 80037ce:	e8df f000 	tbb	[pc, r0]
 80037d2:	1402      	.short	0x1402
 80037d4:	3625      	.short	0x3625
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80037d6:	4c22      	ldr	r4, [pc, #136]	; (8003860 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80037d8:	2200      	movs	r2, #0
 80037da:	2108      	movs	r1, #8
 80037dc:	4620      	mov	r0, r4
 80037de:	f001 fb03 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80037e2:	2200      	movs	r2, #0
 80037e4:	2110      	movs	r1, #16
 80037e6:	4620      	mov	r0, r4
 80037e8:	f001 fafe 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2120      	movs	r1, #32
 80037f0:	4620      	mov	r0, r4
 80037f2:	f001 faf9 	bl	8004de8 <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 80037f6:	2000      	movs	r0, #0
 80037f8:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80037fa:	4c19      	ldr	r4, [pc, #100]	; (8003860 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	2108      	movs	r1, #8
 8003800:	4620      	mov	r0, r4
 8003802:	f001 faf1 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003806:	2201      	movs	r2, #1
 8003808:	2110      	movs	r1, #16
 800380a:	4620      	mov	r0, r4
 800380c:	f001 faec 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003810:	2200      	movs	r2, #0
 8003812:	2120      	movs	r1, #32
 8003814:	4620      	mov	r0, r4
 8003816:	f001 fae7 	bl	8004de8 <HAL_GPIO_WritePin>
      break;
 800381a:	e7ec      	b.n	80037f6 <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800381c:	4c10      	ldr	r4, [pc, #64]	; (8003860 <BSP_RADIO_ConfigRFSwitch+0x98>)
 800381e:	2201      	movs	r2, #1
 8003820:	2108      	movs	r1, #8
 8003822:	4620      	mov	r0, r4
 8003824:	f001 fae0 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003828:	2201      	movs	r2, #1
 800382a:	2110      	movs	r1, #16
 800382c:	4620      	mov	r0, r4
 800382e:	f001 fadb 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003832:	2201      	movs	r2, #1
 8003834:	2120      	movs	r1, #32
 8003836:	4620      	mov	r0, r4
 8003838:	f001 fad6 	bl	8004de8 <HAL_GPIO_WritePin>
      break;
 800383c:	e7db      	b.n	80037f6 <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800383e:	4c08      	ldr	r4, [pc, #32]	; (8003860 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8003840:	2201      	movs	r2, #1
 8003842:	2108      	movs	r1, #8
 8003844:	4620      	mov	r0, r4
 8003846:	f001 facf 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800384a:	2200      	movs	r2, #0
 800384c:	2110      	movs	r1, #16
 800384e:	4620      	mov	r0, r4
 8003850:	f001 faca 	bl	8004de8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003854:	2201      	movs	r2, #1
 8003856:	2120      	movs	r1, #32
 8003858:	4620      	mov	r0, r4
 800385a:	f001 fac5 	bl	8004de8 <HAL_GPIO_WritePin>
      break;
 800385e:	e7ca      	b.n	80037f6 <BSP_RADIO_ConfigRFSwitch+0x2e>
 8003860:	48000800 	.word	0x48000800

08003864 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 8003864:	2000      	movs	r0, #0
 8003866:	4770      	bx	lr

08003868 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 8003868:	2001      	movs	r0, #1
 800386a:	4770      	bx	lr

0800386c <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 800386c:	2001      	movs	r0, #1
 800386e:	4770      	bx	lr

08003870 <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003870:	b908      	cbnz	r0, 8003876 <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8003872:	200f      	movs	r0, #15
 8003874:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8003876:	2016      	movs	r0, #22
  }

  return ret;
}
 8003878:	4770      	bx	lr

0800387a <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800387a:	4770      	bx	lr

0800387c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800387c:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800387e:	2003      	movs	r0, #3
 8003880:	f000 fd22 	bl	80042c8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003884:	f002 fd84 	bl	8006390 <HAL_RCC_GetHCLKFreq>
 8003888:	4b06      	ldr	r3, [pc, #24]	; (80038a4 <HAL_Init+0x28>)
 800388a:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800388c:	200f      	movs	r0, #15
 800388e:	f7fe f9d5 	bl	8001c3c <HAL_InitTick>
 8003892:	b110      	cbz	r0, 800389a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003894:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8003896:	4620      	mov	r0, r4
 8003898:	bd10      	pop	{r4, pc}
 800389a:	4604      	mov	r4, r0
    HAL_MspInit();
 800389c:	f7fe f87e 	bl	800199c <HAL_MspInit>
 80038a0:	e7f9      	b.n	8003896 <HAL_Init+0x1a>
 80038a2:	bf00      	nop
 80038a4:	20000074 	.word	0x20000074

080038a8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80038a8:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80038ac:	6913      	ldr	r3, [r2, #16]
 80038ae:	f023 0302 	bic.w	r3, r3, #2
 80038b2:	6113      	str	r3, [r2, #16]
}
 80038b4:	4770      	bx	lr

080038b6 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80038b6:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80038ba:	6913      	ldr	r3, [r2, #16]
 80038bc:	f043 0302 	orr.w	r3, r3, #2
 80038c0:	6113      	str	r3, [r2, #16]
}
 80038c2:	4770      	bx	lr

080038c4 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 80038c4:	4b01      	ldr	r3, [pc, #4]	; (80038cc <HAL_GetUIDw0+0x8>)
 80038c6:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
 80038ca:	4770      	bx	lr
 80038cc:	1fff7000 	.word	0x1fff7000

080038d0 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 80038d0:	4b01      	ldr	r3, [pc, #4]	; (80038d8 <HAL_GetUIDw1+0x8>)
 80038d2:	f8d3 0594 	ldr.w	r0, [r3, #1428]	; 0x594
 80038d6:	4770      	bx	lr
 80038d8:	1fff7000 	.word	0x1fff7000

080038dc <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 80038dc:	4b01      	ldr	r3, [pc, #4]	; (80038e4 <HAL_GetUIDw2+0x8>)
 80038de:	f8d3 0598 	ldr.w	r0, [r3, #1432]	; 0x598
 80038e2:	4770      	bx	lr
 80038e4:	1fff7000 	.word	0x1fff7000

080038e8 <HAL_DBGMCU_DisableDBGSleepMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80038e8:	4a02      	ldr	r2, [pc, #8]	; (80038f4 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 80038ea:	6853      	ldr	r3, [r2, #4]
 80038ec:	f023 0301 	bic.w	r3, r3, #1
 80038f0:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  LL_DBGMCU_DisableDBGSleepMode();
}
 80038f2:	4770      	bx	lr
 80038f4:	e0042000 	.word	0xe0042000

080038f8 <HAL_DBGMCU_DisableDBGStopMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80038f8:	4a02      	ldr	r2, [pc, #8]	; (8003904 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 80038fa:	6853      	ldr	r3, [r2, #4]
 80038fc:	f023 0302 	bic.w	r3, r3, #2
 8003900:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  LL_DBGMCU_DisableDBGStopMode();
}
 8003902:	4770      	bx	lr
 8003904:	e0042000 	.word	0xe0042000

08003908 <HAL_DBGMCU_DisableDBGStandbyMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003908:	4a02      	ldr	r2, [pc, #8]	; (8003914 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800390a:	6853      	ldr	r3, [r2, #4]
 800390c:	f023 0304 	bic.w	r3, r3, #4
 8003910:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  LL_DBGMCU_DisableDBGStandbyMode();
}
 8003912:	4770      	bx	lr
 8003914:	e0042000 	.word	0xe0042000

08003918 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003918:	b530      	push	{r4, r5, lr}
 800391a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800391c:	2300      	movs	r3, #0
 800391e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003920:	2800      	cmp	r0, #0
 8003922:	f000 8106 	beq.w	8003b32 <HAL_ADC_Init+0x21a>
 8003926:	4604      	mov	r4, r0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003928:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800392a:	b1bb      	cbz	r3, 800395c <HAL_ADC_Init+0x44>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800392c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800392e:	6893      	ldr	r3, [r2, #8]
 8003930:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003934:	d11f      	bne.n	8003976 <HAL_ADC_Init+0x5e>
  MODIFY_REG(ADCx->CR,
 8003936:	6893      	ldr	r3, [r2, #8]
 8003938:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800393c:	f023 0317 	bic.w	r3, r3, #23
 8003940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003944:	6093      	str	r3, [r2, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003946:	4b7c      	ldr	r3, [pc, #496]	; (8003b38 <HAL_ADC_Init+0x220>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	099b      	lsrs	r3, r3, #6
 800394c:	4a7b      	ldr	r2, [pc, #492]	; (8003b3c <HAL_ADC_Init+0x224>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	099b      	lsrs	r3, r3, #6
 8003954:	3301      	adds	r3, #1
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800395a:	e009      	b.n	8003970 <HAL_ADC_Init+0x58>
    HAL_ADC_MspInit(hadc);
 800395c:	f7fd fb02 	bl	8000f64 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003960:	2300      	movs	r3, #0
 8003962:	65e3      	str	r3, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8003964:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8003968:	e7e0      	b.n	800392c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800396a:	9b01      	ldr	r3, [sp, #4]
 800396c:	3b01      	subs	r3, #1
 800396e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003970:	9b01      	ldr	r3, [sp, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f9      	bne.n	800396a <HAL_ADC_Init+0x52>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003976:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003978:	6893      	ldr	r3, [r2, #8]
 800397a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800397e:	f040 809a 	bne.w	8003ab6 <HAL_ADC_Init+0x19e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003982:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003984:	f043 0310 	orr.w	r3, r3, #16
 8003988:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003992:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003994:	6893      	ldr	r3, [r2, #8]
 8003996:	f013 0304 	ands.w	r3, r3, #4
 800399a:	d000      	beq.n	800399e <HAL_ADC_Init+0x86>
 800399c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800399e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80039a0:	f011 0f10 	tst.w	r1, #16
 80039a4:	f040 80be 	bne.w	8003b24 <HAL_ADC_Init+0x20c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f040 80bb 	bne.w	8003b24 <HAL_ADC_Init+0x20c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80039b4:	f043 0302 	orr.w	r3, r3, #2
 80039b8:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039ba:	6893      	ldr	r3, [r2, #8]
 80039bc:	f013 0f01 	tst.w	r3, #1
 80039c0:	d14f      	bne.n	8003a62 <HAL_ADC_Init+0x14a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80039c2:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80039c4:	7e21      	ldrb	r1, [r4, #24]
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80039c6:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80039ca:	7e61      	ldrb	r1, [r4, #25]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80039cc:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80039d0:	7ea5      	ldrb	r5, [r4, #26]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80039d2:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80039d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80039d8:	b109      	cbz	r1, 80039de <HAL_ADC_Init+0xc6>
 80039da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80039de:	430b      	orrs	r3, r1
                   hadc->Init.DataAlign                                           |
 80039e0:	68e1      	ldr	r1, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80039e2:	430b      	orrs	r3, r1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80039e4:	6921      	ldr	r1, [r4, #16]
 80039e6:	2900      	cmp	r1, #0
 80039e8:	db67      	blt.n	8003aba <HAL_ADC_Init+0x1a2>
 80039ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 80039ee:	430b      	orrs	r3, r1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039f0:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80039f4:	ea43 0341 	orr.w	r3, r3, r1, lsl #1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039f8:	f894 1020 	ldrb.w	r1, [r4, #32]
 80039fc:	2901      	cmp	r1, #1
 80039fe:	d05f      	beq.n	8003ac0 <HAL_ADC_Init+0x1a8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a02:	b121      	cbz	r1, 8003a0e <HAL_ADC_Init+0xf6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003a04:	f401 71e0 	and.w	r1, r1, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003a08:	6aa5      	ldr	r5, [r4, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003a0a:	4329      	orrs	r1, r5
 8003a0c:	430b      	orrs	r3, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003a0e:	68d1      	ldr	r1, [r2, #12]
 8003a10:	f421 31fe 	bic.w	r1, r1, #130048	; 0x1fc00
 8003a14:	f421 71ff 	bic.w	r1, r1, #510	; 0x1fe
 8003a18:	4319      	orrs	r1, r3
 8003a1a:	60d1      	str	r1, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003a1c:	6863      	ldr	r3, [r4, #4]
 8003a1e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003a22:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003a24:	431a      	orrs	r2, r3
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a26:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8003a2a:	2901      	cmp	r1, #1
 8003a2c:	d055      	beq.n	8003ada <HAL_ADC_Init+0x1c2>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003a2e:	6821      	ldr	r1, [r4, #0]
 8003a30:	690d      	ldr	r5, [r1, #16]
 8003a32:	4b43      	ldr	r3, [pc, #268]	; (8003b40 <HAL_ADC_Init+0x228>)
 8003a34:	402b      	ands	r3, r5
 8003a36:	4313      	orrs	r3, r2
 8003a38:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003a3a:	6863      	ldr	r3, [r4, #4]
 8003a3c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003a40:	d00f      	beq.n	8003a62 <HAL_ADC_Init+0x14a>
 8003a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a46:	d00c      	beq.n	8003a62 <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003a48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a4c:	d009      	beq.n	8003a62 <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003a4e:	493d      	ldr	r1, [pc, #244]	; (8003b44 <HAL_ADC_Init+0x22c>)
 8003a50:	f8d1 2708 	ldr.w	r2, [r1, #1800]	; 0x708
 8003a54:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
 8003a58:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3708 	str.w	r3, [r1, #1800]	; 0x708
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(ADCx->SMPR,
 8003a66:	694a      	ldr	r2, [r1, #20]
 8003a68:	f022 0207 	bic.w	r2, r2, #7
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003a70:	6822      	ldr	r2, [r4, #0]
 8003a72:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a74:	6953      	ldr	r3, [r2, #20]
 8003a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a7a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003a7e:	6153      	str	r3, [r2, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003a80:	6923      	ldr	r3, [r4, #16]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d133      	bne.n	8003aee <HAL_ADC_Init+0x1d6>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003a86:	6822      	ldr	r2, [r4, #0]
 8003a88:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003a8a:	f063 030f 	orn	r3, r3, #15
 8003a8e:	6293      	str	r3, [r2, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003a90:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f003 0307 	and.w	r3, r3, #7
      == hadc->Init.SamplingTimeCommon1)
 8003a98:	6b62      	ldr	r2, [r4, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d039      	beq.n	8003b12 <HAL_ADC_Init+0x1fa>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003a9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003aa0:	f023 0312 	bic.w	r3, r3, #18
 8003aa4:	f043 0310 	orr.w	r3, r3, #16
 8003aa8:	65a3      	str	r3, [r4, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aaa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	65e3      	str	r3, [r4, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	e03b      	b.n	8003b2e <HAL_ADC_Init+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	e76c      	b.n	8003994 <HAL_ADC_Init+0x7c>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003aba:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003abe:	e796      	b.n	80039ee <HAL_ADC_Init+0xd6>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ac0:	b915      	cbnz	r5, 8003ac8 <HAL_ADC_Init+0x1b0>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac6:	e79b      	b.n	8003a00 <HAL_ADC_Init+0xe8>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ac8:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003aca:	f041 0120 	orr.w	r1, r1, #32
 8003ace:	65a1      	str	r1, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ad0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003ad2:	f041 0101 	orr.w	r1, r1, #1
 8003ad6:	65e1      	str	r1, [r4, #92]	; 0x5c
 8003ad8:	e792      	b.n	8003a00 <HAL_ADC_Init+0xe8>
                     hadc->Init.Oversampling.Ratio         |
 8003ada:	6c21      	ldr	r1, [r4, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003adc:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.RightBitShift |
 8003ade:	6c61      	ldr	r1, [r4, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003ae0:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.TriggeredMode
 8003ae2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003ae4:	430b      	orrs	r3, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	e79f      	b.n	8003a2e <HAL_ADC_Init+0x116>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003aee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003af2:	d1cd      	bne.n	8003a90 <HAL_ADC_Init+0x178>
      MODIFY_REG(hadc->Instance->CHSELR,
 8003af4:	6821      	ldr	r1, [r4, #0]
 8003af6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8003af8:	69e3      	ldr	r3, [r4, #28]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	f003 031c 	and.w	r3, r3, #28
 8003b02:	f06f 020f 	mvn.w	r2, #15
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	628b      	str	r3, [r1, #40]	; 0x28
 8003b10:	e7be      	b.n	8003a90 <HAL_ADC_Init+0x178>
      ADC_CLEAR_ERRORCODE(hadc);
 8003b12:	2300      	movs	r3, #0
 8003b14:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8003b16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b18:	f023 0303 	bic.w	r3, r3, #3
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	65a3      	str	r3, [r4, #88]	; 0x58
 8003b22:	e004      	b.n	8003b2e <HAL_ADC_Init+0x216>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b26:	f043 0310 	orr.w	r3, r3, #16
 8003b2a:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003b2c:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 8003b2e:	b003      	add	sp, #12
 8003b30:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003b32:	2001      	movs	r0, #1
 8003b34:	e7fb      	b.n	8003b2e <HAL_ADC_Init+0x216>
 8003b36:	bf00      	nop
 8003b38:	20000074 	.word	0x20000074
 8003b3c:	053e2d63 	.word	0x053e2d63
 8003b40:	1ffffc02 	.word	0x1ffffc02
 8003b44:	40012000 	.word	0x40012000

08003b48 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003b4e:	6946      	ldr	r6, [r0, #20]
 8003b50:	2e08      	cmp	r6, #8
 8003b52:	d005      	beq.n	8003b60 <HAL_ADC_PollForConversion+0x18>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003b54:	6803      	ldr	r3, [r0, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f013 0f01 	tst.w	r3, #1
 8003b5c:	d11e      	bne.n	8003b9c <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003b5e:	2604      	movs	r6, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003b60:	f7fe f86e 	bl	8001c40 <HAL_GetTick>
 8003b64:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003b66:	6823      	ldr	r3, [r4, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	4232      	tst	r2, r6
 8003b6c:	d11c      	bne.n	8003ba8 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b6e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8003b72:	d0f8      	beq.n	8003b66 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003b74:	f7fe f864 	bl	8001c40 <HAL_GetTick>
 8003b78:	1bc3      	subs	r3, r0, r7
 8003b7a:	42ab      	cmp	r3, r5
 8003b7c:	d801      	bhi.n	8003b82 <HAL_ADC_PollForConversion+0x3a>
 8003b7e:	2d00      	cmp	r5, #0
 8003b80:	d1f1      	bne.n	8003b66 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4233      	tst	r3, r6
 8003b88:	d1ed      	bne.n	8003b66 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b8c:	f043 0304 	orr.w	r3, r3, #4
 8003b90:	65a3      	str	r3, [r4, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003b92:	2300      	movs	r3, #0
 8003b94:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54

          return HAL_TIMEOUT;
 8003b98:	2003      	movs	r0, #3
 8003b9a:	e028      	b.n	8003bee <HAL_ADC_PollForConversion+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b9c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003b9e:	f043 0320 	orr.w	r3, r3, #32
 8003ba2:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8003ba4:	2001      	movs	r0, #1
 8003ba6:	e022      	b.n	8003bee <HAL_ADC_PollForConversion+0xa6>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ba8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bae:	65a2      	str	r2, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003bb6:	d115      	bne.n	8003be4 <HAL_ADC_PollForConversion+0x9c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003bb8:	7ea2      	ldrb	r2, [r4, #26]
 8003bba:	b99a      	cbnz	r2, 8003be4 <HAL_ADC_PollForConversion+0x9c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	f012 0f08 	tst.w	r2, #8
 8003bc2:	d00f      	beq.n	8003be4 <HAL_ADC_PollForConversion+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	f012 0f04 	tst.w	r2, #4
 8003bca:	d111      	bne.n	8003bf0 <HAL_ADC_PollForConversion+0xa8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	f022 020c 	bic.w	r2, r2, #12
 8003bd2:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003bd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bda:	f023 0301 	bic.w	r3, r3, #1
 8003bde:	f043 0301 	orr.w	r3, r3, #1
 8003be2:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003be4:	7e20      	ldrb	r0, [r4, #24]
 8003be6:	b960      	cbnz	r0, 8003c02 <HAL_ADC_PollForConversion+0xba>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003be8:	6823      	ldr	r3, [r4, #0]
 8003bea:	220c      	movs	r2, #12
 8003bec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8003bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bf2:	f043 0320 	orr.w	r3, r3, #32
 8003bf6:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bf8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003c00:	e7f0      	b.n	8003be4 <HAL_ADC_PollForConversion+0x9c>
  return HAL_OK;
 8003c02:	2000      	movs	r0, #0
 8003c04:	e7f3      	b.n	8003bee <HAL_ADC_PollForConversion+0xa6>

08003c06 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c06:	6803      	ldr	r3, [r0, #0]
 8003c08:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8003c0a:	4770      	bx	lr

08003c0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003c0c:	b470      	push	{r4, r5, r6}
 8003c0e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003c10:	2200      	movs	r2, #0
 8003c12:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c14:	6904      	ldr	r4, [r0, #16]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003c16:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8003c1a:	2a01      	cmp	r2, #1
 8003c1c:	f000 8103 	beq.w	8003e26 <HAL_ADC_ConfigChannel+0x21a>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2201      	movs	r2, #1
 8003c24:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c28:	6802      	ldr	r2, [r0, #0]
 8003c2a:	6890      	ldr	r0, [r2, #8]
 8003c2c:	f010 0f04 	tst.w	r0, #4
 8003c30:	d00a      	beq.n	8003c48 <HAL_ADC_ConfigChannel+0x3c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c32:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c34:	f042 0220 	orr.w	r2, r2, #32
 8003c38:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003c3a:	2001      	movs	r0, #1
  }

  __HAL_UNLOCK(hadc);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
}
 8003c42:	b003      	add	sp, #12
 8003c44:	bc70      	pop	{r4, r5, r6}
 8003c46:	4770      	bx	lr
    if (pConfig->Rank != ADC_RANK_NONE)
 8003c48:	6848      	ldr	r0, [r1, #4]
 8003c4a:	2802      	cmp	r0, #2
 8003c4c:	f000 809c 	beq.w	8003d88 <HAL_ADC_ConfigChannel+0x17c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c50:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 8003c54:	d027      	beq.n	8003ca6 <HAL_ADC_ConfigChannel+0x9a>
 8003c56:	4d75      	ldr	r5, [pc, #468]	; (8003e2c <HAL_ADC_ConfigChannel+0x220>)
 8003c58:	42ac      	cmp	r4, r5
 8003c5a:	d024      	beq.n	8003ca6 <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003c5c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8003c5e:	f000 001f 	and.w	r0, r0, #31
 8003c62:	250f      	movs	r5, #15
 8003c64:	4085      	lsls	r5, r0
 8003c66:	ea24 0505 	bic.w	r5, r4, r5
 8003c6a:	680c      	ldr	r4, [r1, #0]
 8003c6c:	f3c4 0611 	ubfx	r6, r4, #0, #18
 8003c70:	2e00      	cmp	r6, #0
 8003c72:	d131      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0xcc>
 8003c74:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003c78:	4084      	lsls	r4, r0
 8003c7a:	432c      	orrs	r4, r5
 8003c7c:	661c      	str	r4, [r3, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003c7e:	684c      	ldr	r4, [r1, #4]
 8003c80:	08a0      	lsrs	r0, r4, #2
 8003c82:	3001      	adds	r0, #1
 8003c84:	69dd      	ldr	r5, [r3, #28]
 8003c86:	42a8      	cmp	r0, r5
 8003c88:	d813      	bhi.n	8003cb2 <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003c8a:	680d      	ldr	r5, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 8003c8c:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003c8e:	f004 041f 	and.w	r4, r4, #31
 8003c92:	260f      	movs	r6, #15
 8003c94:	40a6      	lsls	r6, r4
 8003c96:	ea20 0006 	bic.w	r0, r0, r6
 8003c9a:	f3c5 6583 	ubfx	r5, r5, #26, #4
 8003c9e:	40a5      	lsls	r5, r4
 8003ca0:	4328      	orrs	r0, r5
 8003ca2:	6290      	str	r0, [r2, #40]	; 0x28
}
 8003ca4:	e005      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003ca6:	680c      	ldr	r4, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003ca8:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003caa:	f3c4 0411 	ubfx	r4, r4, #0, #18
 8003cae:	4320      	orrs	r0, r4
 8003cb0:	6290      	str	r0, [r2, #40]	; 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003cb2:	681c      	ldr	r4, [r3, #0]
 8003cb4:	680d      	ldr	r5, [r1, #0]
 8003cb6:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 8003cb8:	6960      	ldr	r0, [r4, #20]
 8003cba:	ea20 2005 	bic.w	r0, r0, r5, lsl #8
 8003cbe:	ea02 2205 	and.w	r2, r2, r5, lsl #8
 8003cc2:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8003cc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cca:	4302      	orrs	r2, r0
 8003ccc:	6162      	str	r2, [r4, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cce:	680a      	ldr	r2, [r1, #0]
 8003cd0:	2a00      	cmp	r2, #0
 8003cd2:	db09      	blt.n	8003ce8 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	e7b1      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd8:	fa94 f4a4 	rbit	r4, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003cdc:	b114      	cbz	r4, 8003ce4 <HAL_ADC_ConfigChannel+0xd8>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003cde:	fab4 f484 	clz	r4, r4
 8003ce2:	e7c9      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x6c>
    return 32U;
 8003ce4:	2420      	movs	r4, #32
 8003ce6:	e7c7      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003ce8:	4951      	ldr	r1, [pc, #324]	; (8003e30 <HAL_ADC_ConfigChannel+0x224>)
 8003cea:	f8d1 0708 	ldr.w	r0, [r1, #1800]	; 0x708
 8003cee:	f000 71e0 	and.w	r1, r0, #29360128	; 0x1c00000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003cf2:	4c50      	ldr	r4, [pc, #320]	; (8003e34 <HAL_ADC_ConfigChannel+0x228>)
 8003cf4:	42a2      	cmp	r2, r4
 8003cf6:	d007      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0xfc>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003cf8:	4c4f      	ldr	r4, [pc, #316]	; (8003e38 <HAL_ADC_ConfigChannel+0x22c>)
 8003cfa:	42a2      	cmp	r2, r4
 8003cfc:	d026      	beq.n	8003d4c <HAL_ADC_ConfigChannel+0x140>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003cfe:	4c4f      	ldr	r4, [pc, #316]	; (8003e3c <HAL_ADC_ConfigChannel+0x230>)
 8003d00:	42a2      	cmp	r2, r4
 8003d02:	d032      	beq.n	8003d6a <HAL_ADC_ConfigChannel+0x15e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d04:	2000      	movs	r0, #0
 8003d06:	e799      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d08:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8003d0c:	d1f4      	bne.n	8003cf8 <HAL_ADC_ConfigChannel+0xec>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003d12:	4847      	ldr	r0, [pc, #284]	; (8003e30 <HAL_ADC_ConfigChannel+0x224>)
 8003d14:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 8003d18:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003d1c:	4311      	orrs	r1, r2
 8003d1e:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d22:	4a47      	ldr	r2, [pc, #284]	; (8003e40 <HAL_ADC_ConfigChannel+0x234>)
 8003d24:	6812      	ldr	r2, [r2, #0]
 8003d26:	0992      	lsrs	r2, r2, #6
 8003d28:	4946      	ldr	r1, [pc, #280]	; (8003e44 <HAL_ADC_ConfigChannel+0x238>)
 8003d2a:	fba1 1202 	umull	r1, r2, r1, r2
 8003d2e:	0992      	lsrs	r2, r2, #6
 8003d30:	3201      	adds	r2, #1
 8003d32:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003d36:	0092      	lsls	r2, r2, #2
 8003d38:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003d3a:	e002      	b.n	8003d42 <HAL_ADC_ConfigChannel+0x136>
            wait_loop_index--;
 8003d3c:	9a01      	ldr	r2, [sp, #4]
 8003d3e:	3a01      	subs	r2, #1
 8003d40:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003d42:	9a01      	ldr	r2, [sp, #4]
 8003d44:	2a00      	cmp	r2, #0
 8003d46:	d1f9      	bne.n	8003d3c <HAL_ADC_ConfigChannel+0x130>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d48:	2000      	movs	r0, #0
 8003d4a:	e777      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d4c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003d50:	d1d5      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d52:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003d56:	4836      	ldr	r0, [pc, #216]	; (8003e30 <HAL_ADC_ConfigChannel+0x224>)
 8003d58:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 8003d5c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003d60:	4311      	orrs	r1, r2
 8003d62:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d66:	2000      	movs	r0, #0
}
 8003d68:	e768      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003d6a:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8003d6e:	d158      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x216>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d70:	f441 0280 	orr.w	r2, r1, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003d74:	482e      	ldr	r0, [pc, #184]	; (8003e30 <HAL_ADC_ConfigChannel+0x224>)
 8003d76:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 8003d7a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d84:	2000      	movs	r0, #0
}
 8003d86:	e759      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003d88:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 8003d8c:	d002      	beq.n	8003d94 <HAL_ADC_ConfigChannel+0x188>
 8003d8e:	4827      	ldr	r0, [pc, #156]	; (8003e2c <HAL_ADC_ConfigChannel+0x220>)
 8003d90:	4284      	cmp	r4, r0
 8003d92:	d106      	bne.n	8003da2 <HAL_ADC_ConfigChannel+0x196>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003d94:	680c      	ldr	r4, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003d96:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003d98:	f3c4 0411 	ubfx	r4, r4, #0, #18
 8003d9c:	ea20 0004 	bic.w	r0, r0, r4
 8003da0:	6290      	str	r0, [r2, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003da2:	680a      	ldr	r2, [r1, #0]
 8003da4:	2a00      	cmp	r2, #0
 8003da6:	db01      	blt.n	8003dac <HAL_ADC_ConfigChannel+0x1a0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003da8:	2000      	movs	r0, #0
 8003daa:	e747      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003dac:	4920      	ldr	r1, [pc, #128]	; (8003e30 <HAL_ADC_ConfigChannel+0x224>)
 8003dae:	f8d1 1708 	ldr.w	r1, [r1, #1800]	; 0x708
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003db2:	4820      	ldr	r0, [pc, #128]	; (8003e34 <HAL_ADC_ConfigChannel+0x228>)
 8003db4:	4282      	cmp	r2, r0
 8003db6:	d007      	beq.n	8003dc8 <HAL_ADC_ConfigChannel+0x1bc>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003db8:	481f      	ldr	r0, [pc, #124]	; (8003e38 <HAL_ADC_ConfigChannel+0x22c>)
 8003dba:	4282      	cmp	r2, r0
 8003dbc:	d013      	beq.n	8003de6 <HAL_ADC_ConfigChannel+0x1da>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003dbe:	481f      	ldr	r0, [pc, #124]	; (8003e3c <HAL_ADC_ConfigChannel+0x230>)
 8003dc0:	4282      	cmp	r2, r0
 8003dc2:	d01f      	beq.n	8003e04 <HAL_ADC_ConfigChannel+0x1f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	e739      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dc8:	f001 71a0 	and.w	r1, r1, #20971520	; 0x1400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003dcc:	f100 4010 	add.w	r0, r0, #2415919104	; 0x90000000
 8003dd0:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8003dd4:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 8003dd8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003ddc:	4311      	orrs	r1, r2
 8003dde:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003de2:	2000      	movs	r0, #0
}
 8003de4:	e72a      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003de6:	f401 0240 	and.w	r2, r1, #12582912	; 0xc00000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003dea:	f100 4008 	add.w	r0, r0, #2281701376	; 0x88000000
 8003dee:	f500 4060 	add.w	r0, r0, #57344	; 0xe000
 8003df2:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 8003df6:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e00:	2000      	movs	r0, #0
}
 8003e02:	e71b      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e04:	f001 72c0 	and.w	r2, r1, #25165824	; 0x1800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e08:	f100 400c 	add.w	r0, r0, #2348810240	; 0x8c000000
 8003e0c:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8003e10:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 8003e14:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e1e:	2000      	movs	r0, #0
}
 8003e20:	e70c      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
 8003e22:	2000      	movs	r0, #0
 8003e24:	e70a      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8003e26:	2002      	movs	r0, #2
 8003e28:	e70b      	b.n	8003c42 <HAL_ADC_ConfigChannel+0x36>
 8003e2a:	bf00      	nop
 8003e2c:	80000004 	.word	0x80000004
 8003e30:	40012000 	.word	0x40012000
 8003e34:	b0001000 	.word	0xb0001000
 8003e38:	b8004000 	.word	0xb8004000
 8003e3c:	b4002000 	.word	0xb4002000
 8003e40:	20000074 	.word	0x20000074
 8003e44:	053e2d63 	.word	0x053e2d63

08003e48 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003e48:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003e4a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e4c:	689a      	ldr	r2, [r3, #8]
 8003e4e:	f012 0f04 	tst.w	r2, #4
 8003e52:	d02a      	beq.n	8003eaa <ADC_ConversionStop+0x62>
 8003e54:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	f012 0f02 	tst.w	r2, #2
 8003e5c:	d107      	bne.n	8003e6e <ADC_ConversionStop+0x26>
  MODIFY_REG(ADCx->CR,
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e64:	f022 0217 	bic.w	r2, r2, #23
 8003e68:	f042 0210 	orr.w	r2, r2, #16
 8003e6c:	609a      	str	r2, [r3, #8]
      LL_ADC_REG_StopConversion(hadc->Instance);
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e6e:	f7fd fee7 	bl	8001c40 <HAL_GetTick>
 8003e72:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f013 0f04 	tst.w	r3, #4
 8003e7c:	d013      	beq.n	8003ea6 <ADC_ConversionStop+0x5e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e7e:	f7fd fedf 	bl	8001c40 <HAL_GetTick>
 8003e82:	1b43      	subs	r3, r0, r5
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d9f5      	bls.n	8003e74 <ADC_ConversionStop+0x2c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f013 0f04 	tst.w	r3, #4
 8003e90:	d0f0      	beq.n	8003e74 <ADC_ConversionStop+0x2c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e94:	f043 0310 	orr.w	r3, r3, #16
 8003e98:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	e002      	b.n	8003eac <ADC_ConversionStop+0x64>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	e000      	b.n	8003eac <ADC_ConversionStop+0x64>
 8003eaa:	2000      	movs	r0, #0
}
 8003eac:	bd38      	pop	{r3, r4, r5, pc}
	...

08003eb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003eb0:	b530      	push	{r4, r5, lr}
 8003eb2:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eb8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	f012 0f01 	tst.w	r2, #1
 8003ec0:	d15b      	bne.n	8003f7a <ADC_Enable+0xca>
 8003ec2:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003ec4:	6899      	ldr	r1, [r3, #8]
 8003ec6:	4a2e      	ldr	r2, [pc, #184]	; (8003f80 <ADC_Enable+0xd0>)
 8003ec8:	4211      	tst	r1, r2
 8003eca:	d117      	bne.n	8003efc <ADC_Enable+0x4c>
  MODIFY_REG(ADCx->CR,
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003ed2:	f022 0217 	bic.w	r2, r2, #23
 8003ed6:	f042 0201 	orr.w	r2, r2, #1
 8003eda:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003edc:	4b29      	ldr	r3, [pc, #164]	; (8003f84 <ADC_Enable+0xd4>)
 8003ede:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8003ee2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8003ee6:	d019      	beq.n	8003f1c <ADC_Enable+0x6c>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ee8:	4b27      	ldr	r3, [pc, #156]	; (8003f88 <ADC_Enable+0xd8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	099b      	lsrs	r3, r3, #6
 8003eee:	4a27      	ldr	r2, [pc, #156]	; (8003f8c <ADC_Enable+0xdc>)
 8003ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef4:	099b      	lsrs	r3, r3, #6
 8003ef6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8003ef8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003efa:	e00c      	b.n	8003f16 <ADC_Enable+0x66>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003efe:	f043 0310 	orr.w	r3, r3, #16
 8003f02:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f04:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	e035      	b.n	8003f7c <ADC_Enable+0xcc>
      {
        wait_loop_index--;
 8003f10:	9b01      	ldr	r3, [sp, #4]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003f16:	9b01      	ldr	r3, [sp, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f9      	bne.n	8003f10 <ADC_Enable+0x60>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003f1c:	7e63      	ldrb	r3, [r4, #25]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d101      	bne.n	8003f26 <ADC_Enable+0x76>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f22:	2000      	movs	r0, #0
 8003f24:	e02a      	b.n	8003f7c <ADC_Enable+0xcc>
      tickstart = HAL_GetTick();
 8003f26:	f7fd fe8b 	bl	8001c40 <HAL_GetTick>
 8003f2a:	4605      	mov	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	f012 0f01 	tst.w	r2, #1
 8003f34:	d11f      	bne.n	8003f76 <ADC_Enable+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	f012 0f01 	tst.w	r2, #1
 8003f3c:	d107      	bne.n	8003f4e <ADC_Enable+0x9e>
  MODIFY_REG(ADCx->CR,
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f44:	f022 0217 	bic.w	r2, r2, #23
 8003f48:	f042 0201 	orr.w	r2, r2, #1
 8003f4c:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f4e:	f7fd fe77 	bl	8001c40 <HAL_GetTick>
 8003f52:	1b40      	subs	r0, r0, r5
 8003f54:	2802      	cmp	r0, #2
 8003f56:	d9e9      	bls.n	8003f2c <ADC_Enable+0x7c>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f58:	6823      	ldr	r3, [r4, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f013 0f01 	tst.w	r3, #1
 8003f60:	d1e4      	bne.n	8003f2c <ADC_Enable+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f64:	f043 0310 	orr.w	r3, r3, #16
 8003f68:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f6a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f6c:	f043 0301 	orr.w	r3, r3, #1
 8003f70:	65e3      	str	r3, [r4, #92]	; 0x5c
            return HAL_ERROR;
 8003f72:	2001      	movs	r0, #1
 8003f74:	e002      	b.n	8003f7c <ADC_Enable+0xcc>
  return HAL_OK;
 8003f76:	2000      	movs	r0, #0
 8003f78:	e000      	b.n	8003f7c <ADC_Enable+0xcc>
 8003f7a:	2000      	movs	r0, #0
}
 8003f7c:	b003      	add	sp, #12
 8003f7e:	bd30      	pop	{r4, r5, pc}
 8003f80:	80000017 	.word	0x80000017
 8003f84:	40012000 	.word	0x40012000
 8003f88:	20000074 	.word	0x20000074
 8003f8c:	053e2d63 	.word	0x053e2d63

08003f90 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f90:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f013 0f04 	tst.w	r3, #4
 8003f98:	d128      	bne.n	8003fec <HAL_ADC_Start+0x5c>
{
 8003f9a:	b510      	push	{r4, lr}
 8003f9c:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8003f9e:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d024      	beq.n	8003ff0 <HAL_ADC_Start+0x60>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8003fac:	f7ff ff80 	bl	8003eb0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003fb0:	b9c0      	cbnz	r0, 8003fe4 <HAL_ADC_Start+0x54>
      ADC_STATE_CLR_SET(hadc->State,
 8003fb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fb4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc0:	65a3      	str	r3, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	65e3      	str	r3, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fc6:	6822      	ldr	r2, [r4, #0]
 8003fc8:	211c      	movs	r1, #28
 8003fca:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8003fcc:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003fd0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003fd2:	6893      	ldr	r3, [r2, #8]
 8003fd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fd8:	f023 0317 	bic.w	r3, r3, #23
 8003fdc:	f043 0304 	orr.w	r3, r3, #4
 8003fe0:	6093      	str	r3, [r2, #8]
}
 8003fe2:	bd10      	pop	{r4, pc}
      __HAL_UNLOCK(hadc);
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8003fea:	e7fa      	b.n	8003fe2 <HAL_ADC_Start+0x52>
    tmp_hal_status = HAL_BUSY;
 8003fec:	2002      	movs	r0, #2
}
 8003fee:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8003ff0:	2002      	movs	r0, #2
 8003ff2:	e7f6      	b.n	8003fe2 <HAL_ADC_Start+0x52>

08003ff4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ff4:	b538      	push	{r3, r4, r5, lr}
 8003ff6:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ff8:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ffa:	6893      	ldr	r3, [r2, #8]
 8003ffc:	f013 0302 	ands.w	r3, r3, #2
 8004000:	d000      	beq.n	8004004 <ADC_Disable+0x10>
 8004002:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004004:	6891      	ldr	r1, [r2, #8]
 8004006:	f011 0f01 	tst.w	r1, #1
 800400a:	d039      	beq.n	8004080 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 800400c:	2b00      	cmp	r3, #0
 800400e:	d139      	bne.n	8004084 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004010:	6893      	ldr	r3, [r2, #8]
 8004012:	f003 0305 	and.w	r3, r3, #5
 8004016:	2b01      	cmp	r3, #1
 8004018:	d009      	beq.n	800402e <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800401c:	f043 0310 	orr.w	r3, r3, #16
 8004020:	65a3      	str	r3, [r4, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004022:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004024:	f043 0301 	orr.w	r3, r3, #1
 8004028:	65e3      	str	r3, [r4, #92]	; 0x5c

      return HAL_ERROR;
 800402a:	2001      	movs	r0, #1
 800402c:	e029      	b.n	8004082 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 800402e:	6893      	ldr	r3, [r2, #8]
 8004030:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004034:	f023 0317 	bic.w	r3, r3, #23
 8004038:	f043 0302 	orr.w	r3, r3, #2
 800403c:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800403e:	6823      	ldr	r3, [r4, #0]
 8004040:	2203      	movs	r2, #3
 8004042:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004044:	f7fd fdfc 	bl	8001c40 <HAL_GetTick>
 8004048:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800404a:	6823      	ldr	r3, [r4, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f013 0f01 	tst.w	r3, #1
 8004052:	d013      	beq.n	800407c <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004054:	f7fd fdf4 	bl	8001c40 <HAL_GetTick>
 8004058:	1b40      	subs	r0, r0, r5
 800405a:	2802      	cmp	r0, #2
 800405c:	d9f5      	bls.n	800404a <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f013 0f01 	tst.w	r3, #1
 8004066:	d0f0      	beq.n	800404a <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004068:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800406a:	f043 0310 	orr.w	r3, r3, #16
 800406e:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004070:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8004078:	2001      	movs	r0, #1
 800407a:	e002      	b.n	8004082 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800407c:	2000      	movs	r0, #0
 800407e:	e000      	b.n	8004082 <ADC_Disable+0x8e>
 8004080:	2000      	movs	r0, #0
}
 8004082:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8004084:	2000      	movs	r0, #0
 8004086:	e7fc      	b.n	8004082 <ADC_Disable+0x8e>

08004088 <HAL_ADC_DeInit>:
{
 8004088:	b570      	push	{r4, r5, r6, lr}
  if (hadc == NULL)
 800408a:	2800      	cmp	r0, #0
 800408c:	d056      	beq.n	800413c <HAL_ADC_DeInit+0xb4>
 800408e:	4604      	mov	r4, r0
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8004090:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004092:	f043 0302 	orr.w	r3, r3, #2
 8004096:	6583      	str	r3, [r0, #88]	; 0x58
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004098:	f7ff fed6 	bl	8003e48 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800409c:	4606      	mov	r6, r0
 800409e:	2800      	cmp	r0, #0
 80040a0:	d03d      	beq.n	800411e <HAL_ADC_DeInit+0x96>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80040a2:	6822      	ldr	r2, [r4, #0]
 80040a4:	6853      	ldr	r3, [r2, #4]
 80040a6:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80040aa:	f023 0303 	bic.w	r3, r3, #3
 80040ae:	6053      	str	r3, [r2, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	f240 329f 	movw	r2, #927	; 0x39f
 80040b6:	601a      	str	r2, [r3, #0]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80040b8:	6822      	ldr	r2, [r4, #0]
 80040ba:	68d1      	ldr	r1, [r2, #12]
 80040bc:	4b20      	ldr	r3, [pc, #128]	; (8004140 <HAL_ADC_DeInit+0xb8>)
 80040be:	400b      	ands	r3, r1
 80040c0:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	6913      	ldr	r3, [r2, #16]
 80040c6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80040ca:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80040cc:	6822      	ldr	r2, [r4, #0]
 80040ce:	6953      	ldr	r3, [r2, #20]
 80040d0:	f023 0307 	bic.w	r3, r3, #7
 80040d4:	6153      	str	r3, [r2, #20]
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80040d6:	6822      	ldr	r2, [r4, #0]
 80040d8:	6a13      	ldr	r3, [r2, #32]
 80040da:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80040de:	6213      	str	r3, [r2, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80040e4:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80040e8:	6253      	str	r3, [r2, #36]	; 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80040ee:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80040f2:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80040f4:	6823      	ldr	r3, [r4, #0]
 80040f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040f8:	2500      	movs	r5, #0
 80040fa:	629d      	str	r5, [r3, #40]	; 0x28
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80040fc:	4a11      	ldr	r2, [pc, #68]	; (8004144 <HAL_ADC_DeInit+0xbc>)
 80040fe:	f8d2 3708 	ldr.w	r3, [r2, #1800]	; 0x708
 8004102:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8004106:	f8c2 3708 	str.w	r3, [r2, #1800]	; 0x708
  HAL_ADC_MspDeInit(hadc);
 800410a:	4620      	mov	r0, r4
 800410c:	f7fc ff40 	bl	8000f90 <HAL_ADC_MspDeInit>
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8004110:	6625      	str	r5, [r4, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(hadc);
 8004112:	65e5      	str	r5, [r4, #92]	; 0x5c
  hadc->State = HAL_ADC_STATE_RESET;
 8004114:	65a5      	str	r5, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 8004116:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
}
 800411a:	4630      	mov	r0, r6
 800411c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800411e:	4620      	mov	r0, r4
 8004120:	f7ff ff68 	bl	8003ff4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8004124:	4606      	mov	r6, r0
 8004126:	b908      	cbnz	r0, 800412c <HAL_ADC_DeInit+0xa4>
      hadc->State = HAL_ADC_STATE_READY;
 8004128:	2301      	movs	r3, #1
 800412a:	65a3      	str	r3, [r4, #88]	; 0x58
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 800412c:	6822      	ldr	r2, [r4, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 800412e:	6893      	ldr	r3, [r2, #8]
 8004130:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004134:	f023 0317 	bic.w	r3, r3, #23
 8004138:	6093      	str	r3, [r2, #8]
}
 800413a:	e7b2      	b.n	80040a2 <HAL_ADC_DeInit+0x1a>
    return HAL_ERROR;
 800413c:	2601      	movs	r6, #1
 800413e:	e7ec      	b.n	800411a <HAL_ADC_DeInit+0x92>
 8004140:	833e0200 	.word	0x833e0200
 8004144:	40012000 	.word	0x40012000

08004148 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8004148:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 800414c:	2b01      	cmp	r3, #1
 800414e:	d019      	beq.n	8004184 <HAL_ADC_Stop+0x3c>
{
 8004150:	b510      	push	{r4, lr}
 8004152:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8004154:	2301      	movs	r3, #1
 8004156:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 800415a:	f7ff fe75 	bl	8003e48 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800415e:	b118      	cbz	r0, 8004168 <HAL_ADC_Stop+0x20>
  __HAL_UNLOCK(hadc);
 8004160:	2300      	movs	r3, #0
 8004162:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
}
 8004166:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8004168:	4620      	mov	r0, r4
 800416a:	f7ff ff43 	bl	8003ff4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800416e:	2800      	cmp	r0, #0
 8004170:	d1f6      	bne.n	8004160 <HAL_ADC_Stop+0x18>
      ADC_STATE_CLR_SET(hadc->State,
 8004172:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004178:	f023 0301 	bic.w	r3, r3, #1
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	65a3      	str	r3, [r4, #88]	; 0x58
 8004182:	e7ed      	b.n	8004160 <HAL_ADC_Stop+0x18>
  __HAL_LOCK(hadc);
 8004184:	2002      	movs	r0, #2
}
 8004186:	4770      	bx	lr

08004188 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800418a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800418c:	2300      	movs	r3, #0
 800418e:	9301      	str	r3, [sp, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004190:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8004194:	2b01      	cmp	r3, #1
 8004196:	f000 8094 	beq.w	80042c2 <HAL_ADCEx_Calibration_Start+0x13a>
 800419a:	4604      	mov	r4, r0
 800419c:	2301      	movs	r3, #1
 800419e:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80041a2:	f7ff ff27 	bl	8003ff4 <ADC_Disable>
 80041a6:	4605      	mov	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041a8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	f012 0201 	ands.w	r2, r2, #1
 80041b0:	d009      	beq.n	80041c6 <HAL_ADCEx_Calibration_Start+0x3e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041b4:	f043 0310 	orr.w	r3, r3, #16
 80041b8:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80041ba:	2300      	movs	r3, #0
 80041bc:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54

  return tmp_hal_status;
}
 80041c0:	4628      	mov	r0, r5
 80041c2:	b003      	add	sp, #12
 80041c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 80041c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80041c8:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 80041cc:	f041 0102 	orr.w	r1, r1, #2
 80041d0:	65a1      	str	r1, [r4, #88]	; 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80041d2:	68de      	ldr	r6, [r3, #12]
 80041d4:	f426 46ff 	bic.w	r6, r6, #32640	; 0x7f80
 80041d8:	f026 067c 	bic.w	r6, r6, #124	; 0x7c
 80041dc:	0436      	lsls	r6, r6, #16
 80041de:	0c36      	lsrs	r6, r6, #16
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80041e0:	68d9      	ldr	r1, [r3, #12]
 80041e2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80041e6:	f021 0103 	bic.w	r1, r1, #3
 80041ea:	60d9      	str	r1, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 80041ec:	4610      	mov	r0, r2
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80041ee:	e005      	b.n	80041fc <HAL_ADCEx_Calibration_Start+0x74>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80041f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80041f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80041f8:	4418      	add	r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80041fa:	3201      	adds	r2, #1
 80041fc:	2a07      	cmp	r2, #7
 80041fe:	d81e      	bhi.n	800423e <HAL_ADCEx_Calibration_Start+0xb6>
      LL_ADC_StartCalibration(hadc->Instance);
 8004200:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004202:	688b      	ldr	r3, [r1, #8]
 8004204:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004208:	f023 0317 	bic.w	r3, r3, #23
 800420c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004210:	608b      	str	r3, [r1, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004212:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004214:	6899      	ldr	r1, [r3, #8]
 8004216:	2900      	cmp	r1, #0
 8004218:	daea      	bge.n	80041f0 <HAL_ADCEx_Calibration_Start+0x68>
        wait_loop_index++;
 800421a:	9b01      	ldr	r3, [sp, #4]
 800421c:	3301      	adds	r3, #1
 800421e:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004220:	9b01      	ldr	r3, [sp, #4]
 8004222:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8004226:	d3f4      	bcc.n	8004212 <HAL_ADCEx_Calibration_Start+0x8a>
          ADC_STATE_CLR_SET(hadc->State,
 8004228:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800422a:	f023 0312 	bic.w	r3, r3, #18
 800422e:	f043 0310 	orr.w	r3, r3, #16
 8004232:	65a3      	str	r3, [r4, #88]	; 0x58
          __HAL_UNLOCK(hadc);
 8004234:	2300      	movs	r3, #0
 8004236:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800423a:	2501      	movs	r5, #1
 800423c:	e7c0      	b.n	80041c0 <HAL_ADCEx_Calibration_Start+0x38>
    calibration_factor_accumulated /= calibration_index;
 800423e:	fbb0 f0f2 	udiv	r0, r0, r2
    LL_ADC_Enable(hadc->Instance);
 8004242:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004244:	6893      	ldr	r3, [r2, #8]
 8004246:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800424a:	f023 0317 	bic.w	r3, r3, #23
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6093      	str	r3, [r2, #8]
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004254:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004256:	f8d2 30b4 	ldr.w	r3, [r2, #180]	; 0xb4
 800425a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800425e:	4318      	orrs	r0, r3
 8004260:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
    LL_ADC_Disable(hadc->Instance);
 8004264:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004266:	6893      	ldr	r3, [r2, #8]
 8004268:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800426c:	f023 0317 	bic.w	r3, r3, #23
 8004270:	f043 0302 	orr.w	r3, r3, #2
 8004274:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8004276:	f7fd fce3 	bl	8001c40 <HAL_GetTick>
 800427a:	4607      	mov	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800427c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	f012 0f01 	tst.w	r2, #1
 8004284:	d109      	bne.n	800429a <HAL_ADCEx_Calibration_Start+0x112>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	4332      	orrs	r2, r6
 800428a:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 800428c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800428e:	f023 0303 	bic.w	r3, r3, #3
 8004292:	f043 0301 	orr.w	r3, r3, #1
 8004296:	65a3      	str	r3, [r4, #88]	; 0x58
 8004298:	e78f      	b.n	80041ba <HAL_ADCEx_Calibration_Start+0x32>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800429a:	f7fd fcd1 	bl	8001c40 <HAL_GetTick>
 800429e:	1bc3      	subs	r3, r0, r7
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d9eb      	bls.n	800427c <HAL_ADCEx_Calibration_Start+0xf4>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f013 0f01 	tst.w	r3, #1
 80042ac:	d0e6      	beq.n	800427c <HAL_ADCEx_Calibration_Start+0xf4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042b0:	f043 0310 	orr.w	r3, r3, #16
 80042b4:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80042b8:	f043 0301 	orr.w	r3, r3, #1
 80042bc:	65e3      	str	r3, [r4, #92]	; 0x5c
          return HAL_ERROR;
 80042be:	2501      	movs	r5, #1
 80042c0:	e77e      	b.n	80041c0 <HAL_ADCEx_Calibration_Start+0x38>
  __HAL_LOCK(hadc);
 80042c2:	2502      	movs	r5, #2
 80042c4:	e77c      	b.n	80041c0 <HAL_ADCEx_Calibration_Start+0x38>
	...

080042c8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042c8:	4a07      	ldr	r2, [pc, #28]	; (80042e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80042ca:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042d0:	041b      	lsls	r3, r3, #16
 80042d2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042d4:	0200      	lsls	r0, r0, #8
 80042d6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042da:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80042dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80042e4:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80042e6:	4770      	bx	lr
 80042e8:	e000ed00 	.word	0xe000ed00

080042ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042ec:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042ee:	4b19      	ldr	r3, [pc, #100]	; (8004354 <HAL_NVIC_SetPriority+0x68>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f6:	f1c3 0c07 	rsb	ip, r3, #7
 80042fa:	f1bc 0f04 	cmp.w	ip, #4
 80042fe:	bf28      	it	cs
 8004300:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004304:	f103 0e04 	add.w	lr, r3, #4
 8004308:	f1be 0f06 	cmp.w	lr, #6
 800430c:	d918      	bls.n	8004340 <HAL_NVIC_SetPriority+0x54>
 800430e:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004310:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8004314:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004318:	ea21 010c 	bic.w	r1, r1, ip
 800431c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800431e:	fa0e fe03 	lsl.w	lr, lr, r3
 8004322:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004326:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8004328:	2800      	cmp	r0, #0
 800432a:	db0b      	blt.n	8004344 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800432c:	0112      	lsls	r2, r2, #4
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004334:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004338:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800433c:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004340:	2300      	movs	r3, #0
 8004342:	e7e5      	b.n	8004310 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004344:	f000 000f 	and.w	r0, r0, #15
 8004348:	0112      	lsls	r2, r2, #4
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	4b02      	ldr	r3, [pc, #8]	; (8004358 <HAL_NVIC_SetPriority+0x6c>)
 800434e:	541a      	strb	r2, [r3, r0]
 8004350:	e7f4      	b.n	800433c <HAL_NVIC_SetPriority+0x50>
 8004352:	bf00      	nop
 8004354:	e000ed00 	.word	0xe000ed00
 8004358:	e000ed14 	.word	0xe000ed14

0800435c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800435c:	2800      	cmp	r0, #0
 800435e:	db07      	blt.n	8004370 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004360:	f000 021f 	and.w	r2, r0, #31
 8004364:	0940      	lsrs	r0, r0, #5
 8004366:	2301      	movs	r3, #1
 8004368:	4093      	lsls	r3, r2
 800436a:	4a02      	ldr	r2, [pc, #8]	; (8004374 <HAL_NVIC_EnableIRQ+0x18>)
 800436c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	e000e100 	.word	0xe000e100

08004378 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004378:	2800      	cmp	r0, #0
 800437a:	db0c      	blt.n	8004396 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800437c:	f000 021f 	and.w	r2, r0, #31
 8004380:	0940      	lsrs	r0, r0, #5
 8004382:	2301      	movs	r3, #1
 8004384:	4093      	lsls	r3, r2
 8004386:	3020      	adds	r0, #32
 8004388:	4a03      	ldr	r2, [pc, #12]	; (8004398 <HAL_NVIC_DisableIRQ+0x20>)
 800438a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800438e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004392:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8004396:	4770      	bx	lr
 8004398:	e000e100 	.word	0xe000e100

0800439c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800439c:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800439e:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80043a0:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 80043a4:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 80043a8:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80043aa:	b124      	cbz	r4, 80043b6 <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ac:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80043ae:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 80043b2:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043b6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80043b8:	f004 0c1c 	and.w	ip, r4, #28
 80043bc:	2401      	movs	r4, #1
 80043be:	fa04 f40c 	lsl.w	r4, r4, ip
 80043c2:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 80043c6:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043ca:	6804      	ldr	r4, [r0, #0]
 80043cc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ce:	6883      	ldr	r3, [r0, #8]
 80043d0:	2b10      	cmp	r3, #16
 80043d2:	d005      	beq.n	80043e0 <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80043d4:	6803      	ldr	r3, [r0, #0]
 80043d6:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80043d8:	6803      	ldr	r3, [r0, #0]
 80043da:	60da      	str	r2, [r3, #12]
  }
}
 80043dc:	bc10      	pop	{r4}
 80043de:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80043e0:	6803      	ldr	r3, [r0, #0]
 80043e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80043e4:	6803      	ldr	r3, [r0, #0]
 80043e6:	60d9      	str	r1, [r3, #12]
 80043e8:	e7f8      	b.n	80043dc <DMA_SetConfig+0x40>
	...

080043ec <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80043ec:	6803      	ldr	r3, [r0, #0]
 80043ee:	4a14      	ldr	r2, [pc, #80]	; (8004440 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d816      	bhi.n	8004422 <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80043f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80043f6:	f022 0203 	bic.w	r2, r2, #3
 80043fa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80043fe:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8004402:	6482      	str	r2, [r0, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004404:	b2db      	uxtb	r3, r3
 8004406:	3b08      	subs	r3, #8
 8004408:	4a0e      	ldr	r2, [pc, #56]	; (8004444 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 800440a:	fba2 2303 	umull	r2, r3, r2, r3
 800440e:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004410:	4a0d      	ldr	r2, [pc, #52]	; (8004448 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8004412:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004414:	f003 031f 	and.w	r3, r3, #31
 8004418:	2201      	movs	r2, #1
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	6503      	str	r3, [r0, #80]	; 0x50
}
 8004420:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004422:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004424:	f022 0103 	bic.w	r1, r2, #3
 8004428:	4a08      	ldr	r2, [pc, #32]	; (800444c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 800442a:	440a      	add	r2, r1
 800442c:	6482      	str	r2, [r0, #72]	; 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800442e:	b2db      	uxtb	r3, r3
 8004430:	3b08      	subs	r3, #8
 8004432:	4a04      	ldr	r2, [pc, #16]	; (8004444 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8004434:	fba2 2303 	umull	r2, r3, r2, r3
 8004438:	091b      	lsrs	r3, r3, #4
 800443a:	3307      	adds	r3, #7
 800443c:	e7e8      	b.n	8004410 <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 800443e:	bf00      	nop
 8004440:	40020407 	.word	0x40020407
 8004444:	cccccccd 	.word	0xcccccccd
 8004448:	40020880 	.word	0x40020880
 800444c:	4002081c 	.word	0x4002081c

08004450 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004450:	6843      	ldr	r3, [r0, #4]
 8004452:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004456:	4a07      	ldr	r2, [pc, #28]	; (8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8004458:	441a      	add	r2, r3
 800445a:	0092      	lsls	r2, r2, #2
 800445c:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800445e:	4a06      	ldr	r2, [pc, #24]	; (8004478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 8004460:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004462:	3b01      	subs	r3, #1
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	2201      	movs	r2, #1
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	1000823f 	.word	0x1000823f
 8004478:	40020940 	.word	0x40020940

0800447c <HAL_DMA_Init>:
  if (hdma == NULL)
 800447c:	2800      	cmp	r0, #0
 800447e:	d060      	beq.n	8004542 <HAL_DMA_Init+0xc6>
{
 8004480:	b510      	push	{r4, lr}
 8004482:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004484:	6802      	ldr	r2, [r0, #0]
 8004486:	4b30      	ldr	r3, [pc, #192]	; (8004548 <HAL_DMA_Init+0xcc>)
 8004488:	429a      	cmp	r2, r3
 800448a:	d842      	bhi.n	8004512 <HAL_DMA_Init+0x96>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800448c:	4b2f      	ldr	r3, [pc, #188]	; (800454c <HAL_DMA_Init+0xd0>)
 800448e:	4413      	add	r3, r2
 8004490:	492f      	ldr	r1, [pc, #188]	; (8004550 <HAL_DMA_Init+0xd4>)
 8004492:	fba1 1303 	umull	r1, r3, r1, r3
 8004496:	091b      	lsrs	r3, r3, #4
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800449c:	4b2d      	ldr	r3, [pc, #180]	; (8004554 <HAL_DMA_Init+0xd8>)
 800449e:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80044a0:	2302      	movs	r3, #2
 80044a2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80044a6:	6813      	ldr	r3, [r2, #0]
 80044a8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80044ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b0:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80044b2:	6821      	ldr	r1, [r4, #0]
 80044b4:	680a      	ldr	r2, [r1, #0]
 80044b6:	68a3      	ldr	r3, [r4, #8]
 80044b8:	68e0      	ldr	r0, [r4, #12]
 80044ba:	4303      	orrs	r3, r0
 80044bc:	6920      	ldr	r0, [r4, #16]
 80044be:	4303      	orrs	r3, r0
 80044c0:	6960      	ldr	r0, [r4, #20]
 80044c2:	4303      	orrs	r3, r0
 80044c4:	69a0      	ldr	r0, [r4, #24]
 80044c6:	4303      	orrs	r3, r0
 80044c8:	69e0      	ldr	r0, [r4, #28]
 80044ca:	4303      	orrs	r3, r0
 80044cc:	6a20      	ldr	r0, [r4, #32]
 80044ce:	4303      	orrs	r3, r0
 80044d0:	4313      	orrs	r3, r2
 80044d2:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80044d4:	4620      	mov	r0, r4
 80044d6:	f7ff ff89 	bl	80043ec <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80044da:	68a3      	ldr	r3, [r4, #8]
 80044dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044e0:	d022      	beq.n	8004528 <HAL_DMA_Init+0xac>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044e2:	6863      	ldr	r3, [r4, #4]
 80044e4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80044e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044ea:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80044ee:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80044f0:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80044f2:	6863      	ldr	r3, [r4, #4]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d919      	bls.n	800452e <HAL_DMA_Init+0xb2>
    hdma->DMAmuxRequestGen = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 80044fe:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004500:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004502:	2000      	movs	r0, #0
 8004504:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8004506:	2301      	movs	r3, #1
 8004508:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 800450c:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8004510:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004512:	4b11      	ldr	r3, [pc, #68]	; (8004558 <HAL_DMA_Init+0xdc>)
 8004514:	4413      	add	r3, r2
 8004516:	490e      	ldr	r1, [pc, #56]	; (8004550 <HAL_DMA_Init+0xd4>)
 8004518:	fba1 1303 	umull	r1, r3, r1, r3
 800451c:	091b      	lsrs	r3, r3, #4
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004522:	4b0e      	ldr	r3, [pc, #56]	; (800455c <HAL_DMA_Init+0xe0>)
 8004524:	6403      	str	r3, [r0, #64]	; 0x40
 8004526:	e7bb      	b.n	80044a0 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004528:	2300      	movs	r3, #0
 800452a:	6063      	str	r3, [r4, #4]
 800452c:	e7d9      	b.n	80044e2 <HAL_DMA_Init+0x66>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800452e:	4620      	mov	r0, r4
 8004530:	f7ff ff8e 	bl	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004534:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800453a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800453c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800453e:	605a      	str	r2, [r3, #4]
 8004540:	e7df      	b.n	8004502 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8004542:	2001      	movs	r0, #1
}
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40020407 	.word	0x40020407
 800454c:	bffdfff8 	.word	0xbffdfff8
 8004550:	cccccccd 	.word	0xcccccccd
 8004554:	40020000 	.word	0x40020000
 8004558:	bffdfbf8 	.word	0xbffdfbf8
 800455c:	40020400 	.word	0x40020400

08004560 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8004560:	2800      	cmp	r0, #0
 8004562:	d04b      	beq.n	80045fc <HAL_DMA_DeInit+0x9c>
{
 8004564:	b538      	push	{r3, r4, r5, lr}
 8004566:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8004568:	6802      	ldr	r2, [r0, #0]
 800456a:	6813      	ldr	r3, [r2, #0]
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004572:	6802      	ldr	r2, [r0, #0]
 8004574:	4b22      	ldr	r3, [pc, #136]	; (8004600 <HAL_DMA_DeInit+0xa0>)
 8004576:	429a      	cmp	r2, r3
 8004578:	d82c      	bhi.n	80045d4 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800457a:	4b22      	ldr	r3, [pc, #136]	; (8004604 <HAL_DMA_DeInit+0xa4>)
 800457c:	4413      	add	r3, r2
 800457e:	4922      	ldr	r1, [pc, #136]	; (8004608 <HAL_DMA_DeInit+0xa8>)
 8004580:	fba1 1303 	umull	r1, r3, r1, r3
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800458a:	4b20      	ldr	r3, [pc, #128]	; (800460c <HAL_DMA_DeInit+0xac>)
 800458c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 800458e:	2500      	movs	r5, #0
 8004590:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004592:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004594:	f003 021c 	and.w	r2, r3, #28
 8004598:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800459a:	2301      	movs	r3, #1
 800459c:	4093      	lsls	r3, r2
 800459e:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045a0:	4620      	mov	r0, r4
 80045a2:	f7ff ff23 	bl	80043ec <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 80045a6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80045a8:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045aa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80045ac:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80045ae:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80045b0:	6863      	ldr	r3, [r4, #4]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	2b03      	cmp	r3, #3
 80045b6:	d918      	bls.n	80045ea <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = NULL;
 80045b8:	2000      	movs	r0, #0
 80045ba:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 80045bc:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80045be:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 80045c0:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80045c2:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80045c4:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80045c6:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045c8:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 80045ca:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80045ce:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80045d2:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80045d4:	4b0e      	ldr	r3, [pc, #56]	; (8004610 <HAL_DMA_DeInit+0xb0>)
 80045d6:	4413      	add	r3, r2
 80045d8:	490b      	ldr	r1, [pc, #44]	; (8004608 <HAL_DMA_DeInit+0xa8>)
 80045da:	fba1 1303 	umull	r1, r3, r1, r3
 80045de:	091b      	lsrs	r3, r3, #4
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80045e4:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <HAL_DMA_DeInit+0xb4>)
 80045e6:	6403      	str	r3, [r0, #64]	; 0x40
 80045e8:	e7d1      	b.n	800458e <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80045ea:	4620      	mov	r0, r4
 80045ec:	f7ff ff30 	bl	8004450 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80045f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80045f2:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045f6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	e7dd      	b.n	80045b8 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 80045fc:	2001      	movs	r0, #1
}
 80045fe:	4770      	bx	lr
 8004600:	40020407 	.word	0x40020407
 8004604:	bffdfff8 	.word	0xbffdfff8
 8004608:	cccccccd 	.word	0xcccccccd
 800460c:	40020000 	.word	0x40020000
 8004610:	bffdfbf8 	.word	0xbffdfbf8
 8004614:	40020400 	.word	0x40020400

08004618 <HAL_DMA_Start_IT>:
{
 8004618:	b538      	push	{r3, r4, r5, lr}
 800461a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800461c:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8004620:	2801      	cmp	r0, #1
 8004622:	d043      	beq.n	80046ac <HAL_DMA_Start_IT+0x94>
 8004624:	2001      	movs	r0, #1
 8004626:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 800462a:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 800462e:	b2c0      	uxtb	r0, r0
 8004630:	2801      	cmp	r0, #1
 8004632:	d006      	beq.n	8004642 <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004634:	2380      	movs	r3, #128	; 0x80
 8004636:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004638:	2300      	movs	r3, #0
 800463a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 800463e:	2001      	movs	r0, #1
}
 8004640:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004642:	2002      	movs	r0, #2
 8004644:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004648:	2000      	movs	r0, #0
 800464a:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800464c:	6825      	ldr	r5, [r4, #0]
 800464e:	6828      	ldr	r0, [r5, #0]
 8004650:	f020 0001 	bic.w	r0, r0, #1
 8004654:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004656:	4620      	mov	r0, r4
 8004658:	f7ff fea0 	bl	800439c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800465c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800465e:	b1d3      	cbz	r3, 8004696 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004660:	6822      	ldr	r2, [r4, #0]
 8004662:	6813      	ldr	r3, [r2, #0]
 8004664:	f043 030e 	orr.w	r3, r3, #14
 8004668:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800466a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8004672:	d003      	beq.n	800467c <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800467a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 800467c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800467e:	b11b      	cbz	r3, 8004688 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004686:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8004688:	6822      	ldr	r2, [r4, #0]
 800468a:	6813      	ldr	r3, [r2, #0]
 800468c:	f043 0301 	orr.w	r3, r3, #1
 8004690:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004692:	2000      	movs	r0, #0
 8004694:	e7d4      	b.n	8004640 <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004696:	6822      	ldr	r2, [r4, #0]
 8004698:	6813      	ldr	r3, [r2, #0]
 800469a:	f023 0304 	bic.w	r3, r3, #4
 800469e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046a0:	6822      	ldr	r2, [r4, #0]
 80046a2:	6813      	ldr	r3, [r2, #0]
 80046a4:	f043 030a 	orr.w	r3, r3, #10
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	e7de      	b.n	800466a <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 80046ac:	2002      	movs	r0, #2
 80046ae:	e7c7      	b.n	8004640 <HAL_DMA_Start_IT+0x28>

080046b0 <HAL_DMA_Abort>:
  if (NULL == hdma)
 80046b0:	4603      	mov	r3, r0
 80046b2:	2800      	cmp	r0, #0
 80046b4:	d034      	beq.n	8004720 <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80046b6:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	2a02      	cmp	r2, #2
 80046be:	d006      	beq.n	80046ce <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046c0:	2204      	movs	r2, #4
 80046c2:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80046c4:	2200      	movs	r2, #0
 80046c6:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 80046ca:	2001      	movs	r0, #1
 80046cc:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046ce:	6801      	ldr	r1, [r0, #0]
 80046d0:	680a      	ldr	r2, [r1, #0]
 80046d2:	f022 020e 	bic.w	r2, r2, #14
 80046d6:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80046d8:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80046da:	680a      	ldr	r2, [r1, #0]
 80046dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046e0:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80046e2:	6801      	ldr	r1, [r0, #0]
 80046e4:	680a      	ldr	r2, [r1, #0]
 80046e6:	f022 0201 	bic.w	r2, r2, #1
 80046ea:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80046ee:	f002 011c 	and.w	r1, r2, #28
 80046f2:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80046f4:	2201      	movs	r2, #1
 80046f6:	408a      	lsls	r2, r1
 80046f8:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046fc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80046fe:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8004700:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004702:	b132      	cbz	r2, 8004712 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004704:	6811      	ldr	r1, [r2, #0]
 8004706:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800470a:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800470c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800470e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004710:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004718:	2000      	movs	r0, #0
 800471a:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 800471e:	4770      	bx	lr
    return HAL_ERROR;
 8004720:	2001      	movs	r0, #1
}
 8004722:	4770      	bx	lr

08004724 <HAL_DMA_Abort_IT>:
{
 8004724:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004726:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d003      	beq.n	8004738 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004730:	2304      	movs	r3, #4
 8004732:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8004734:	2001      	movs	r0, #1
}
 8004736:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004738:	6802      	ldr	r2, [r0, #0]
 800473a:	6813      	ldr	r3, [r2, #0]
 800473c:	f023 030e 	bic.w	r3, r3, #14
 8004740:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004742:	6802      	ldr	r2, [r0, #0]
 8004744:	6813      	ldr	r3, [r2, #0]
 8004746:	f023 0301 	bic.w	r3, r3, #1
 800474a:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800474c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800474e:	6813      	ldr	r3, [r2, #0]
 8004750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004754:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004756:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004758:	f003 021c 	and.w	r2, r3, #28
 800475c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800475e:	2301      	movs	r3, #1
 8004760:	4093      	lsls	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004764:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004766:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004768:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 800476a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800476c:	b133      	cbz	r3, 800477c <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004774:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004776:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004778:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800477a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800477c:	2301      	movs	r3, #1
 800477e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004782:	2300      	movs	r3, #0
 8004784:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8004788:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800478a:	b113      	cbz	r3, 8004792 <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 800478c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800478e:	2000      	movs	r0, #0
 8004790:	e7d1      	b.n	8004736 <HAL_DMA_Abort_IT+0x12>
 8004792:	2000      	movs	r0, #0
 8004794:	e7cf      	b.n	8004736 <HAL_DMA_Abort_IT+0x12>
	...

08004798 <HAL_DMA_IRQHandler>:
{
 8004798:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800479a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800479c:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800479e:	6804      	ldr	r4, [r0, #0]
 80047a0:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80047a2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80047a4:	f003 031c 	and.w	r3, r3, #28
 80047a8:	2204      	movs	r2, #4
 80047aa:	409a      	lsls	r2, r3
 80047ac:	420a      	tst	r2, r1
 80047ae:	d015      	beq.n	80047dc <HAL_DMA_IRQHandler+0x44>
 80047b0:	f015 0f04 	tst.w	r5, #4
 80047b4:	d012      	beq.n	80047dc <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	f013 0f20 	tst.w	r3, #32
 80047bc:	d103      	bne.n	80047c6 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	f023 0304 	bic.w	r3, r3, #4
 80047c4:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80047c6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80047c8:	f003 021c 	and.w	r2, r3, #28
 80047cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80047ce:	2304      	movs	r3, #4
 80047d0:	4093      	lsls	r3, r2
 80047d2:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80047d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80047d6:	b103      	cbz	r3, 80047da <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 80047d8:	4798      	blx	r3
}
 80047da:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80047dc:	2202      	movs	r2, #2
 80047de:	409a      	lsls	r2, r3
 80047e0:	420a      	tst	r2, r1
 80047e2:	d028      	beq.n	8004836 <HAL_DMA_IRQHandler+0x9e>
 80047e4:	f015 0f02 	tst.w	r5, #2
 80047e8:	d025      	beq.n	8004836 <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	f013 0f20 	tst.w	r3, #32
 80047f0:	d106      	bne.n	8004800 <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047f2:	6823      	ldr	r3, [r4, #0]
 80047f4:	f023 030a 	bic.w	r3, r3, #10
 80047f8:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004800:	6802      	ldr	r2, [r0, #0]
 8004802:	4b1c      	ldr	r3, [pc, #112]	; (8004874 <HAL_DMA_IRQHandler+0xdc>)
 8004804:	429a      	cmp	r2, r3
 8004806:	d90e      	bls.n	8004826 <HAL_DMA_IRQHandler+0x8e>
 8004808:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800480a:	f003 021c 	and.w	r2, r3, #28
 800480e:	2302      	movs	r3, #2
 8004810:	4093      	lsls	r3, r2
 8004812:	4a19      	ldr	r2, [pc, #100]	; (8004878 <HAL_DMA_IRQHandler+0xe0>)
 8004814:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 8004816:	2300      	movs	r3, #0
 8004818:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 800481c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d0db      	beq.n	80047da <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 8004822:	4798      	blx	r3
 8004824:	e7d9      	b.n	80047da <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004826:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004828:	f003 021c 	and.w	r2, r3, #28
 800482c:	2302      	movs	r3, #2
 800482e:	4093      	lsls	r3, r2
 8004830:	4a12      	ldr	r2, [pc, #72]	; (800487c <HAL_DMA_IRQHandler+0xe4>)
 8004832:	6053      	str	r3, [r2, #4]
 8004834:	e7ef      	b.n	8004816 <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004836:	2208      	movs	r2, #8
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	420b      	tst	r3, r1
 800483e:	d0cc      	beq.n	80047da <HAL_DMA_IRQHandler+0x42>
 8004840:	f015 0f08 	tst.w	r5, #8
 8004844:	d0c9      	beq.n	80047da <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	f023 030e 	bic.w	r3, r3, #14
 800484c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800484e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004850:	f003 031c 	and.w	r3, r3, #28
 8004854:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004856:	2201      	movs	r2, #1
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800485e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004860:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004864:	2300      	movs	r3, #0
 8004866:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 800486a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0b4      	beq.n	80047da <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004870:	4798      	blx	r3
  return;
 8004872:	e7b2      	b.n	80047da <HAL_DMA_IRQHandler+0x42>
 8004874:	40020080 	.word	0x40020080
 8004878:	40020400 	.word	0x40020400
 800487c:	40020000 	.word	0x40020000

08004880 <HAL_DMA_GetState>:
  return hdma->State;
 8004880:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8004884:	4770      	bx	lr

08004886 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8004886:	b178      	cbz	r0, 80048a8 <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 8004888:	6803      	ldr	r3, [r0, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 800488c:	f011 0f10 	tst.w	r1, #16
 8004890:	d004      	beq.n	800489c <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8004892:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004896:	d004      	beq.n	80048a2 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 8004898:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 800489c:	601a      	str	r2, [r3, #0]
  return status;
 800489e:	2000      	movs	r0, #0
 80048a0:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80048a2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80048a6:	e7f9      	b.n	800489c <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 80048a8:	2001      	movs	r0, #1
}
 80048aa:	4770      	bx	lr

080048ac <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80048ac:	b410      	push	{r4}
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80048ae:	4c05      	ldr	r4, [pc, #20]	; (80048c4 <FLASH_Program_DoubleWord+0x18>)
 80048b0:	6961      	ldr	r1, [r4, #20]
 80048b2:	f041 0101 	orr.w	r1, r1, #1
 80048b6:	6161      	str	r1, [r4, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80048b8:	6002      	str	r2, [r0, #0]
 80048ba:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80048be:	6043      	str	r3, [r0, #4]
}
 80048c0:	bc10      	pop	{r4}
 80048c2:	4770      	bx	lr
 80048c4:	58004000 	.word	0x58004000

080048c8 <FLASH_Program_Fast>:

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80048c8:	4a0c      	ldr	r2, [pc, #48]	; (80048fc <FLASH_Program_Fast+0x34>)
 80048ca:	6953      	ldr	r3, [r2, #20]
 80048cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048d0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d2:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80048d6:	b672      	cpsid	i
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80048d8:	2340      	movs	r3, #64	; 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80048da:	f851 2b04 	ldr.w	r2, [r1], #4
 80048de:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 80048e2:	3b01      	subs	r3, #1
  }
  while (row_index != 0U);
 80048e4:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80048e8:	d1f7      	bne.n	80048da <FLASH_Program_Fast+0x12>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80048ea:	4b04      	ldr	r3, [pc, #16]	; (80048fc <FLASH_Program_Fast+0x34>)
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80048f2:	d1fa      	bne.n	80048ea <FLASH_Program_Fast+0x22>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f4:	f38c 8810 	msr	PRIMASK, ip
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	58004000 	.word	0x58004000

08004900 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004900:	4b09      	ldr	r3, [pc, #36]	; (8004928 <HAL_FLASH_Unlock+0x28>)
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	db01      	blt.n	800490c <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8004908:	2000      	movs	r0, #0
 800490a:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800490c:	4b06      	ldr	r3, [pc, #24]	; (8004928 <HAL_FLASH_Unlock+0x28>)
 800490e:	4a07      	ldr	r2, [pc, #28]	; (800492c <HAL_FLASH_Unlock+0x2c>)
 8004910:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004912:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8004916:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	2b00      	cmp	r3, #0
 800491c:	db01      	blt.n	8004922 <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 800491e:	2000      	movs	r0, #0
 8004920:	4770      	bx	lr
      status = HAL_ERROR;
 8004922:	2001      	movs	r0, #1
}
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	58004000 	.word	0x58004000
 800492c:	45670123 	.word	0x45670123

08004930 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004930:	4b05      	ldr	r3, [pc, #20]	; (8004948 <HAL_FLASH_Lock+0x18>)
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004938:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	2b00      	cmp	r3, #0
 800493e:	db01      	blt.n	8004944 <HAL_FLASH_Lock+0x14>
    status = HAL_ERROR;
 8004940:	2001      	movs	r0, #1
}
 8004942:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8004944:	2000      	movs	r0, #0
 8004946:	4770      	bx	lr
 8004948:	58004000 	.word	0x58004000

0800494c <FLASH_WaitForLastOperation>:
{
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8004950:	f7fd f976 	bl	8001c40 <HAL_GetTick>
 8004954:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004956:	4b16      	ldr	r3, [pc, #88]	; (80049b0 <FLASH_WaitForLastOperation+0x64>)
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800495e:	d006      	beq.n	800496e <FLASH_WaitForLastOperation+0x22>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004960:	f7fd f96e 	bl	8001c40 <HAL_GetTick>
 8004964:	1b00      	subs	r0, r0, r4
 8004966:	42a8      	cmp	r0, r5
 8004968:	d3f5      	bcc.n	8004956 <FLASH_WaitForLastOperation+0xa>
      return HAL_TIMEOUT;
 800496a:	2003      	movs	r0, #3
}
 800496c:	bd38      	pop	{r3, r4, r5, pc}
  error = FLASH->SR;
 800496e:	4b10      	ldr	r3, [pc, #64]	; (80049b0 <FLASH_WaitForLastOperation+0x64>)
 8004970:	691b      	ldr	r3, [r3, #16]
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004972:	f013 0f01 	tst.w	r3, #1
 8004976:	d002      	beq.n	800497e <FLASH_WaitForLastOperation+0x32>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004978:	4a0d      	ldr	r2, [pc, #52]	; (80049b0 <FLASH_WaitForLastOperation+0x64>)
 800497a:	2101      	movs	r1, #1
 800497c:	6111      	str	r1, [r2, #16]
  error &= FLASH_FLAG_SR_ERRORS;
 800497e:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  __HAL_FLASH_CLEAR_FLAG(error);
 8004982:	4013      	ands	r3, r2
 8004984:	d001      	beq.n	800498a <FLASH_WaitForLastOperation+0x3e>
 8004986:	4a0a      	ldr	r2, [pc, #40]	; (80049b0 <FLASH_WaitForLastOperation+0x64>)
 8004988:	6113      	str	r3, [r2, #16]
  if (error != 0U)
 800498a:	b95b      	cbnz	r3, 80049a4 <FLASH_WaitForLastOperation+0x58>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 800498c:	4b08      	ldr	r3, [pc, #32]	; (80049b0 <FLASH_WaitForLastOperation+0x64>)
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004994:	d00a      	beq.n	80049ac <FLASH_WaitForLastOperation+0x60>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004996:	f7fd f953 	bl	8001c40 <HAL_GetTick>
 800499a:	1b00      	subs	r0, r0, r4
 800499c:	42a8      	cmp	r0, r5
 800499e:	d3f5      	bcc.n	800498c <FLASH_WaitForLastOperation+0x40>
      return HAL_TIMEOUT;
 80049a0:	2003      	movs	r0, #3
 80049a2:	e7e3      	b.n	800496c <FLASH_WaitForLastOperation+0x20>
    pFlash.ErrorCode = error;
 80049a4:	4a03      	ldr	r2, [pc, #12]	; (80049b4 <FLASH_WaitForLastOperation+0x68>)
 80049a6:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 80049a8:	2001      	movs	r0, #1
 80049aa:	e7df      	b.n	800496c <FLASH_WaitForLastOperation+0x20>
  return HAL_OK;
 80049ac:	2000      	movs	r0, #0
 80049ae:	e7dd      	b.n	800496c <FLASH_WaitForLastOperation+0x20>
 80049b0:	58004000 	.word	0x58004000
 80049b4:	2000054c 	.word	0x2000054c

080049b8 <HAL_FLASH_Program>:
{
 80049b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ba:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 80049bc:	4b15      	ldr	r3, [pc, #84]	; (8004a14 <HAL_FLASH_Program+0x5c>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d025      	beq.n	8004a10 <HAL_FLASH_Program+0x58>
 80049c4:	4604      	mov	r4, r0
 80049c6:	460d      	mov	r5, r1
 80049c8:	4616      	mov	r6, r2
 80049ca:	4b12      	ldr	r3, [pc, #72]	; (8004a14 <HAL_FLASH_Program+0x5c>)
 80049cc:	2201      	movs	r2, #1
 80049ce:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80049d0:	2200      	movs	r2, #0
 80049d2:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049d8:	f7ff ffb8 	bl	800494c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80049dc:	b970      	cbnz	r0, 80049fc <HAL_FLASH_Program+0x44>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80049de:	2c01      	cmp	r4, #1
 80049e0:	d010      	beq.n	8004a04 <HAL_FLASH_Program+0x4c>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80049e2:	4631      	mov	r1, r6
 80049e4:	4628      	mov	r0, r5
 80049e6:	f7ff ff6f 	bl	80048c8 <FLASH_Program_Fast>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049ee:	f7ff ffad 	bl	800494c <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80049f2:	4a09      	ldr	r2, [pc, #36]	; (8004a18 <HAL_FLASH_Program+0x60>)
 80049f4:	6953      	ldr	r3, [r2, #20]
 80049f6:	ea23 0304 	bic.w	r3, r3, r4
 80049fa:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 80049fc:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <HAL_FLASH_Program+0x5c>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	701a      	strb	r2, [r3, #0]
}
 8004a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_DoubleWord(Address, Data);
 8004a04:	4632      	mov	r2, r6
 8004a06:	463b      	mov	r3, r7
 8004a08:	4628      	mov	r0, r5
 8004a0a:	f7ff ff4f 	bl	80048ac <FLASH_Program_DoubleWord>
 8004a0e:	e7ec      	b.n	80049ea <HAL_FLASH_Program+0x32>
  __HAL_LOCK(&pFlash);
 8004a10:	2002      	movs	r0, #2
 8004a12:	e7f6      	b.n	8004a02 <HAL_FLASH_Program+0x4a>
 8004a14:	2000054c 	.word	0x2000054c
 8004a18:	58004000 	.word	0x58004000

08004a1c <FLASH_MassErase>:
{
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004a1c:	4a03      	ldr	r2, [pc, #12]	; (8004a2c <FLASH_MassErase+0x10>)
 8004a1e:	6953      	ldr	r3, [r2, #20]
 8004a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a24:	f043 0304 	orr.w	r3, r3, #4
 8004a28:	6153      	str	r3, [r2, #20]
#endif
}
 8004a2a:	4770      	bx	lr
 8004a2c:	58004000 	.word	0x58004000

08004a30 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004a30:	4b18      	ldr	r3, [pc, #96]	; (8004a94 <FLASH_FlushCaches+0x64>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d006      	beq.n	8004a4a <FLASH_FlushCaches+0x1a>
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8004a3c:	4b15      	ldr	r3, [pc, #84]	; (8004a94 <FLASH_FlushCaches+0x64>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d012      	beq.n	8004a6e <FLASH_FlushCaches+0x3e>
    __HAL_FLASH_DATA_CACHE_RESET();
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }
#endif
}
 8004a48:	4770      	bx	lr
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004a4a:	4b12      	ldr	r3, [pc, #72]	; (8004a94 <FLASH_FlushCaches+0x64>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a52:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a62:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a6a:	601a      	str	r2, [r3, #0]
 8004a6c:	e7e6      	b.n	8004a3c <FLASH_FlushCaches+0xc>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004a6e:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <FLASH_FlushCaches+0x64>)
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a76:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a86:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a8e:	601a      	str	r2, [r3, #0]
}
 8004a90:	e7da      	b.n	8004a48 <FLASH_FlushCaches+0x18>
 8004a92:	bf00      	nop
 8004a94:	58004000 	.word	0x58004000

08004a98 <FLASH_AcknowledgePageErase>:
static void FLASH_AcknowledgePageErase(void)
{
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004a98:	4a03      	ldr	r2, [pc, #12]	; (8004aa8 <FLASH_AcknowledgePageErase+0x10>)
 8004a9a:	6953      	ldr	r3, [r2, #20]
 8004a9c:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004aa0:	f023 0302 	bic.w	r3, r3, #2
 8004aa4:	6153      	str	r3, [r2, #20]
#endif
}
 8004aa6:	4770      	bx	lr
 8004aa8:	58004000 	.word	0x58004000

08004aac <FLASH_PageErase>:
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004aac:	4a05      	ldr	r2, [pc, #20]	; (8004ac4 <FLASH_PageErase+0x18>)
 8004aae:	6953      	ldr	r3, [r2, #20]
 8004ab0:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004ab4:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 8004ab8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8004abc:	f040 0002 	orr.w	r0, r0, #2
 8004ac0:	6150      	str	r0, [r2, #20]
}
 8004ac2:	4770      	bx	lr
 8004ac4:	58004000 	.word	0x58004000

08004ac8 <HAL_FLASHEx_Erase>:
{
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8004aca:	4b1e      	ldr	r3, [pc, #120]	; (8004b44 <HAL_FLASHEx_Erase+0x7c>)
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d035      	beq.n	8004b3e <HAL_FLASHEx_Erase+0x76>
 8004ad2:	4605      	mov	r5, r0
 8004ad4:	460f      	mov	r7, r1
 8004ad6:	4b1b      	ldr	r3, [pc, #108]	; (8004b44 <HAL_FLASHEx_Erase+0x7c>)
 8004ad8:	2201      	movs	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004adc:	2200      	movs	r2, #0
 8004ade:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004ae0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ae4:	f7ff ff32 	bl	800494c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8004ae8:	4606      	mov	r6, r0
 8004aea:	bb18      	cbnz	r0, 8004b34 <HAL_FLASHEx_Erase+0x6c>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d013      	beq.n	8004b1a <HAL_FLASHEx_Erase+0x52>
      *PageError = 0xFFFFFFFFU;
 8004af2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004af6:	603b      	str	r3, [r7, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004af8:	686c      	ldr	r4, [r5, #4]
 8004afa:	686b      	ldr	r3, [r5, #4]
 8004afc:	68aa      	ldr	r2, [r5, #8]
 8004afe:	4413      	add	r3, r2
 8004b00:	42a3      	cmp	r3, r4
 8004b02:	d913      	bls.n	8004b2c <HAL_FLASHEx_Erase+0x64>
        FLASH_PageErase(index);
 8004b04:	4620      	mov	r0, r4
 8004b06:	f7ff ffd1 	bl	8004aac <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004b0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b0e:	f7ff ff1d 	bl	800494c <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8004b12:	4606      	mov	r6, r0
 8004b14:	b948      	cbnz	r0, 8004b2a <HAL_FLASHEx_Erase+0x62>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004b16:	3401      	adds	r4, #1
 8004b18:	e7ef      	b.n	8004afa <HAL_FLASHEx_Erase+0x32>
      FLASH_MassErase();
 8004b1a:	f7ff ff7f 	bl	8004a1c <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004b1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b22:	f7ff ff13 	bl	800494c <FLASH_WaitForLastOperation>
 8004b26:	4606      	mov	r6, r0
 8004b28:	e002      	b.n	8004b30 <HAL_FLASHEx_Erase+0x68>
          *PageError = index;
 8004b2a:	603c      	str	r4, [r7, #0]
      FLASH_AcknowledgePageErase();
 8004b2c:	f7ff ffb4 	bl	8004a98 <FLASH_AcknowledgePageErase>
    FLASH_FlushCaches();
 8004b30:	f7ff ff7e 	bl	8004a30 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8004b34:	4b03      	ldr	r3, [pc, #12]	; (8004b44 <HAL_FLASHEx_Erase+0x7c>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	701a      	strb	r2, [r3, #0]
}
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 8004b3e:	2602      	movs	r6, #2
 8004b40:	e7fb      	b.n	8004b3a <HAL_FLASHEx_Erase+0x72>
 8004b42:	bf00      	nop
 8004b44:	2000054c 	.word	0x2000054c

08004b48 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b48:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 8004b4a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b4c:	e069      	b.n	8004c22 <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b4e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b50:	005e      	lsls	r6, r3, #1
 8004b52:	2403      	movs	r4, #3
 8004b54:	40b4      	lsls	r4, r6
 8004b56:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b5a:	68cc      	ldr	r4, [r1, #12]
 8004b5c:	40b4      	lsls	r4, r6
 8004b5e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8004b60:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b62:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b64:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b68:	684c      	ldr	r4, [r1, #4]
 8004b6a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8004b6e:	409c      	lsls	r4, r3
 8004b70:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004b72:	6044      	str	r4, [r0, #4]
 8004b74:	e066      	b.n	8004c44 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b76:	08dd      	lsrs	r5, r3, #3
 8004b78:	3508      	adds	r5, #8
 8004b7a:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b7e:	f003 0c07 	and.w	ip, r3, #7
 8004b82:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004b86:	f04f 0e0f 	mov.w	lr, #15
 8004b8a:	fa0e fe0c 	lsl.w	lr, lr, ip
 8004b8e:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b92:	690c      	ldr	r4, [r1, #16]
 8004b94:	fa04 f40c 	lsl.w	r4, r4, ip
 8004b98:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8004b9c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8004ba0:	e067      	b.n	8004c72 <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ba2:	2402      	movs	r4, #2
 8004ba4:	e000      	b.n	8004ba8 <HAL_GPIO_Init+0x60>
 8004ba6:	2400      	movs	r4, #0
 8004ba8:	fa04 f40e 	lsl.w	r4, r4, lr
 8004bac:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004bae:	f10c 0c02 	add.w	ip, ip, #2
 8004bb2:	4d4b      	ldr	r5, [pc, #300]	; (8004ce0 <HAL_GPIO_Init+0x198>)
 8004bb4:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bb8:	4c4a      	ldr	r4, [pc, #296]	; (8004ce4 <HAL_GPIO_Init+0x19c>)
 8004bba:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8004bbc:	43d4      	mvns	r4, r2
 8004bbe:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bc2:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8004bc6:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
 8004bca:	d001      	beq.n	8004bd0 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8004bcc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004bd0:	4d44      	ldr	r5, [pc, #272]	; (8004ce4 <HAL_GPIO_Init+0x19c>)
 8004bd2:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8004bd4:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004bd6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004bda:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8004bde:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
 8004be2:	d001      	beq.n	8004be8 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 8004be4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8004be8:	4d3e      	ldr	r5, [pc, #248]	; (8004ce4 <HAL_GPIO_Init+0x19c>)
 8004bea:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004bec:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004bf0:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004bf4:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8004bf8:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
 8004bfc:	d001      	beq.n	8004c02 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 8004bfe:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004c02:	4d38      	ldr	r5, [pc, #224]	; (8004ce4 <HAL_GPIO_Init+0x19c>)
 8004c04:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004c08:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004c0c:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c0e:	684e      	ldr	r6, [r1, #4]
 8004c10:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8004c14:	d001      	beq.n	8004c1a <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 8004c16:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004c1a:	4a32      	ldr	r2, [pc, #200]	; (8004ce4 <HAL_GPIO_Init+0x19c>)
 8004c1c:	f8c2 4084 	str.w	r4, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004c20:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c22:	680a      	ldr	r2, [r1, #0]
 8004c24:	fa32 f403 	lsrs.w	r4, r2, r3
 8004c28:	d058      	beq.n	8004cdc <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c2a:	f04f 0c01 	mov.w	ip, #1
 8004c2e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8004c32:	ea1c 0202 	ands.w	r2, ip, r2
 8004c36:	d0f3      	beq.n	8004c20 <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c38:	684c      	ldr	r4, [r1, #4]
 8004c3a:	f004 0403 	and.w	r4, r4, #3
 8004c3e:	3c01      	subs	r4, #1
 8004c40:	2c01      	cmp	r4, #1
 8004c42:	d984      	bls.n	8004b4e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c44:	684c      	ldr	r4, [r1, #4]
 8004c46:	f004 0403 	and.w	r4, r4, #3
 8004c4a:	2c03      	cmp	r4, #3
 8004c4c:	d00c      	beq.n	8004c68 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 8004c4e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c50:	005d      	lsls	r5, r3, #1
 8004c52:	f04f 0c03 	mov.w	ip, #3
 8004c56:	fa0c fc05 	lsl.w	ip, ip, r5
 8004c5a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c5e:	688c      	ldr	r4, [r1, #8]
 8004c60:	40ac      	lsls	r4, r5
 8004c62:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8004c66:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c68:	684c      	ldr	r4, [r1, #4]
 8004c6a:	f004 0403 	and.w	r4, r4, #3
 8004c6e:	2c02      	cmp	r4, #2
 8004c70:	d081      	beq.n	8004b76 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8004c72:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c74:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8004c78:	f04f 0c03 	mov.w	ip, #3
 8004c7c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004c80:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c84:	684c      	ldr	r4, [r1, #4]
 8004c86:	f004 0403 	and.w	r4, r4, #3
 8004c8a:	fa04 f40e 	lsl.w	r4, r4, lr
 8004c8e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8004c92:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c94:	684c      	ldr	r4, [r1, #4]
 8004c96:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8004c9a:	d0c1      	beq.n	8004c20 <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 8004c9c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8004ca0:	f10c 0502 	add.w	r5, ip, #2
 8004ca4:	4c0e      	ldr	r4, [pc, #56]	; (8004ce0 <HAL_GPIO_Init+0x198>)
 8004ca6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004caa:	f003 0e03 	and.w	lr, r3, #3
 8004cae:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8004cb2:	2407      	movs	r4, #7
 8004cb4:	fa04 f40e 	lsl.w	r4, r4, lr
 8004cb8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004cbc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004cc0:	f43f af71 	beq.w	8004ba6 <HAL_GPIO_Init+0x5e>
 8004cc4:	4c08      	ldr	r4, [pc, #32]	; (8004ce8 <HAL_GPIO_Init+0x1a0>)
 8004cc6:	42a0      	cmp	r0, r4
 8004cc8:	d006      	beq.n	8004cd8 <HAL_GPIO_Init+0x190>
 8004cca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004cce:	42a0      	cmp	r0, r4
 8004cd0:	f43f af67 	beq.w	8004ba2 <HAL_GPIO_Init+0x5a>
 8004cd4:	2407      	movs	r4, #7
 8004cd6:	e767      	b.n	8004ba8 <HAL_GPIO_Init+0x60>
 8004cd8:	2401      	movs	r4, #1
 8004cda:	e765      	b.n	8004ba8 <HAL_GPIO_Init+0x60>
  }
}
 8004cdc:	bd70      	pop	{r4, r5, r6, pc}
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	58000800 	.word	0x58000800
 8004ce8:	48000400 	.word	0x48000400

08004cec <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8004cec:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004cee:	fa31 f203 	lsrs.w	r2, r1, r3
 8004cf2:	d071      	beq.n	8004dd8 <HAL_GPIO_DeInit+0xec>
{
 8004cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cf6:	e02e      	b.n	8004d56 <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004cf8:	2502      	movs	r5, #2
 8004cfa:	e000      	b.n	8004cfe <HAL_GPIO_DeInit+0x12>
 8004cfc:	2500      	movs	r5, #0
 8004cfe:	fa05 f50c 	lsl.w	r5, r5, ip
 8004d02:	42a5      	cmp	r5, r4
 8004d04:	d049      	beq.n	8004d9a <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004d06:	6804      	ldr	r4, [r0, #0]
 8004d08:	005d      	lsls	r5, r3, #1
 8004d0a:	f04f 0c03 	mov.w	ip, #3
 8004d0e:	fa0c fc05 	lsl.w	ip, ip, r5
 8004d12:	ea44 040c 	orr.w	r4, r4, ip
 8004d16:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004d18:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8004d1c:	f10e 0e08 	add.w	lr, lr, #8
 8004d20:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8004d24:	f003 0607 	and.w	r6, r3, #7
 8004d28:	00b6      	lsls	r6, r6, #2
 8004d2a:	250f      	movs	r5, #15
 8004d2c:	40b5      	lsls	r5, r6
 8004d2e:	ea24 0405 	bic.w	r4, r4, r5
 8004d32:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d36:	6884      	ldr	r4, [r0, #8]
 8004d38:	ea24 040c 	bic.w	r4, r4, ip
 8004d3c:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d3e:	6844      	ldr	r4, [r0, #4]
 8004d40:	ea24 0202 	bic.w	r2, r4, r2
 8004d44:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d46:	68c2      	ldr	r2, [r0, #12]
 8004d48:	ea22 020c 	bic.w	r2, r2, ip
 8004d4c:	60c2      	str	r2, [r0, #12]
    }

    position++;
 8004d4e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8004d50:	fa31 f203 	lsrs.w	r2, r1, r3
 8004d54:	d03f      	beq.n	8004dd6 <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004d56:	2201      	movs	r2, #1
 8004d58:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8004d5a:	ea12 0701 	ands.w	r7, r2, r1
 8004d5e:	d0f6      	beq.n	8004d4e <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8004d60:	089e      	lsrs	r6, r3, #2
 8004d62:	1cb5      	adds	r5, r6, #2
 8004d64:	4c1d      	ldr	r4, [pc, #116]	; (8004ddc <HAL_GPIO_DeInit+0xf0>)
 8004d66:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004d6a:	f003 0c03 	and.w	ip, r3, #3
 8004d6e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004d72:	f04f 0e07 	mov.w	lr, #7
 8004d76:	fa0e fe0c 	lsl.w	lr, lr, ip
 8004d7a:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004d7e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004d82:	d0bb      	beq.n	8004cfc <HAL_GPIO_DeInit+0x10>
 8004d84:	4d16      	ldr	r5, [pc, #88]	; (8004de0 <HAL_GPIO_DeInit+0xf4>)
 8004d86:	42a8      	cmp	r0, r5
 8004d88:	d005      	beq.n	8004d96 <HAL_GPIO_DeInit+0xaa>
 8004d8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d8e:	42a8      	cmp	r0, r5
 8004d90:	d0b2      	beq.n	8004cf8 <HAL_GPIO_DeInit+0xc>
 8004d92:	2507      	movs	r5, #7
 8004d94:	e7b3      	b.n	8004cfe <HAL_GPIO_DeInit+0x12>
 8004d96:	2501      	movs	r5, #1
 8004d98:	e7b1      	b.n	8004cfe <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 8004d9a:	4c12      	ldr	r4, [pc, #72]	; (8004de4 <HAL_GPIO_DeInit+0xf8>)
 8004d9c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8004da0:	ea25 0507 	bic.w	r5, r5, r7
 8004da4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004da8:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8004dac:	ea25 0507 	bic.w	r5, r5, r7
 8004db0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8004db4:	6825      	ldr	r5, [r4, #0]
 8004db6:	ea25 0507 	bic.w	r5, r5, r7
 8004dba:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004dbc:	6865      	ldr	r5, [r4, #4]
 8004dbe:	ea25 0507 	bic.w	r5, r5, r7
 8004dc2:	6065      	str	r5, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004dc4:	4d05      	ldr	r5, [pc, #20]	; (8004ddc <HAL_GPIO_DeInit+0xf0>)
 8004dc6:	3602      	adds	r6, #2
 8004dc8:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 8004dcc:	ea24 040e 	bic.w	r4, r4, lr
 8004dd0:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 8004dd4:	e797      	b.n	8004d06 <HAL_GPIO_DeInit+0x1a>
  }
}
 8004dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40010000 	.word	0x40010000
 8004de0:	48000400 	.word	0x48000400
 8004de4:	58000800 	.word	0x58000800

08004de8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004de8:	b10a      	cbz	r2, 8004dee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dea:	6181      	str	r1, [r0, #24]
 8004dec:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dee:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004df0:	4770      	bx	lr

08004df2 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004df2:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004df4:	ea01 0203 	and.w	r2, r1, r3
 8004df8:	ea21 0103 	bic.w	r1, r1, r3
 8004dfc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004e00:	6181      	str	r1, [r0, #24]
}
 8004e02:	4770      	bx	lr

08004e04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e04:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e06:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	4203      	tst	r3, r0
 8004e0c:	d100      	bne.n	8004e10 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8004e0e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e10:	4b02      	ldr	r3, [pc, #8]	; (8004e1c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004e12:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e14:	f7fe faea 	bl	80033ec <HAL_GPIO_EXTI_Callback>
}
 8004e18:	e7f9      	b.n	8004e0e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8004e1a:	bf00      	nop
 8004e1c:	58000800 	.word	0x58000800

08004e20 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e20:	6803      	ldr	r3, [r0, #0]
 8004e22:	699a      	ldr	r2, [r3, #24]
 8004e24:	f012 0f02 	tst.w	r2, #2
 8004e28:	d001      	beq.n	8004e2e <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e2e:	6803      	ldr	r3, [r0, #0]
 8004e30:	699a      	ldr	r2, [r3, #24]
 8004e32:	f012 0f01 	tst.w	r2, #1
 8004e36:	d103      	bne.n	8004e40 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	619a      	str	r2, [r3, #24]
  }
}
 8004e40:	4770      	bx	lr

08004e42 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004e42:	b410      	push	{r4}
 8004e44:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e46:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004e4a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e4e:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e50:	4321      	orrs	r1, r4
 8004e52:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e56:	6802      	ldr	r2, [r0, #0]
 8004e58:	6853      	ldr	r3, [r2, #4]
 8004e5a:	0d64      	lsrs	r4, r4, #21
 8004e5c:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8004e60:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8004e64:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8004e68:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8004e6c:	f044 0403 	orr.w	r4, r4, #3
 8004e70:	ea23 0304 	bic.w	r3, r3, r4
 8004e74:	430b      	orrs	r3, r1
 8004e76:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e78:	bc10      	pop	{r4}
 8004e7a:	4770      	bx	lr

08004e7c <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004e7c:	f011 0f01 	tst.w	r1, #1
 8004e80:	d009      	beq.n	8004e96 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e82:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004e86:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e8a:	2b28      	cmp	r3, #40	; 0x28
 8004e8c:	d001      	beq.n	8004e92 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e8e:	23f2      	movs	r3, #242	; 0xf2
 8004e90:	e002      	b.n	8004e98 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004e92:	2342      	movs	r3, #66	; 0x42
 8004e94:	e000      	b.n	8004e98 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8004e96:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004e98:	f011 0f02 	tst.w	r1, #2
 8004e9c:	d009      	beq.n	8004eb2 <I2C_Disable_IRQ+0x36>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004e9e:	f043 0c44 	orr.w	ip, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ea2:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004ea6:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004eaa:	2a28      	cmp	r2, #40	; 0x28
 8004eac:	d010      	beq.n	8004ed0 <I2C_Disable_IRQ+0x54>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004eae:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004eb2:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8004eb6:	d10d      	bne.n	8004ed4 <I2C_Disable_IRQ+0x58>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004eb8:	2910      	cmp	r1, #16
 8004eba:	d00e      	beq.n	8004eda <I2C_Disable_IRQ+0x5e>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ebc:	2920      	cmp	r1, #32
 8004ebe:	d00f      	beq.n	8004ee0 <I2C_Disable_IRQ+0x64>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ec0:	2940      	cmp	r1, #64	; 0x40
 8004ec2:	d010      	beq.n	8004ee6 <I2C_Disable_IRQ+0x6a>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004ec4:	6801      	ldr	r1, [r0, #0]
 8004ec6:	680a      	ldr	r2, [r1, #0]
 8004ec8:	ea22 0303 	bic.w	r3, r2, r3
 8004ecc:	600b      	str	r3, [r1, #0]
}
 8004ece:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004ed0:	4663      	mov	r3, ip
 8004ed2:	e7ee      	b.n	8004eb2 <I2C_Disable_IRQ+0x36>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ed4:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004ed8:	e7ee      	b.n	8004eb8 <I2C_Disable_IRQ+0x3c>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004eda:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004ede:	e7ed      	b.n	8004ebc <I2C_Disable_IRQ+0x40>
    tmpisr |= I2C_IT_STOPI;
 8004ee0:	f043 0320 	orr.w	r3, r3, #32
 8004ee4:	e7ec      	b.n	8004ec0 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI;
 8004ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eea:	e7eb      	b.n	8004ec4 <I2C_Disable_IRQ+0x48>

08004eec <I2C_IsErrorOccurred>:
{
 8004eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef0:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8004ef2:	6803      	ldr	r3, [r0, #0]
 8004ef4:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004ef6:	f016 0610 	ands.w	r6, r6, #16
 8004efa:	d07c      	beq.n	8004ff6 <I2C_IsErrorOccurred+0x10a>
 8004efc:	460d      	mov	r5, r1
 8004efe:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f00:	2210      	movs	r2, #16
 8004f02:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 8004f04:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004f06:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	6998      	ldr	r0, [r3, #24]
 8004f0c:	f010 0f20 	tst.w	r0, #32
 8004f10:	d130      	bne.n	8004f74 <I2C_IsErrorOccurred+0x88>
 8004f12:	bb7f      	cbnz	r7, 8004f74 <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 8004f14:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8004f18:	d0f6      	beq.n	8004f08 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f1a:	f7fc fe91 	bl	8001c40 <HAL_GetTick>
 8004f1e:	eba0 0008 	sub.w	r0, r0, r8
 8004f22:	42a8      	cmp	r0, r5
 8004f24:	d801      	bhi.n	8004f2a <I2C_IsErrorOccurred+0x3e>
 8004f26:	2d00      	cmp	r5, #0
 8004f28:	d1ee      	bne.n	8004f08 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f2a:	6821      	ldr	r1, [r4, #0]
 8004f2c:	684b      	ldr	r3, [r1, #4]
 8004f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 8004f32:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8004f36:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f38:	6988      	ldr	r0, [r1, #24]
 8004f3a:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8004f3e:	d002      	beq.n	8004f46 <I2C_IsErrorOccurred+0x5a>
 8004f40:	b90b      	cbnz	r3, 8004f46 <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 8004f42:	2a20      	cmp	r2, #32
 8004f44:	d10e      	bne.n	8004f64 <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f46:	6823      	ldr	r3, [r4, #0]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	f013 0f20 	tst.w	r3, #32
 8004f4e:	d1db      	bne.n	8004f08 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f50:	f7fc fe76 	bl	8001c40 <HAL_GetTick>
 8004f54:	eba0 0008 	sub.w	r0, r0, r8
 8004f58:	2819      	cmp	r0, #25
 8004f5a:	d9f4      	bls.n	8004f46 <I2C_IsErrorOccurred+0x5a>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004f5c:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8004f60:	2701      	movs	r7, #1
              break;
 8004f62:	e7d1      	b.n	8004f08 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f64:	684b      	ldr	r3, [r1, #4]
 8004f66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f6a:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8004f6c:	f7fc fe68 	bl	8001c40 <HAL_GetTick>
 8004f70:	4680      	mov	r8, r0
 8004f72:	e7e8      	b.n	8004f46 <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 8004f74:	b90f      	cbnz	r7, 8004f7a <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f76:	2220      	movs	r2, #32
 8004f78:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004f7a:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8004f7e:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8004f80:	6822      	ldr	r2, [r4, #0]
 8004f82:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f84:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004f88:	d005      	beq.n	8004f96 <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 8004f8a:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f92:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8004f94:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f96:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004f9a:	d006      	beq.n	8004faa <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 8004f9c:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fa0:	6822      	ldr	r2, [r4, #0]
 8004fa2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fa6:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8004fa8:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004faa:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004fae:	d024      	beq.n	8004ffa <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004fb0:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fba:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8004fbc:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8004fbe:	4620      	mov	r0, r4
 8004fc0:	f7ff ff2e 	bl	8004e20 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004fc4:	6822      	ldr	r2, [r4, #0]
 8004fc6:	6853      	ldr	r3, [r2, #4]
 8004fc8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004fcc:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004fd0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004fd4:	f023 0301 	bic.w	r3, r3, #1
 8004fd8:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8004fda:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004fdc:	4333      	orrs	r3, r6
 8004fde:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fe0:	2320      	movs	r3, #32
 8004fe2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004fec:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	2500      	movs	r5, #0
 8004ff8:	e7c2      	b.n	8004f80 <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 8004ffa:	2d00      	cmp	r5, #0
 8004ffc:	d0f8      	beq.n	8004ff0 <I2C_IsErrorOccurred+0x104>
 8004ffe:	e7de      	b.n	8004fbe <I2C_IsErrorOccurred+0xd2>

08005000 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005000:	b570      	push	{r4, r5, r6, lr}
 8005002:	4604      	mov	r4, r0
 8005004:	460d      	mov	r5, r1
 8005006:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	f013 0f02 	tst.w	r3, #2
 8005010:	d11d      	bne.n	800504e <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005012:	4632      	mov	r2, r6
 8005014:	4629      	mov	r1, r5
 8005016:	4620      	mov	r0, r4
 8005018:	f7ff ff68 	bl	8004eec <I2C_IsErrorOccurred>
 800501c:	b9c8      	cbnz	r0, 8005052 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 800501e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8005022:	d0f1      	beq.n	8005008 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005024:	f7fc fe0c 	bl	8001c40 <HAL_GetTick>
 8005028:	1b80      	subs	r0, r0, r6
 800502a:	42a8      	cmp	r0, r5
 800502c:	d801      	bhi.n	8005032 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800502e:	2d00      	cmp	r5, #0
 8005030:	d1ea      	bne.n	8005008 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005032:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005034:	f043 0320 	orr.w	r3, r3, #32
 8005038:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800503a:	2320      	movs	r3, #32
 800503c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005040:	2300      	movs	r3, #0
 8005042:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8005046:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 800504a:	2001      	movs	r0, #1
 800504c:	e000      	b.n	8005050 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 800504e:	2000      	movs	r0, #0
}
 8005050:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005052:	2001      	movs	r0, #1
 8005054:	e7fc      	b.n	8005050 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08005056 <I2C_WaitOnFlagUntilTimeout>:
{
 8005056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800505a:	4606      	mov	r6, r0
 800505c:	4688      	mov	r8, r1
 800505e:	4617      	mov	r7, r2
 8005060:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005062:	6834      	ldr	r4, [r6, #0]
 8005064:	69a4      	ldr	r4, [r4, #24]
 8005066:	ea38 0404 	bics.w	r4, r8, r4
 800506a:	bf0c      	ite	eq
 800506c:	2401      	moveq	r4, #1
 800506e:	2400      	movne	r4, #0
 8005070:	42bc      	cmp	r4, r7
 8005072:	d118      	bne.n	80050a6 <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8005074:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8005078:	d0f3      	beq.n	8005062 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800507a:	f7fc fde1 	bl	8001c40 <HAL_GetTick>
 800507e:	9b06      	ldr	r3, [sp, #24]
 8005080:	1ac0      	subs	r0, r0, r3
 8005082:	42a8      	cmp	r0, r5
 8005084:	d801      	bhi.n	800508a <I2C_WaitOnFlagUntilTimeout+0x34>
 8005086:	2d00      	cmp	r5, #0
 8005088:	d1eb      	bne.n	8005062 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800508a:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800508c:	f043 0320 	orr.w	r3, r3, #32
 8005090:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005092:	2320      	movs	r3, #32
 8005094:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005098:	2300      	movs	r3, #0
 800509a:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800509e:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 80050a2:	2001      	movs	r0, #1
 80050a4:	e000      	b.n	80050a8 <I2C_WaitOnFlagUntilTimeout+0x52>
  return HAL_OK;
 80050a6:	2000      	movs	r0, #0
}
 80050a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080050ac <I2C_RequestMemoryWrite>:
{
 80050ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050b0:	b082      	sub	sp, #8
 80050b2:	4604      	mov	r4, r0
 80050b4:	4690      	mov	r8, r2
 80050b6:	461d      	mov	r5, r3
 80050b8:	9e08      	ldr	r6, [sp, #32]
 80050ba:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80050bc:	4b19      	ldr	r3, [pc, #100]	; (8005124 <I2C_RequestMemoryWrite+0x78>)
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050c4:	b2ea      	uxtb	r2, r5
 80050c6:	f7ff febc 	bl	8004e42 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ca:	463a      	mov	r2, r7
 80050cc:	4631      	mov	r1, r6
 80050ce:	4620      	mov	r0, r4
 80050d0:	f7ff ff96 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 80050d4:	b9f8      	cbnz	r0, 8005116 <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050d6:	2d01      	cmp	r5, #1
 80050d8:	d10e      	bne.n	80050f8 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	fa5f f288 	uxtb.w	r2, r8
 80050e0:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050e2:	9700      	str	r7, [sp, #0]
 80050e4:	4633      	mov	r3, r6
 80050e6:	2200      	movs	r2, #0
 80050e8:	2180      	movs	r1, #128	; 0x80
 80050ea:	4620      	mov	r0, r4
 80050ec:	f7ff ffb3 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 80050f0:	b9a8      	cbnz	r0, 800511e <I2C_RequestMemoryWrite+0x72>
}
 80050f2:	b002      	add	sp, #8
 80050f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	ea4f 2218 	mov.w	r2, r8, lsr #8
 80050fe:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005100:	463a      	mov	r2, r7
 8005102:	4631      	mov	r1, r6
 8005104:	4620      	mov	r0, r4
 8005106:	f7ff ff7b 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 800510a:	b930      	cbnz	r0, 800511a <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800510c:	6823      	ldr	r3, [r4, #0]
 800510e:	fa5f f288 	uxtb.w	r2, r8
 8005112:	629a      	str	r2, [r3, #40]	; 0x28
 8005114:	e7e5      	b.n	80050e2 <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 8005116:	2001      	movs	r0, #1
 8005118:	e7eb      	b.n	80050f2 <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 800511a:	2001      	movs	r0, #1
 800511c:	e7e9      	b.n	80050f2 <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 800511e:	2001      	movs	r0, #1
 8005120:	e7e7      	b.n	80050f2 <I2C_RequestMemoryWrite+0x46>
 8005122:	bf00      	nop
 8005124:	80002000 	.word	0x80002000

08005128 <I2C_RequestMemoryRead>:
{
 8005128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512c:	b082      	sub	sp, #8
 800512e:	4604      	mov	r4, r0
 8005130:	4690      	mov	r8, r2
 8005132:	461d      	mov	r5, r3
 8005134:	9e08      	ldr	r6, [sp, #32]
 8005136:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005138:	4b18      	ldr	r3, [pc, #96]	; (800519c <I2C_RequestMemoryRead+0x74>)
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	2300      	movs	r3, #0
 800513e:	b2ea      	uxtb	r2, r5
 8005140:	f7ff fe7f 	bl	8004e42 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005144:	463a      	mov	r2, r7
 8005146:	4631      	mov	r1, r6
 8005148:	4620      	mov	r0, r4
 800514a:	f7ff ff59 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 800514e:	b9f8      	cbnz	r0, 8005190 <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005150:	2d01      	cmp	r5, #1
 8005152:	d10e      	bne.n	8005172 <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	fa5f f288 	uxtb.w	r2, r8
 800515a:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800515c:	9700      	str	r7, [sp, #0]
 800515e:	4633      	mov	r3, r6
 8005160:	2200      	movs	r2, #0
 8005162:	2140      	movs	r1, #64	; 0x40
 8005164:	4620      	mov	r0, r4
 8005166:	f7ff ff76 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 800516a:	b9a8      	cbnz	r0, 8005198 <I2C_RequestMemoryRead+0x70>
}
 800516c:	b002      	add	sp, #8
 800516e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005178:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800517a:	463a      	mov	r2, r7
 800517c:	4631      	mov	r1, r6
 800517e:	4620      	mov	r0, r4
 8005180:	f7ff ff3e 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 8005184:	b930      	cbnz	r0, 8005194 <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	fa5f f288 	uxtb.w	r2, r8
 800518c:	629a      	str	r2, [r3, #40]	; 0x28
 800518e:	e7e5      	b.n	800515c <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 8005190:	2001      	movs	r0, #1
 8005192:	e7eb      	b.n	800516c <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 8005194:	2001      	movs	r0, #1
 8005196:	e7e9      	b.n	800516c <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 8005198:	2001      	movs	r0, #1
 800519a:	e7e7      	b.n	800516c <I2C_RequestMemoryRead+0x44>
 800519c:	80002000 	.word	0x80002000

080051a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80051a0:	b570      	push	{r4, r5, r6, lr}
 80051a2:	4605      	mov	r5, r0
 80051a4:	460c      	mov	r4, r1
 80051a6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051a8:	682b      	ldr	r3, [r5, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	f013 0f20 	tst.w	r3, #32
 80051b0:	d11a      	bne.n	80051e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051b2:	4632      	mov	r2, r6
 80051b4:	4621      	mov	r1, r4
 80051b6:	4628      	mov	r0, r5
 80051b8:	f7ff fe98 	bl	8004eec <I2C_IsErrorOccurred>
 80051bc:	b9b0      	cbnz	r0, 80051ec <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051be:	f7fc fd3f 	bl	8001c40 <HAL_GetTick>
 80051c2:	1b80      	subs	r0, r0, r6
 80051c4:	42a0      	cmp	r0, r4
 80051c6:	d801      	bhi.n	80051cc <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 80051c8:	2c00      	cmp	r4, #0
 80051ca:	d1ed      	bne.n	80051a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051cc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80051ce:	f043 0320 	orr.w	r3, r3, #32
 80051d2:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80051d4:	2320      	movs	r3, #32
 80051d6:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051da:	2300      	movs	r3, #0
 80051dc:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80051e0:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 80051e4:	2001      	movs	r0, #1
}
 80051e6:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80051e8:	2000      	movs	r0, #0
 80051ea:	e7fc      	b.n	80051e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 80051ec:	2001      	movs	r0, #1
 80051ee:	e7fa      	b.n	80051e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

080051f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80051f0:	b570      	push	{r4, r5, r6, lr}
 80051f2:	4604      	mov	r4, r0
 80051f4:	460d      	mov	r5, r1
 80051f6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f013 0f04 	tst.w	r3, #4
 8005200:	d149      	bne.n	8005296 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005202:	4632      	mov	r2, r6
 8005204:	4629      	mov	r1, r5
 8005206:	4620      	mov	r0, r4
 8005208:	f7ff fe70 	bl	8004eec <I2C_IsErrorOccurred>
 800520c:	4601      	mov	r1, r0
 800520e:	2800      	cmp	r0, #0
 8005210:	d143      	bne.n	800529a <I2C_WaitOnRXNEFlagUntilTimeout+0xaa>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	699a      	ldr	r2, [r3, #24]
 8005216:	f012 0f20 	tst.w	r2, #32
 800521a:	d113      	bne.n	8005244 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800521c:	f7fc fd10 	bl	8001c40 <HAL_GetTick>
 8005220:	1b80      	subs	r0, r0, r6
 8005222:	42a8      	cmp	r0, r5
 8005224:	d801      	bhi.n	800522a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8005226:	2d00      	cmp	r5, #0
 8005228:	d1e6      	bne.n	80051f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800522a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800522c:	f043 0320 	orr.w	r3, r3, #32
 8005230:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005232:	2320      	movs	r3, #32
 8005234:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8005238:	2300      	movs	r3, #0
 800523a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800523e:	2101      	movs	r1, #1
}
 8005240:	4608      	mov	r0, r1
 8005242:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005244:	699a      	ldr	r2, [r3, #24]
 8005246:	f012 0f04 	tst.w	r2, #4
 800524a:	d002      	beq.n	8005252 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800524c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800524e:	2a00      	cmp	r2, #0
 8005250:	d1f6      	bne.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	f012 0f10 	tst.w	r2, #16
 8005258:	d01a      	beq.n	8005290 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800525a:	2210      	movs	r2, #16
 800525c:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800525e:	2304      	movs	r3, #4
 8005260:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005262:	6823      	ldr	r3, [r4, #0]
 8005264:	2220      	movs	r2, #32
 8005266:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8005268:	6821      	ldr	r1, [r4, #0]
 800526a:	684b      	ldr	r3, [r1, #4]
 800526c:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005270:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005274:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800527e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005282:	2300      	movs	r3, #0
 8005284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8005288:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 800528c:	2101      	movs	r1, #1
 800528e:	e7d7      	b.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005290:	2300      	movs	r3, #0
 8005292:	6463      	str	r3, [r4, #68]	; 0x44
 8005294:	e7e5      	b.n	8005262 <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
  return HAL_OK;
 8005296:	2100      	movs	r1, #0
 8005298:	e7d2      	b.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 800529a:	2101      	movs	r1, #1
 800529c:	e7d0      	b.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>

0800529e <HAL_I2C_Init>:
  if (hi2c == NULL)
 800529e:	2800      	cmp	r0, #0
 80052a0:	d059      	beq.n	8005356 <HAL_I2C_Init+0xb8>
{
 80052a2:	b510      	push	{r4, lr}
 80052a4:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052a6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d043      	beq.n	8005336 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80052ae:	2324      	movs	r3, #36	; 0x24
 80052b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80052b4:	6822      	ldr	r2, [r4, #0]
 80052b6:	6813      	ldr	r3, [r2, #0]
 80052b8:	f023 0301 	bic.w	r3, r3, #1
 80052bc:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052be:	6863      	ldr	r3, [r4, #4]
 80052c0:	6822      	ldr	r2, [r4, #0]
 80052c2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80052c6:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	6893      	ldr	r3, [r2, #8]
 80052cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052d0:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052d2:	68e3      	ldr	r3, [r4, #12]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d033      	beq.n	8005340 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052d8:	68a3      	ldr	r3, [r4, #8]
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80052e0:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052e2:	68e3      	ldr	r3, [r4, #12]
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d031      	beq.n	800534c <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052e8:	6822      	ldr	r2, [r4, #0]
 80052ea:	6853      	ldr	r3, [r2, #4]
 80052ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052f4:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052f6:	6822      	ldr	r2, [r4, #0]
 80052f8:	68d3      	ldr	r3, [r2, #12]
 80052fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052fe:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005300:	6923      	ldr	r3, [r4, #16]
 8005302:	6962      	ldr	r2, [r4, #20]
 8005304:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005306:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005308:	6822      	ldr	r2, [r4, #0]
 800530a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800530e:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005310:	69e3      	ldr	r3, [r4, #28]
 8005312:	6a21      	ldr	r1, [r4, #32]
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	430b      	orrs	r3, r1
 8005318:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800531a:	6822      	ldr	r2, [r4, #0]
 800531c:	6813      	ldr	r3, [r2, #0]
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005324:	2000      	movs	r0, #0
 8005326:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005328:	2320      	movs	r3, #32
 800532a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800532e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005330:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8005334:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8005336:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800533a:	f7fc f9df 	bl	80016fc <HAL_I2C_MspInit>
 800533e:	e7b6      	b.n	80052ae <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005340:	68a3      	ldr	r3, [r4, #8]
 8005342:	6822      	ldr	r2, [r4, #0]
 8005344:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005348:	6093      	str	r3, [r2, #8]
 800534a:	e7ca      	b.n	80052e2 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005352:	605a      	str	r2, [r3, #4]
 8005354:	e7c8      	b.n	80052e8 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8005356:	2001      	movs	r0, #1
}
 8005358:	4770      	bx	lr
	...

0800535c <HAL_I2C_Master_Transmit>:
{
 800535c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005360:	b082      	sub	sp, #8
 8005362:	460f      	mov	r7, r1
 8005364:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005366:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800536a:	b2c9      	uxtb	r1, r1
 800536c:	2920      	cmp	r1, #32
 800536e:	f040 80a3 	bne.w	80054b8 <HAL_I2C_Master_Transmit+0x15c>
 8005372:	4604      	mov	r4, r0
 8005374:	4690      	mov	r8, r2
 8005376:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8005378:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800537c:	2b01      	cmp	r3, #1
 800537e:	f000 809f 	beq.w	80054c0 <HAL_I2C_Master_Transmit+0x164>
 8005382:	f04f 0a01 	mov.w	sl, #1
 8005386:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800538a:	f7fc fc59 	bl	8001c40 <HAL_GetTick>
 800538e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005390:	9000      	str	r0, [sp, #0]
 8005392:	2319      	movs	r3, #25
 8005394:	4652      	mov	r2, sl
 8005396:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800539a:	4620      	mov	r0, r4
 800539c:	f7ff fe5b 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	f040 808f 	bne.w	80054c4 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053a6:	2321      	movs	r3, #33	; 0x21
 80053a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80053ac:	2310      	movs	r3, #16
 80053ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80053b6:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80053ba:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80053be:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2bff      	cmp	r3, #255	; 0xff
 80053c6:	d90a      	bls.n	80053de <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053c8:	22ff      	movs	r2, #255	; 0xff
 80053ca:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053cc:	4b41      	ldr	r3, [pc, #260]	; (80054d4 <HAL_I2C_Master_Transmit+0x178>)
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053d4:	4639      	mov	r1, r7
 80053d6:	4620      	mov	r0, r4
 80053d8:	f7ff fd33 	bl	8004e42 <I2C_TransferConfig>
 80053dc:	e018      	b.n	8005410 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 80053de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80053e0:	b292      	uxth	r2, r2
 80053e2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053e4:	4b3b      	ldr	r3, [pc, #236]	; (80054d4 <HAL_I2C_Master_Transmit+0x178>)
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	4639      	mov	r1, r7
 80053f0:	4620      	mov	r0, r4
 80053f2:	f7ff fd26 	bl	8004e42 <I2C_TransferConfig>
 80053f6:	e00b      	b.n	8005410 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 80053f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80053fa:	b292      	uxth	r2, r2
 80053fc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053fe:	2300      	movs	r3, #0
 8005400:	9300      	str	r3, [sp, #0]
 8005402:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	4639      	mov	r1, r7
 800540a:	4620      	mov	r0, r4
 800540c:	f7ff fd19 	bl	8004e42 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005410:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005412:	b29b      	uxth	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d033      	beq.n	8005480 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005418:	462a      	mov	r2, r5
 800541a:	4631      	mov	r1, r6
 800541c:	4620      	mov	r0, r4
 800541e:	f7ff fdef 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 8005422:	2800      	cmp	r0, #0
 8005424:	d150      	bne.n	80054c8 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005426:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	7812      	ldrb	r2, [r2, #0]
 800542c:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800542e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005430:	3301      	adds	r3, #1
 8005432:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005434:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29b      	uxth	r3, r3
 800543c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800543e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005440:	3b01      	subs	r3, #1
 8005442:	b29b      	uxth	r3, r3
 8005444:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005446:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005448:	b292      	uxth	r2, r2
 800544a:	2a00      	cmp	r2, #0
 800544c:	d0e0      	beq.n	8005410 <HAL_I2C_Master_Transmit+0xb4>
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1de      	bne.n	8005410 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005452:	9500      	str	r5, [sp, #0]
 8005454:	4633      	mov	r3, r6
 8005456:	2200      	movs	r2, #0
 8005458:	2180      	movs	r1, #128	; 0x80
 800545a:	4620      	mov	r0, r4
 800545c:	f7ff fdfb 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 8005460:	bba0      	cbnz	r0, 80054cc <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005462:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005464:	b29b      	uxth	r3, r3
 8005466:	2bff      	cmp	r3, #255	; 0xff
 8005468:	d9c6      	bls.n	80053f8 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800546a:	22ff      	movs	r2, #255	; 0xff
 800546c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800546e:	2300      	movs	r3, #0
 8005470:	9300      	str	r3, [sp, #0]
 8005472:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005476:	4639      	mov	r1, r7
 8005478:	4620      	mov	r0, r4
 800547a:	f7ff fce2 	bl	8004e42 <I2C_TransferConfig>
 800547e:	e7c7      	b.n	8005410 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005480:	462a      	mov	r2, r5
 8005482:	4631      	mov	r1, r6
 8005484:	4620      	mov	r0, r4
 8005486:	f7ff fe8b 	bl	80051a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800548a:	bb08      	cbnz	r0, 80054d0 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	2220      	movs	r2, #32
 8005490:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005492:	6821      	ldr	r1, [r4, #0]
 8005494:	684b      	ldr	r3, [r1, #4]
 8005496:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800549a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800549e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80054a2:	f023 0301 	bic.w	r3, r3, #1
 80054a6:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80054a8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054ac:	2300      	movs	r3, #0
 80054ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80054b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 80054b6:	e000      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 80054b8:	2002      	movs	r0, #2
}
 80054ba:	b002      	add	sp, #8
 80054bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 80054c0:	2002      	movs	r0, #2
 80054c2:	e7fa      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 80054c4:	2001      	movs	r0, #1
 80054c6:	e7f8      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 80054c8:	2001      	movs	r0, #1
 80054ca:	e7f6      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 80054cc:	2001      	movs	r0, #1
 80054ce:	e7f4      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 80054d0:	2001      	movs	r0, #1
 80054d2:	e7f2      	b.n	80054ba <HAL_I2C_Master_Transmit+0x15e>
 80054d4:	80002000 	.word	0x80002000

080054d8 <HAL_I2C_Master_Receive>:
{
 80054d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054dc:	b082      	sub	sp, #8
 80054de:	460f      	mov	r7, r1
 80054e0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80054e2:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80054e6:	b2c9      	uxtb	r1, r1
 80054e8:	2920      	cmp	r1, #32
 80054ea:	f040 80a2 	bne.w	8005632 <HAL_I2C_Master_Receive+0x15a>
 80054ee:	4604      	mov	r4, r0
 80054f0:	4690      	mov	r8, r2
 80054f2:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 80054f4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	f000 809e 	beq.w	800563a <HAL_I2C_Master_Receive+0x162>
 80054fe:	f04f 0a01 	mov.w	sl, #1
 8005502:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005506:	f7fc fb9b 	bl	8001c40 <HAL_GetTick>
 800550a:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800550c:	9000      	str	r0, [sp, #0]
 800550e:	2319      	movs	r3, #25
 8005510:	4652      	mov	r2, sl
 8005512:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005516:	4620      	mov	r0, r4
 8005518:	f7ff fd9d 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 800551c:	2800      	cmp	r0, #0
 800551e:	f040 808e 	bne.w	800563e <HAL_I2C_Master_Receive+0x166>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005522:	2322      	movs	r3, #34	; 0x22
 8005524:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005528:	2310      	movs	r3, #16
 800552a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800552e:	2300      	movs	r3, #0
 8005530:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005532:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005536:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800553a:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800553c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800553e:	b29b      	uxth	r3, r3
 8005540:	2bff      	cmp	r3, #255	; 0xff
 8005542:	d90a      	bls.n	800555a <HAL_I2C_Master_Receive+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005544:	22ff      	movs	r2, #255	; 0xff
 8005546:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005548:	4b41      	ldr	r3, [pc, #260]	; (8005650 <HAL_I2C_Master_Receive+0x178>)
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005550:	4639      	mov	r1, r7
 8005552:	4620      	mov	r0, r4
 8005554:	f7ff fc75 	bl	8004e42 <I2C_TransferConfig>
 8005558:	e018      	b.n	800558c <HAL_I2C_Master_Receive+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 800555a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800555c:	b292      	uxth	r2, r2
 800555e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005560:	4b3b      	ldr	r3, [pc, #236]	; (8005650 <HAL_I2C_Master_Receive+0x178>)
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	4639      	mov	r1, r7
 800556c:	4620      	mov	r0, r4
 800556e:	f7ff fc68 	bl	8004e42 <I2C_TransferConfig>
 8005572:	e00b      	b.n	800558c <HAL_I2C_Master_Receive+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8005574:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005576:	b292      	uxth	r2, r2
 8005578:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800557a:	2300      	movs	r3, #0
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	4639      	mov	r1, r7
 8005586:	4620      	mov	r0, r4
 8005588:	f7ff fc5b 	bl	8004e42 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800558c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d032      	beq.n	80055fa <HAL_I2C_Master_Receive+0x122>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005594:	462a      	mov	r2, r5
 8005596:	4631      	mov	r1, r6
 8005598:	4620      	mov	r0, r4
 800559a:	f7ff fe29 	bl	80051f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800559e:	2800      	cmp	r0, #0
 80055a0:	d14f      	bne.n	8005642 <HAL_I2C_Master_Receive+0x16a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055a8:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80055aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055ac:	3301      	adds	r3, #1
 80055ae:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80055b0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80055b2:	3a01      	subs	r2, #1
 80055b4:	b292      	uxth	r2, r2
 80055b6:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80055b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	3b01      	subs	r3, #1
 80055be:	b29b      	uxth	r3, r3
 80055c0:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0e0      	beq.n	800558c <HAL_I2C_Master_Receive+0xb4>
 80055ca:	2a00      	cmp	r2, #0
 80055cc:	d1de      	bne.n	800558c <HAL_I2C_Master_Receive+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055ce:	9500      	str	r5, [sp, #0]
 80055d0:	4633      	mov	r3, r6
 80055d2:	2180      	movs	r1, #128	; 0x80
 80055d4:	4620      	mov	r0, r4
 80055d6:	f7ff fd3e 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 80055da:	bba0      	cbnz	r0, 8005646 <HAL_I2C_Master_Receive+0x16e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80055de:	b29b      	uxth	r3, r3
 80055e0:	2bff      	cmp	r3, #255	; 0xff
 80055e2:	d9c7      	bls.n	8005574 <HAL_I2C_Master_Receive+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055e4:	22ff      	movs	r2, #255	; 0xff
 80055e6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80055e8:	2300      	movs	r3, #0
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055f0:	4639      	mov	r1, r7
 80055f2:	4620      	mov	r0, r4
 80055f4:	f7ff fc25 	bl	8004e42 <I2C_TransferConfig>
 80055f8:	e7c8      	b.n	800558c <HAL_I2C_Master_Receive+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055fa:	462a      	mov	r2, r5
 80055fc:	4631      	mov	r1, r6
 80055fe:	4620      	mov	r0, r4
 8005600:	f7ff fdce 	bl	80051a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005604:	bb08      	cbnz	r0, 800564a <HAL_I2C_Master_Receive+0x172>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	2220      	movs	r2, #32
 800560a:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800560c:	6821      	ldr	r1, [r4, #0]
 800560e:	684b      	ldr	r3, [r1, #4]
 8005610:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005614:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005618:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800561c:	f023 0301 	bic.w	r3, r3, #1
 8005620:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005622:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005626:	2300      	movs	r3, #0
 8005628:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800562c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005630:	e000      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
    return HAL_BUSY;
 8005632:	2002      	movs	r0, #2
}
 8005634:	b002      	add	sp, #8
 8005636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800563a:	2002      	movs	r0, #2
 800563c:	e7fa      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 800563e:	2001      	movs	r0, #1
 8005640:	e7f8      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
        return HAL_ERROR;
 8005642:	2001      	movs	r0, #1
 8005644:	e7f6      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
          return HAL_ERROR;
 8005646:	2001      	movs	r0, #1
 8005648:	e7f4      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 800564a:	2001      	movs	r0, #1
 800564c:	e7f2      	b.n	8005634 <HAL_I2C_Master_Receive+0x15c>
 800564e:	bf00      	nop
 8005650:	80002400 	.word	0x80002400

08005654 <HAL_I2C_Mem_Write>:
{
 8005654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005658:	b083      	sub	sp, #12
 800565a:	460e      	mov	r6, r1
 800565c:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005660:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005662:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005666:	b2c9      	uxtb	r1, r1
 8005668:	2920      	cmp	r1, #32
 800566a:	f040 80bb 	bne.w	80057e4 <HAL_I2C_Mem_Write+0x190>
 800566e:	4604      	mov	r4, r0
 8005670:	4690      	mov	r8, r2
 8005672:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8005674:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005676:	b1cb      	cbz	r3, 80056ac <HAL_I2C_Mem_Write+0x58>
 8005678:	f1ba 0f00 	cmp.w	sl, #0
 800567c:	d016      	beq.n	80056ac <HAL_I2C_Mem_Write+0x58>
    __HAL_LOCK(hi2c);
 800567e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005682:	2b01      	cmp	r3, #1
 8005684:	f000 80b2 	beq.w	80057ec <HAL_I2C_Mem_Write+0x198>
 8005688:	f04f 0b01 	mov.w	fp, #1
 800568c:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005690:	f7fc fad6 	bl	8001c40 <HAL_GetTick>
 8005694:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005696:	9000      	str	r0, [sp, #0]
 8005698:	2319      	movs	r3, #25
 800569a:	465a      	mov	r2, fp
 800569c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056a0:	4620      	mov	r0, r4
 80056a2:	f7ff fcd8 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 80056a6:	b130      	cbz	r0, 80056b6 <HAL_I2C_Mem_Write+0x62>
      return HAL_ERROR;
 80056a8:	2001      	movs	r0, #1
 80056aa:	e09c      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056b0:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 80056b2:	2001      	movs	r0, #1
 80056b4:	e097      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056b6:	2321      	movs	r3, #33	; 0x21
 80056b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056bc:	2340      	movs	r3, #64	; 0x40
 80056be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80056c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056c8:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80056ca:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056ce:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056d0:	9701      	str	r7, [sp, #4]
 80056d2:	9500      	str	r5, [sp, #0]
 80056d4:	464b      	mov	r3, r9
 80056d6:	4642      	mov	r2, r8
 80056d8:	4631      	mov	r1, r6
 80056da:	4620      	mov	r0, r4
 80056dc:	f7ff fce6 	bl	80050ac <I2C_RequestMemoryWrite>
 80056e0:	b970      	cbnz	r0, 8005700 <HAL_I2C_Mem_Write+0xac>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2bff      	cmp	r3, #255	; 0xff
 80056e8:	d90f      	bls.n	800570a <HAL_I2C_Mem_Write+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056ea:	22ff      	movs	r2, #255	; 0xff
 80056ec:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80056ee:	2300      	movs	r3, #0
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056f6:	4631      	mov	r1, r6
 80056f8:	4620      	mov	r0, r4
 80056fa:	f7ff fba2 	bl	8004e42 <I2C_TransferConfig>
 80056fe:	e021      	b.n	8005744 <HAL_I2C_Mem_Write+0xf0>
      __HAL_UNLOCK(hi2c);
 8005700:	2300      	movs	r3, #0
 8005702:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005706:	4658      	mov	r0, fp
 8005708:	e06d      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
      hi2c->XferSize = hi2c->XferCount;
 800570a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800570c:	b292      	uxth	r2, r2
 800570e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005710:	2300      	movs	r3, #0
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	4631      	mov	r1, r6
 800571c:	4620      	mov	r0, r4
 800571e:	f7ff fb90 	bl	8004e42 <I2C_TransferConfig>
 8005722:	e00f      	b.n	8005744 <HAL_I2C_Mem_Write+0xf0>
          hi2c->XferSize = hi2c->XferCount;
 8005724:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005726:	b292      	uxth	r2, r2
 8005728:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800572a:	2300      	movs	r3, #0
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005732:	b2d2      	uxtb	r2, r2
 8005734:	4631      	mov	r1, r6
 8005736:	4620      	mov	r0, r4
 8005738:	f7ff fb83 	bl	8004e42 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800573c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d033      	beq.n	80057ac <HAL_I2C_Mem_Write+0x158>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005744:	463a      	mov	r2, r7
 8005746:	4629      	mov	r1, r5
 8005748:	4620      	mov	r0, r4
 800574a:	f7ff fc59 	bl	8005000 <I2C_WaitOnTXISFlagUntilTimeout>
 800574e:	2800      	cmp	r0, #0
 8005750:	d14e      	bne.n	80057f0 <HAL_I2C_Mem_Write+0x19c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005752:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	7812      	ldrb	r2, [r2, #0]
 8005758:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800575a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800575c:	3301      	adds	r3, #1
 800575e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005760:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005762:	b29b      	uxth	r3, r3
 8005764:	3b01      	subs	r3, #1
 8005766:	b29b      	uxth	r3, r3
 8005768:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800576a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800576c:	3b01      	subs	r3, #1
 800576e:	b29b      	uxth	r3, r3
 8005770:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005772:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005774:	b292      	uxth	r2, r2
 8005776:	2a00      	cmp	r2, #0
 8005778:	d0e0      	beq.n	800573c <HAL_I2C_Mem_Write+0xe8>
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1de      	bne.n	800573c <HAL_I2C_Mem_Write+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800577e:	9700      	str	r7, [sp, #0]
 8005780:	462b      	mov	r3, r5
 8005782:	2200      	movs	r2, #0
 8005784:	2180      	movs	r1, #128	; 0x80
 8005786:	4620      	mov	r0, r4
 8005788:	f7ff fc65 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 800578c:	bb90      	cbnz	r0, 80057f4 <HAL_I2C_Mem_Write+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800578e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005790:	b29b      	uxth	r3, r3
 8005792:	2bff      	cmp	r3, #255	; 0xff
 8005794:	d9c6      	bls.n	8005724 <HAL_I2C_Mem_Write+0xd0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005796:	22ff      	movs	r2, #255	; 0xff
 8005798:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800579a:	2300      	movs	r3, #0
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057a2:	4631      	mov	r1, r6
 80057a4:	4620      	mov	r0, r4
 80057a6:	f7ff fb4c 	bl	8004e42 <I2C_TransferConfig>
 80057aa:	e7c7      	b.n	800573c <HAL_I2C_Mem_Write+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ac:	463a      	mov	r2, r7
 80057ae:	4629      	mov	r1, r5
 80057b0:	4620      	mov	r0, r4
 80057b2:	f7ff fcf5 	bl	80051a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057b6:	b9f8      	cbnz	r0, 80057f8 <HAL_I2C_Mem_Write+0x1a4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057b8:	6823      	ldr	r3, [r4, #0]
 80057ba:	2220      	movs	r2, #32
 80057bc:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80057be:	6821      	ldr	r1, [r4, #0]
 80057c0:	684b      	ldr	r3, [r1, #4]
 80057c2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80057c6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80057ca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80057ce:	f023 0301 	bic.w	r3, r3, #1
 80057d2:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80057d4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057d8:	2300      	movs	r3, #0
 80057da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80057de:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 80057e2:	e000      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
    return HAL_BUSY;
 80057e4:	2002      	movs	r0, #2
}
 80057e6:	b003      	add	sp, #12
 80057e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80057ec:	2002      	movs	r0, #2
 80057ee:	e7fa      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
        return HAL_ERROR;
 80057f0:	2001      	movs	r0, #1
 80057f2:	e7f8      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
          return HAL_ERROR;
 80057f4:	2001      	movs	r0, #1
 80057f6:	e7f6      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>
      return HAL_ERROR;
 80057f8:	2001      	movs	r0, #1
 80057fa:	e7f4      	b.n	80057e6 <HAL_I2C_Mem_Write+0x192>

080057fc <HAL_I2C_Mem_Read>:
{
 80057fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005800:	b083      	sub	sp, #12
 8005802:	460e      	mov	r6, r1
 8005804:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005808:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 800580a:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800580e:	b2c9      	uxtb	r1, r1
 8005810:	2920      	cmp	r1, #32
 8005812:	f040 80bc 	bne.w	800598e <HAL_I2C_Mem_Read+0x192>
 8005816:	4604      	mov	r4, r0
 8005818:	4690      	mov	r8, r2
 800581a:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 800581c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800581e:	b1cb      	cbz	r3, 8005854 <HAL_I2C_Mem_Read+0x58>
 8005820:	f1ba 0f00 	cmp.w	sl, #0
 8005824:	d016      	beq.n	8005854 <HAL_I2C_Mem_Read+0x58>
    __HAL_LOCK(hi2c);
 8005826:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800582a:	2b01      	cmp	r3, #1
 800582c:	f000 80b3 	beq.w	8005996 <HAL_I2C_Mem_Read+0x19a>
 8005830:	f04f 0b01 	mov.w	fp, #1
 8005834:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005838:	f7fc fa02 	bl	8001c40 <HAL_GetTick>
 800583c:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800583e:	9000      	str	r0, [sp, #0]
 8005840:	2319      	movs	r3, #25
 8005842:	465a      	mov	r2, fp
 8005844:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005848:	4620      	mov	r0, r4
 800584a:	f7ff fc04 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 800584e:	b130      	cbz	r0, 800585e <HAL_I2C_Mem_Read+0x62>
      return HAL_ERROR;
 8005850:	2001      	movs	r0, #1
 8005852:	e09d      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005854:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005858:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 800585a:	2001      	movs	r0, #1
 800585c:	e098      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800585e:	2322      	movs	r3, #34	; 0x22
 8005860:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005864:	2340      	movs	r3, #64	; 0x40
 8005866:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800586a:	2300      	movs	r3, #0
 800586c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800586e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005870:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005872:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005876:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005878:	9701      	str	r7, [sp, #4]
 800587a:	9500      	str	r5, [sp, #0]
 800587c:	464b      	mov	r3, r9
 800587e:	4642      	mov	r2, r8
 8005880:	4631      	mov	r1, r6
 8005882:	4620      	mov	r0, r4
 8005884:	f7ff fc50 	bl	8005128 <I2C_RequestMemoryRead>
 8005888:	b970      	cbnz	r0, 80058a8 <HAL_I2C_Mem_Read+0xac>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800588a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	2bff      	cmp	r3, #255	; 0xff
 8005890:	d90f      	bls.n	80058b2 <HAL_I2C_Mem_Read+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005892:	22ff      	movs	r2, #255	; 0xff
 8005894:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005896:	4b44      	ldr	r3, [pc, #272]	; (80059a8 <HAL_I2C_Mem_Read+0x1ac>)
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800589e:	4631      	mov	r1, r6
 80058a0:	4620      	mov	r0, r4
 80058a2:	f7ff face 	bl	8004e42 <I2C_TransferConfig>
 80058a6:	e021      	b.n	80058ec <HAL_I2C_Mem_Read+0xf0>
      __HAL_UNLOCK(hi2c);
 80058a8:	2300      	movs	r3, #0
 80058aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80058ae:	4658      	mov	r0, fp
 80058b0:	e06e      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
      hi2c->XferSize = hi2c->XferCount;
 80058b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80058b4:	b292      	uxth	r2, r2
 80058b6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058b8:	4b3b      	ldr	r3, [pc, #236]	; (80059a8 <HAL_I2C_Mem_Read+0x1ac>)
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058c0:	b2d2      	uxtb	r2, r2
 80058c2:	4631      	mov	r1, r6
 80058c4:	4620      	mov	r0, r4
 80058c6:	f7ff fabc 	bl	8004e42 <I2C_TransferConfig>
 80058ca:	e00f      	b.n	80058ec <HAL_I2C_Mem_Read+0xf0>
          hi2c->XferSize = hi2c->XferCount;
 80058cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80058ce:	b292      	uxth	r2, r2
 80058d0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058d2:	2300      	movs	r3, #0
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	4631      	mov	r1, r6
 80058de:	4620      	mov	r0, r4
 80058e0:	f7ff faaf 	bl	8004e42 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80058e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d034      	beq.n	8005956 <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80058ec:	9700      	str	r7, [sp, #0]
 80058ee:	462b      	mov	r3, r5
 80058f0:	2200      	movs	r2, #0
 80058f2:	2104      	movs	r1, #4
 80058f4:	4620      	mov	r0, r4
 80058f6:	f7ff fbae 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d14d      	bne.n	800599a <HAL_I2C_Mem_Read+0x19e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005902:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005904:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005908:	3301      	adds	r3, #1
 800590a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800590c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800590e:	3a01      	subs	r2, #1
 8005910:	b292      	uxth	r2, r2
 8005912:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005914:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005916:	b29b      	uxth	r3, r3
 8005918:	3b01      	subs	r3, #1
 800591a:	b29b      	uxth	r3, r3
 800591c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800591e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0de      	beq.n	80058e4 <HAL_I2C_Mem_Read+0xe8>
 8005926:	2a00      	cmp	r2, #0
 8005928:	d1dc      	bne.n	80058e4 <HAL_I2C_Mem_Read+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800592a:	9700      	str	r7, [sp, #0]
 800592c:	462b      	mov	r3, r5
 800592e:	2180      	movs	r1, #128	; 0x80
 8005930:	4620      	mov	r0, r4
 8005932:	f7ff fb90 	bl	8005056 <I2C_WaitOnFlagUntilTimeout>
 8005936:	bb90      	cbnz	r0, 800599e <HAL_I2C_Mem_Read+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005938:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800593a:	b29b      	uxth	r3, r3
 800593c:	2bff      	cmp	r3, #255	; 0xff
 800593e:	d9c5      	bls.n	80058cc <HAL_I2C_Mem_Read+0xd0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005940:	22ff      	movs	r2, #255	; 0xff
 8005942:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005944:	2300      	movs	r3, #0
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800594c:	4631      	mov	r1, r6
 800594e:	4620      	mov	r0, r4
 8005950:	f7ff fa77 	bl	8004e42 <I2C_TransferConfig>
 8005954:	e7c6      	b.n	80058e4 <HAL_I2C_Mem_Read+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005956:	463a      	mov	r2, r7
 8005958:	4629      	mov	r1, r5
 800595a:	4620      	mov	r0, r4
 800595c:	f7ff fc20 	bl	80051a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005960:	b9f8      	cbnz	r0, 80059a2 <HAL_I2C_Mem_Read+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	2220      	movs	r2, #32
 8005966:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005968:	6821      	ldr	r1, [r4, #0]
 800596a:	684b      	ldr	r3, [r1, #4]
 800596c:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005970:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005974:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005978:	f023 0301 	bic.w	r3, r3, #1
 800597c:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800597e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005982:	2300      	movs	r3, #0
 8005984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005988:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 800598c:	e000      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
    return HAL_BUSY;
 800598e:	2002      	movs	r0, #2
}
 8005990:	b003      	add	sp, #12
 8005992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8005996:	2002      	movs	r0, #2
 8005998:	e7fa      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
        return HAL_ERROR;
 800599a:	2001      	movs	r0, #1
 800599c:	e7f8      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
          return HAL_ERROR;
 800599e:	2001      	movs	r0, #1
 80059a0:	e7f6      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
      return HAL_ERROR;
 80059a2:	2001      	movs	r0, #1
 80059a4:	e7f4      	b.n	8005990 <HAL_I2C_Mem_Read+0x194>
 80059a6:	bf00      	nop
 80059a8:	80002400 	.word	0x80002400

080059ac <HAL_I2C_EV_IRQHandler>:
{
 80059ac:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80059ae:	6803      	ldr	r3, [r0, #0]
 80059b0:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80059b2:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 80059b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80059b6:	b103      	cbz	r3, 80059ba <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 80059b8:	4798      	blx	r3
}
 80059ba:	bd08      	pop	{r3, pc}

080059bc <HAL_I2C_SlaveTxCpltCallback>:
}
 80059bc:	4770      	bx	lr

080059be <HAL_I2C_SlaveRxCpltCallback>:
}
 80059be:	4770      	bx	lr

080059c0 <I2C_ITSlaveSeqCplt>:
{
 80059c0:	b510      	push	{r4, lr}
 80059c2:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80059c4:	6803      	ldr	r3, [r0, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c8:	2100      	movs	r1, #0
 80059ca:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80059ce:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80059d2:	d00e      	beq.n	80059f2 <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80059da:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80059dc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b29      	cmp	r3, #41	; 0x29
 80059e4:	d00d      	beq.n	8005a02 <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80059e6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b2a      	cmp	r3, #42	; 0x2a
 80059ee:	d018      	beq.n	8005a22 <I2C_ITSlaveSeqCplt+0x62>
}
 80059f0:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80059f2:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80059f6:	d0f1      	beq.n	80059dc <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	e7ec      	b.n	80059dc <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005a02:	2328      	movs	r3, #40	; 0x28
 8005a04:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a08:	2321      	movs	r3, #33	; 0x21
 8005a0a:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f7ff fa34 	bl	8004e7c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005a14:	2300      	movs	r3, #0
 8005a16:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f7ff ffce 	bl	80059bc <HAL_I2C_SlaveTxCpltCallback>
 8005a20:	e7e6      	b.n	80059f0 <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005a22:	2328      	movs	r3, #40	; 0x28
 8005a24:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a28:	2322      	movs	r3, #34	; 0x22
 8005a2a:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005a2c:	2102      	movs	r1, #2
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f7ff fa24 	bl	8004e7c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005a34:	2300      	movs	r3, #0
 8005a36:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	f7ff ffbf 	bl	80059be <HAL_I2C_SlaveRxCpltCallback>
}
 8005a40:	e7d6      	b.n	80059f0 <I2C_ITSlaveSeqCplt+0x30>

08005a42 <HAL_I2C_AddrCallback>:
}
 8005a42:	4770      	bx	lr

08005a44 <I2C_ITAddrCplt>:
{
 8005a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a46:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a48:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005a4c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a50:	2b28      	cmp	r3, #40	; 0x28
 8005a52:	d006      	beq.n	8005a62 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a54:	6803      	ldr	r3, [r0, #0]
 8005a56:	2208      	movs	r2, #8
 8005a58:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8005a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8005a62:	6803      	ldr	r3, [r0, #0]
 8005a64:	699e      	ldr	r6, [r3, #24]
 8005a66:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005a6a:	699a      	ldr	r2, [r3, #24]
 8005a6c:	0c12      	lsrs	r2, r2, #16
 8005a6e:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005a78:	68df      	ldr	r7, [r3, #12]
 8005a7a:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005a7e:	68c1      	ldr	r1, [r0, #12]
 8005a80:	2902      	cmp	r1, #2
 8005a82:	d122      	bne.n	8005aca <I2C_ITAddrCplt+0x86>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005a84:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8005a88:	f015 0f06 	tst.w	r5, #6
 8005a8c:	d110      	bne.n	8005ab0 <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 8005a8e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005a90:	3101      	adds	r1, #1
 8005a92:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005a94:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005a96:	2902      	cmp	r1, #2
 8005a98:	d1e2      	bne.n	8005a60 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a9e:	2008      	movs	r0, #8
 8005aa0:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8005aa2:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005aa6:	4631      	mov	r1, r6
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f7ff ffca 	bl	8005a42 <HAL_I2C_AddrCallback>
 8005aae:	e7d7      	b.n	8005a60 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005ab0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ab4:	f7ff f9e2 	bl	8004e7c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005abe:	463a      	mov	r2, r7
 8005ac0:	4631      	mov	r1, r6
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f7ff ffbd 	bl	8005a42 <HAL_I2C_AddrCallback>
 8005ac8:	e7ca      	b.n	8005a60 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005aca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ace:	f7ff f9d5 	bl	8004e7c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005ad8:	462a      	mov	r2, r5
 8005ada:	4631      	mov	r1, r6
 8005adc:	4620      	mov	r0, r4
 8005ade:	f7ff ffb0 	bl	8005a42 <HAL_I2C_AddrCallback>
 8005ae2:	e7bd      	b.n	8005a60 <I2C_ITAddrCplt+0x1c>

08005ae4 <HAL_I2C_ListenCpltCallback>:
}
 8005ae4:	4770      	bx	lr
	...

08005ae8 <I2C_ITListenCplt>:
{
 8005ae8:	b510      	push	{r4, lr}
 8005aea:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005aec:	4b17      	ldr	r3, [pc, #92]	; (8005b4c <I2C_ITListenCplt+0x64>)
 8005aee:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005af0:	2300      	movs	r3, #0
 8005af2:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005af4:	2220      	movs	r2, #32
 8005af6:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afa:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005afe:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005b00:	f011 0f04 	tst.w	r1, #4
 8005b04:	d013      	beq.n	8005b2e <I2C_ITListenCplt+0x46>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005b06:	6803      	ldr	r3, [r0, #0]
 8005b08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b0a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005b0c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005b0e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005b10:	3301      	adds	r3, #1
 8005b12:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8005b14:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8005b16:	b153      	cbz	r3, 8005b2e <I2C_ITListenCplt+0x46>
      hi2c->XferSize--;
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8005b1c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b26:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005b28:	f043 0304 	orr.w	r3, r3, #4
 8005b2c:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005b2e:	f248 0103 	movw	r1, #32771	; 0x8003
 8005b32:	4620      	mov	r0, r4
 8005b34:	f7ff f9a2 	bl	8004e7c <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	2210      	movs	r2, #16
 8005b3c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8005b44:	4620      	mov	r0, r4
 8005b46:	f7ff ffcd 	bl	8005ae4 <HAL_I2C_ListenCpltCallback>
}
 8005b4a:	bd10      	pop	{r4, pc}
 8005b4c:	ffff0000 	.word	0xffff0000

08005b50 <HAL_I2C_ErrorCallback>:
}
 8005b50:	4770      	bx	lr

08005b52 <HAL_I2C_AbortCpltCallback>:
}
 8005b52:	4770      	bx	lr

08005b54 <I2C_TreatErrorCallback>:
{
 8005b54:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b56:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b60      	cmp	r3, #96	; 0x60
 8005b5e:	d006      	beq.n	8005b6e <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b60:	2300      	movs	r3, #0
 8005b62:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005b64:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005b68:	f7ff fff2 	bl	8005b50 <HAL_I2C_ErrorCallback>
}
 8005b6c:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8005b6e:	2320      	movs	r3, #32
 8005b70:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b74:	2300      	movs	r3, #0
 8005b76:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005b78:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8005b7c:	f7ff ffe9 	bl	8005b52 <HAL_I2C_AbortCpltCallback>
 8005b80:	e7f4      	b.n	8005b6c <I2C_TreatErrorCallback+0x18>
	...

08005b84 <I2C_ITError>:
{
 8005b84:	b510      	push	{r4, lr}
 8005b86:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005b88:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005b92:	483b      	ldr	r0, [pc, #236]	; (8005c80 <I2C_ITError+0xfc>)
 8005b94:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005b96:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8005b98:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005b9e:	3b28      	subs	r3, #40	; 0x28
 8005ba0:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d819      	bhi.n	8005bda <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005ba6:	2103      	movs	r1, #3
 8005ba8:	4620      	mov	r0, r4
 8005baa:	f7ff f967 	bl	8004e7c <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005bae:	2328      	movs	r3, #40	; 0x28
 8005bb0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005bb4:	4b33      	ldr	r3, [pc, #204]	; (8005c84 <I2C_ITError+0x100>)
 8005bb6:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8005bb8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005bba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005bbc:	b11a      	cbz	r2, 8005bc6 <I2C_ITError+0x42>
 8005bbe:	2b11      	cmp	r3, #17
 8005bc0:	d01b      	beq.n	8005bfa <I2C_ITError+0x76>
 8005bc2:	2b21      	cmp	r3, #33	; 0x21
 8005bc4:	d019      	beq.n	8005bfa <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005bc6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005bc8:	b11a      	cbz	r2, 8005bd2 <I2C_ITError+0x4e>
 8005bca:	2b12      	cmp	r3, #18
 8005bcc:	d036      	beq.n	8005c3c <I2C_ITError+0xb8>
 8005bce:	2b22      	cmp	r3, #34	; 0x22
 8005bd0:	d034      	beq.n	8005c3c <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	f7ff ffbe 	bl	8005b54 <I2C_TreatErrorCallback>
}
 8005bd8:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005bda:	f248 0103 	movw	r1, #32771	; 0x8003
 8005bde:	4620      	mov	r0, r4
 8005be0:	f7ff f94c 	bl	8004e7c <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005be4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b60      	cmp	r3, #96	; 0x60
 8005bec:	d002      	beq.n	8005bf4 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 8005bee:	2320      	movs	r3, #32
 8005bf0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6363      	str	r3, [r4, #52]	; 0x34
 8005bf8:	e7de      	b.n	8005bb8 <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8005c02:	d003      	beq.n	8005c0c <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c0a:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005c0c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005c0e:	f7fe fe37 	bl	8004880 <HAL_DMA_GetState>
 8005c12:	2801      	cmp	r0, #1
 8005c14:	d00e      	beq.n	8005c34 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c18:	4a1b      	ldr	r2, [pc, #108]	; (8005c88 <I2C_ITError+0x104>)
 8005c1a:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c22:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005c24:	f7fe fd7e 	bl	8004724 <HAL_DMA_Abort_IT>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d0d5      	beq.n	8005bd8 <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c2c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005c2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c30:	4798      	blx	r3
 8005c32:	e7d1      	b.n	8005bd8 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8005c34:	4620      	mov	r0, r4
 8005c36:	f7ff ff8d 	bl	8005b54 <I2C_TreatErrorCallback>
 8005c3a:	e7cd      	b.n	8005bd8 <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005c3c:	6823      	ldr	r3, [r4, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8005c44:	d003      	beq.n	8005c4e <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c4c:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c4e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005c50:	f7fe fe16 	bl	8004880 <HAL_DMA_GetState>
 8005c54:	2801      	cmp	r0, #1
 8005c56:	d00e      	beq.n	8005c76 <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005c5a:	4a0b      	ldr	r2, [pc, #44]	; (8005c88 <I2C_ITError+0x104>)
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c64:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005c66:	f7fe fd5d 	bl	8004724 <HAL_DMA_Abort_IT>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d0b4      	beq.n	8005bd8 <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c6e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005c70:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c72:	4798      	blx	r3
 8005c74:	e7b0      	b.n	8005bd8 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8005c76:	4620      	mov	r0, r4
 8005c78:	f7ff ff6c 	bl	8005b54 <I2C_TreatErrorCallback>
 8005c7c:	e7ac      	b.n	8005bd8 <I2C_ITError+0x54>
 8005c7e:	bf00      	nop
 8005c80:	ffff0000 	.word	0xffff0000
 8005c84:	08005df5 	.word	0x08005df5
 8005c88:	08005fad 	.word	0x08005fad

08005c8c <I2C_ITSlaveCplt>:
{
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	4604      	mov	r4, r0
 8005c90:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005c92:	6802      	ldr	r2, [r0, #0]
 8005c94:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005c96:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005c9a:	b2db      	uxtb	r3, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c9c:	2120      	movs	r1, #32
 8005c9e:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005ca0:	2b21      	cmp	r3, #33	; 0x21
 8005ca2:	d00d      	beq.n	8005cc0 <I2C_ITSlaveCplt+0x34>
 8005ca4:	2b29      	cmp	r3, #41	; 0x29
 8005ca6:	d00b      	beq.n	8005cc0 <I2C_ITSlaveCplt+0x34>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ca8:	2b22      	cmp	r3, #34	; 0x22
 8005caa:	d001      	beq.n	8005cb0 <I2C_ITSlaveCplt+0x24>
 8005cac:	2b2a      	cmp	r3, #42	; 0x2a
 8005cae:	d10e      	bne.n	8005cce <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005cb0:	f248 0102 	movw	r1, #32770	; 0x8002
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f7ff f8e1 	bl	8004e7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005cba:	2322      	movs	r3, #34	; 0x22
 8005cbc:	6323      	str	r3, [r4, #48]	; 0x30
 8005cbe:	e006      	b.n	8005cce <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005cc0:	f248 0101 	movw	r1, #32769	; 0x8001
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f7ff f8d9 	bl	8004e7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cca:	2321      	movs	r3, #33	; 0x21
 8005ccc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005cce:	6822      	ldr	r2, [r4, #0]
 8005cd0:	6853      	ldr	r3, [r2, #4]
 8005cd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cd6:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8005cd8:	6822      	ldr	r2, [r4, #0]
 8005cda:	6853      	ldr	r3, [r2, #4]
 8005cdc:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005ce0:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005ce4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005ce8:	f023 0301 	bic.w	r3, r3, #1
 8005cec:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f7ff f896 	bl	8004e20 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005cf4:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8005cf8:	d040      	beq.n	8005d7c <I2C_ITSlaveCplt+0xf0>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005cfa:	6822      	ldr	r2, [r4, #0]
 8005cfc:	6813      	ldr	r3, [r2, #0]
 8005cfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d02:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8005d04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d06:	b11b      	cbz	r3, 8005d10 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005d10:	f015 0f04 	tst.w	r5, #4
 8005d14:	d011      	beq.n	8005d3a <I2C_ITSlaveCplt+0xae>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005d16:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d24:	3301      	adds	r3, #1
 8005d26:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8005d28:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005d2a:	b133      	cbz	r3, 8005d3a <I2C_ITSlaveCplt+0xae>
      hi2c->XferSize--;
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005d30:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	3b01      	subs	r3, #1
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8005d3a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	b11b      	cbz	r3, 8005d48 <I2C_ITSlaveCplt+0xbc>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d40:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d42:	f043 0304 	orr.w	r3, r3, #4
 8005d46:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005d4e:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d50:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d52:	bb1b      	cbnz	r3, 8005d9c <I2C_ITSlaveCplt+0x110>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005d54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005d56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d5a:	d12d      	bne.n	8005db8 <I2C_ITSlaveCplt+0x12c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d5c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b22      	cmp	r3, #34	; 0x22
 8005d64:	d038      	beq.n	8005dd8 <I2C_ITSlaveCplt+0x14c>
    hi2c->State = HAL_I2C_STATE_READY;
 8005d66:	2320      	movs	r3, #32
 8005d68:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005d70:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005d74:	4620      	mov	r0, r4
 8005d76:	f7ff fe21 	bl	80059bc <HAL_I2C_SlaveTxCpltCallback>
}
 8005d7a:	e02c      	b.n	8005dd6 <I2C_ITSlaveCplt+0x14a>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005d7c:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8005d80:	d0c6      	beq.n	8005d10 <I2C_ITSlaveCplt+0x84>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005d82:	6822      	ldr	r2, [r4, #0]
 8005d84:	6813      	ldr	r3, [r2, #0]
 8005d86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d8a:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8005d8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0be      	beq.n	8005d10 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	8563      	strh	r3, [r4, #42]	; 0x2a
 8005d9a:	e7b9      	b.n	8005d10 <I2C_ITSlaveCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005d9c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005d9e:	4620      	mov	r0, r4
 8005da0:	f7ff fef0 	bl	8005b84 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005da4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b28      	cmp	r3, #40	; 0x28
 8005dac:	d113      	bne.n	8005dd6 <I2C_ITSlaveCplt+0x14a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005dae:	4629      	mov	r1, r5
 8005db0:	4620      	mov	r0, r4
 8005db2:	f7ff fe99 	bl	8005ae8 <I2C_ITListenCplt>
 8005db6:	e00e      	b.n	8005dd6 <I2C_ITSlaveCplt+0x14a>
    I2C_ITSlaveSeqCplt(hi2c);
 8005db8:	4620      	mov	r0, r4
 8005dba:	f7ff fe01 	bl	80059c0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dbe:	4b0c      	ldr	r3, [pc, #48]	; (8005df0 <I2C_ITSlaveCplt+0x164>)
 8005dc0:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005dc2:	2320      	movs	r3, #32
 8005dc4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005dcc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f7ff fe87 	bl	8005ae4 <HAL_I2C_ListenCpltCallback>
}
 8005dd6:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8005dd8:	2320      	movs	r3, #32
 8005dda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dde:	2300      	movs	r3, #0
 8005de0:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005de2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005de6:	4620      	mov	r0, r4
 8005de8:	f7ff fde9 	bl	80059be <HAL_I2C_SlaveRxCpltCallback>
 8005dec:	e7f3      	b.n	8005dd6 <I2C_ITSlaveCplt+0x14a>
 8005dee:	bf00      	nop
 8005df0:	ffff0000 	.word	0xffff0000

08005df4 <I2C_Slave_ISR_IT>:
{
 8005df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 8005df6:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8005df8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	f000 809e 	beq.w	8005f3e <I2C_Slave_ISR_IT+0x14a>
 8005e02:	4604      	mov	r4, r0
 8005e04:	460d      	mov	r5, r1
 8005e06:	4616      	mov	r6, r2
 8005e08:	2301      	movs	r3, #1
 8005e0a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e0e:	f011 0f20 	tst.w	r1, #32
 8005e12:	d002      	beq.n	8005e1a <I2C_Slave_ISR_IT+0x26>
 8005e14:	f012 0f20 	tst.w	r2, #32
 8005e18:	d119      	bne.n	8005e4e <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005e1a:	f015 0f10 	tst.w	r5, #16
 8005e1e:	d03e      	beq.n	8005e9e <I2C_Slave_ISR_IT+0xaa>
 8005e20:	f016 0f10 	tst.w	r6, #16
 8005e24:	d03b      	beq.n	8005e9e <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8005e26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	bb43      	cbnz	r3, 8005e7e <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005e2c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b28      	cmp	r3, #40	; 0x28
 8005e34:	d00e      	beq.n	8005e54 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005e36:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b29      	cmp	r3, #41	; 0x29
 8005e3e:	d011      	beq.n	8005e64 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	2210      	movs	r2, #16
 8005e44:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8005e46:	2000      	movs	r0, #0
 8005e48:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8005e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005e4e:	f7ff ff1d 	bl	8005c8c <I2C_ITSlaveCplt>
 8005e52:	e7e2      	b.n	8005e1a <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005e54:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8005e58:	d1ed      	bne.n	8005e36 <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005e5a:	4629      	mov	r1, r5
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	f7ff fe43 	bl	8005ae8 <I2C_ITListenCplt>
 8005e62:	e7f0      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005e64:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8005e68:	d0ea      	beq.n	8005e40 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	2210      	movs	r2, #16
 8005e6e:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8005e70:	4620      	mov	r0, r4
 8005e72:	f7fe ffd5 	bl	8004e20 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8005e76:	4620      	mov	r0, r4
 8005e78:	f7ff fda2 	bl	80059c0 <I2C_ITSlaveSeqCplt>
 8005e7c:	e7e3      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	2210      	movs	r2, #16
 8005e82:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e84:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005e86:	f043 0304 	orr.w	r3, r3, #4
 8005e8a:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005e8c:	b117      	cbz	r7, 8005e94 <I2C_Slave_ISR_IT+0xa0>
 8005e8e:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8005e92:	d1d8      	bne.n	8005e46 <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005e94:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005e96:	4620      	mov	r0, r4
 8005e98:	f7ff fe74 	bl	8005b84 <I2C_ITError>
 8005e9c:	e7d3      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005e9e:	f015 0f04 	tst.w	r5, #4
 8005ea2:	d01f      	beq.n	8005ee4 <I2C_Slave_ISR_IT+0xf0>
 8005ea4:	f016 0f04 	tst.w	r6, #4
 8005ea8:	d01c      	beq.n	8005ee4 <I2C_Slave_ISR_IT+0xf0>
    if (hi2c->XferCount > 0U)
 8005eaa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	b173      	cbz	r3, 8005ece <I2C_Slave_ISR_IT+0xda>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eb6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eba:	3301      	adds	r3, #1
 8005ebc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8005ebe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005ec4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8005ece:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1b7      	bne.n	8005e46 <I2C_Slave_ISR_IT+0x52>
 8005ed6:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8005eda:	d0b4      	beq.n	8005e46 <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 8005edc:	4620      	mov	r0, r4
 8005ede:	f7ff fd6f 	bl	80059c0 <I2C_ITSlaveSeqCplt>
 8005ee2:	e7b0      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005ee4:	f015 0f08 	tst.w	r5, #8
 8005ee8:	d002      	beq.n	8005ef0 <I2C_Slave_ISR_IT+0xfc>
 8005eea:	f016 0f08 	tst.w	r6, #8
 8005eee:	d118      	bne.n	8005f22 <I2C_Slave_ISR_IT+0x12e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005ef0:	f015 0f02 	tst.w	r5, #2
 8005ef4:	d0a7      	beq.n	8005e46 <I2C_Slave_ISR_IT+0x52>
 8005ef6:	f016 0f02 	tst.w	r6, #2
 8005efa:	d0a4      	beq.n	8005e46 <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 8005efc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	b1a3      	cbz	r3, 8005f2c <I2C_Slave_ISR_IT+0x138>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	7812      	ldrb	r2, [r2, #0]
 8005f08:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005f0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005f10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005f1a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	8523      	strh	r3, [r4, #40]	; 0x28
 8005f20:	e791      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005f22:	4629      	mov	r1, r5
 8005f24:	4620      	mov	r0, r4
 8005f26:	f7ff fd8d 	bl	8005a44 <I2C_ITAddrCplt>
 8005f2a:	e78c      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005f2c:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8005f30:	d001      	beq.n	8005f36 <I2C_Slave_ISR_IT+0x142>
 8005f32:	2f00      	cmp	r7, #0
 8005f34:	d187      	bne.n	8005e46 <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 8005f36:	4620      	mov	r0, r4
 8005f38:	f7ff fd42 	bl	80059c0 <I2C_ITSlaveSeqCplt>
 8005f3c:	e783      	b.n	8005e46 <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8005f3e:	2002      	movs	r0, #2
 8005f40:	e784      	b.n	8005e4c <I2C_Slave_ISR_IT+0x58>

08005f42 <HAL_I2C_ER_IRQHandler>:
{
 8005f42:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005f44:	6802      	ldr	r2, [r0, #0]
 8005f46:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005f48:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005f4a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005f4e:	d009      	beq.n	8005f64 <HAL_I2C_ER_IRQHandler+0x22>
 8005f50:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005f54:	d006      	beq.n	8005f64 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005f56:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005f58:	f044 0401 	orr.w	r4, r4, #1
 8005f5c:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005f5e:	f44f 7480 	mov.w	r4, #256	; 0x100
 8005f62:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005f64:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005f68:	d00a      	beq.n	8005f80 <HAL_I2C_ER_IRQHandler+0x3e>
 8005f6a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005f6e:	d007      	beq.n	8005f80 <HAL_I2C_ER_IRQHandler+0x3e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005f70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f72:	f042 0208 	orr.w	r2, r2, #8
 8005f76:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f78:	6802      	ldr	r2, [r0, #0]
 8005f7a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005f7e:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005f80:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f84:	d00a      	beq.n	8005f9c <HAL_I2C_ER_IRQHandler+0x5a>
 8005f86:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005f8a:	d007      	beq.n	8005f9c <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005f8c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005f8e:	f043 0302 	orr.w	r3, r3, #2
 8005f92:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f94:	6803      	ldr	r3, [r0, #0]
 8005f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f9a:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8005f9c:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005f9e:	f011 0f0b 	tst.w	r1, #11
 8005fa2:	d100      	bne.n	8005fa6 <HAL_I2C_ER_IRQHandler+0x64>
}
 8005fa4:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, tmperror);
 8005fa6:	f7ff fded 	bl	8005b84 <I2C_ITError>
}
 8005faa:	e7fb      	b.n	8005fa4 <HAL_I2C_ER_IRQHandler+0x62>

08005fac <I2C_DMAAbort>:
{
 8005fac:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005fae:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8005fb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005fb2:	b10b      	cbz	r3, 8005fb8 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8005fb8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005fba:	b10b      	cbz	r3, 8005fc0 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 8005fc0:	f7ff fdc8 	bl	8005b54 <I2C_TreatErrorCallback>
}
 8005fc4:	bd08      	pop	{r3, pc}

08005fc6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005fc6:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc8:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005fcc:	b2d2      	uxtb	r2, r2
 8005fce:	2a20      	cmp	r2, #32
 8005fd0:	d123      	bne.n	800601a <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fd2:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8005fd6:	2a01      	cmp	r2, #1
 8005fd8:	d021      	beq.n	800601e <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fe0:	2224      	movs	r2, #36	; 0x24
 8005fe2:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005fe6:	6800      	ldr	r0, [r0, #0]
 8005fe8:	6802      	ldr	r2, [r0, #0]
 8005fea:	f022 0201 	bic.w	r2, r2, #1
 8005fee:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	6802      	ldr	r2, [r0, #0]
 8005ff4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ff8:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ffa:	6818      	ldr	r0, [r3, #0]
 8005ffc:	6802      	ldr	r2, [r0, #0]
 8005ffe:	4311      	orrs	r1, r2
 8006000:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006002:	6819      	ldr	r1, [r3, #0]
 8006004:	680a      	ldr	r2, [r1, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800600c:	2220      	movs	r2, #32
 800600e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006012:	2000      	movs	r0, #0
 8006014:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8006018:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800601a:	2002      	movs	r0, #2
 800601c:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800601e:	2002      	movs	r0, #2
  }
}
 8006020:	4770      	bx	lr

08006022 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006022:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006024:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006028:	b2d2      	uxtb	r2, r2
 800602a:	2a20      	cmp	r2, #32
 800602c:	d121      	bne.n	8006072 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800602e:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8006032:	2a01      	cmp	r2, #1
 8006034:	d01f      	beq.n	8006076 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8006036:	2201      	movs	r2, #1
 8006038:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800603c:	2224      	movs	r2, #36	; 0x24
 800603e:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006042:	6800      	ldr	r0, [r0, #0]
 8006044:	6802      	ldr	r2, [r0, #0]
 8006046:	f022 0201 	bic.w	r2, r2, #1
 800604a:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006050:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006054:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006058:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800605a:	6819      	ldr	r1, [r3, #0]
 800605c:	680a      	ldr	r2, [r1, #0]
 800605e:	f042 0201 	orr.w	r2, r2, #1
 8006062:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006064:	2220      	movs	r2, #32
 8006066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800606a:	2000      	movs	r0, #0
 800606c:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8006070:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8006072:	2002      	movs	r0, #2
 8006074:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006076:	2002      	movs	r0, #2
  }
}
 8006078:	4770      	bx	lr
	...

0800607c <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800607c:	4a02      	ldr	r2, [pc, #8]	; (8006088 <HAL_PWR_EnableBkUpAccess+0xc>)
 800607e:	6813      	ldr	r3, [r2, #0]
 8006080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006084:	6013      	str	r3, [r2, #0]
}
 8006086:	4770      	bx	lr
 8006088:	58000400 	.word	0x58000400

0800608c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800608c:	b510      	push	{r4, lr}
 800608e:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8006090:	b9a0      	cbnz	r0, 80060bc <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8006092:	4b0f      	ldr	r3, [pc, #60]	; (80060d0 <HAL_PWR_EnterSLEEPMode+0x44>)
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f413 7f00 	tst.w	r3, #512	; 0x200
 800609a:	d10a      	bne.n	80060b2 <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800609c:	4a0d      	ldr	r2, [pc, #52]	; (80060d4 <HAL_PWR_EnterSLEEPMode+0x48>)
 800609e:	6913      	ldr	r3, [r2, #16]
 80060a0:	f023 0304 	bic.w	r3, r3, #4
 80060a4:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80060a6:	2c01      	cmp	r4, #1
 80060a8:	d010      	beq.n	80060cc <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80060aa:	bf40      	sev
    __WFE();
 80060ac:	bf20      	wfe
    __WFE();
 80060ae:	bf20      	wfe
  }
}
 80060b0:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80060b2:	f000 f821 	bl	80060f8 <HAL_PWREx_DisableLowPowerRunMode>
 80060b6:	2800      	cmp	r0, #0
 80060b8:	d0f0      	beq.n	800609c <HAL_PWR_EnterSLEEPMode+0x10>
 80060ba:	e7f9      	b.n	80060b0 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 80060bc:	4b04      	ldr	r3, [pc, #16]	; (80060d0 <HAL_PWR_EnterSLEEPMode+0x44>)
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80060c4:	d1ea      	bne.n	800609c <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 80060c6:	f000 f80f 	bl	80060e8 <HAL_PWREx_EnableLowPowerRunMode>
 80060ca:	e7e7      	b.n	800609c <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 80060cc:	bf30      	wfi
 80060ce:	e7ef      	b.n	80060b0 <HAL_PWR_EnterSLEEPMode+0x24>
 80060d0:	58000400 	.word	0x58000400
 80060d4:	e000ed00 	.word	0xe000ed00

080060d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 80060d8:	4b02      	ldr	r3, [pc, #8]	; (80060e4 <HAL_PWREx_GetVoltageRange+0xc>)
 80060da:	6818      	ldr	r0, [r3, #0]
}
 80060dc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	58000400 	.word	0x58000400

080060e8 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80060e8:	4a02      	ldr	r2, [pc, #8]	; (80060f4 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 80060ea:	6813      	ldr	r3, [r2, #0]
 80060ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060f0:	6013      	str	r3, [r2, #0]
}
 80060f2:	4770      	bx	lr
 80060f4:	58000400 	.word	0x58000400

080060f8 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80060f8:	4a0f      	ldr	r2, [pc, #60]	; (8006138 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80060fa:	6813      	ldr	r3, [r2, #0]
 80060fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006100:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8006102:	4b0e      	ldr	r3, [pc, #56]	; (800613c <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2232      	movs	r2, #50	; 0x32
 8006108:	fb02 f303 	mul.w	r3, r2, r3
 800610c:	4a0c      	ldr	r2, [pc, #48]	; (8006140 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8006114:	e000      	b.n	8006118 <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 8006116:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8006118:	4a07      	ldr	r2, [pc, #28]	; (8006138 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 800611a:	6952      	ldr	r2, [r2, #20]
 800611c:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006120:	d001      	beq.n	8006126 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1f7      	bne.n	8006116 <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8006126:	4b04      	ldr	r3, [pc, #16]	; (8006138 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800612e:	d101      	bne.n	8006134 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 8006130:	2000      	movs	r0, #0
 8006132:	4770      	bx	lr
    return HAL_TIMEOUT;
 8006134:	2003      	movs	r0, #3
}
 8006136:	4770      	bx	lr
 8006138:	58000400 	.word	0x58000400
 800613c:	20000074 	.word	0x20000074
 8006140:	431bde83 	.word	0x431bde83

08006144 <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8006144:	4a0c      	ldr	r2, [pc, #48]	; (8006178 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 8006146:	6813      	ldr	r3, [r2, #0]
 8006148:	f023 0307 	bic.w	r3, r3, #7
 800614c:	f043 0302 	orr.w	r3, r3, #2
 8006150:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006152:	4a0a      	ldr	r2, [pc, #40]	; (800617c <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8006154:	6913      	ldr	r3, [r2, #16]
 8006156:	f043 0304 	orr.w	r3, r3, #4
 800615a:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800615c:	2801      	cmp	r0, #1
 800615e:	d008      	beq.n	8006172 <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006160:	bf40      	sev
    __WFE();
 8006162:	bf20      	wfe
    __WFE();
 8006164:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006166:	4a05      	ldr	r2, [pc, #20]	; (800617c <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8006168:	6913      	ldr	r3, [r2, #16]
 800616a:	f023 0304 	bic.w	r3, r3, #4
 800616e:	6113      	str	r3, [r2, #16]
}
 8006170:	4770      	bx	lr
    __WFI();
 8006172:	bf30      	wfi
 8006174:	e7f7      	b.n	8006166 <HAL_PWREx_EnterSTOP2Mode+0x22>
 8006176:	bf00      	nop
 8006178:	58000400 	.word	0x58000400
 800617c:	e000ed00 	.word	0xe000ed00

08006180 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006180:	b530      	push	{r4, r5, lr}
 8006182:	b089      	sub	sp, #36	; 0x24
 8006184:	4604      	mov	r4, r0
 8006186:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006188:	4b2a      	ldr	r3, [pc, #168]	; (8006234 <RCC_SetFlashLatency+0xb4>)
 800618a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800618e:	9006      	str	r0, [sp, #24]
 8006190:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006194:	f103 0208 	add.w	r2, r3, #8
 8006198:	e892 0003 	ldmia.w	r2, {r0, r1}
 800619c:	9004      	str	r0, [sp, #16]
 800619e:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80061a2:	ad01      	add	r5, sp, #4
 80061a4:	3310      	adds	r3, #16
 80061a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80061aa:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80061ae:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80061b2:	d007      	beq.n	80061c4 <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80061b4:	2300      	movs	r3, #0
 80061b6:	e014      	b.n	80061e2 <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 80061b8:	aa08      	add	r2, sp, #32
 80061ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80061be:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 80061c2:	e01e      	b.n	8006202 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80061c4:	2300      	movs	r3, #0
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d808      	bhi.n	80061dc <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80061ca:	aa08      	add	r2, sp, #32
 80061cc:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80061d0:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 80061d4:	42a2      	cmp	r2, r4
 80061d6:	d2ef      	bcs.n	80061b8 <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80061d8:	3301      	adds	r3, #1
 80061da:	e7f4      	b.n	80061c6 <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80061dc:	2500      	movs	r5, #0
 80061de:	e010      	b.n	8006202 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80061e0:	3301      	adds	r3, #1
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d80c      	bhi.n	8006200 <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80061e6:	aa08      	add	r2, sp, #32
 80061e8:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80061ec:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 80061f0:	42a2      	cmp	r2, r4
 80061f2:	d3f5      	bcc.n	80061e0 <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80061f4:	aa08      	add	r2, sp, #32
 80061f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80061fa:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 80061fe:	e000      	b.n	8006202 <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006200:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006202:	4a0d      	ldr	r2, [pc, #52]	; (8006238 <RCC_SetFlashLatency+0xb8>)
 8006204:	6813      	ldr	r3, [r2, #0]
 8006206:	f023 0307 	bic.w	r3, r3, #7
 800620a:	432b      	orrs	r3, r5
 800620c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800620e:	f7fb fd17 	bl	8001c40 <HAL_GetTick>
 8006212:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006214:	4b08      	ldr	r3, [pc, #32]	; (8006238 <RCC_SetFlashLatency+0xb8>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	42ab      	cmp	r3, r5
 800621e:	d006      	beq.n	800622e <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006220:	f7fb fd0e 	bl	8001c40 <HAL_GetTick>
 8006224:	1b00      	subs	r0, r0, r4
 8006226:	2802      	cmp	r0, #2
 8006228:	d9f4      	bls.n	8006214 <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 800622a:	2003      	movs	r0, #3
 800622c:	e000      	b.n	8006230 <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 800622e:	2000      	movs	r0, #0
}
 8006230:	b009      	add	sp, #36	; 0x24
 8006232:	bd30      	pop	{r4, r5, pc}
 8006234:	08016140 	.word	0x08016140
 8006238:	58004000 	.word	0x58004000

0800623c <RCC_SetFlashLatencyFromMSIRange>:
{
 800623c:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800623e:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8006242:	4b0c      	ldr	r3, [pc, #48]	; (8006274 <RCC_SetFlashLatencyFromMSIRange+0x38>)
 8006244:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006248:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800624c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006250:	f003 030f 	and.w	r3, r3, #15
 8006254:	4a08      	ldr	r2, [pc, #32]	; (8006278 <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 8006256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625a:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800625e:	f7ff ff3b 	bl	80060d8 <HAL_PWREx_GetVoltageRange>
 8006262:	4601      	mov	r1, r0
 8006264:	4b05      	ldr	r3, [pc, #20]	; (800627c <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8006266:	fba3 3404 	umull	r3, r4, r3, r4
 800626a:	0ca0      	lsrs	r0, r4, #18
 800626c:	f7ff ff88 	bl	8006180 <RCC_SetFlashLatency>
}
 8006270:	bd10      	pop	{r4, pc}
 8006272:	bf00      	nop
 8006274:	080169cc 	.word	0x080169cc
 8006278:	0801696c 	.word	0x0801696c
 800627c:	431bde83 	.word	0x431bde83

08006280 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006280:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006284:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800628c:	f011 010c 	ands.w	r1, r1, #12
 8006290:	d00a      	beq.n	80062a8 <HAL_RCC_GetSysClockFreq+0x28>
 8006292:	290c      	cmp	r1, #12
 8006294:	d006      	beq.n	80062a4 <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006296:	2904      	cmp	r1, #4
 8006298:	d047      	beq.n	800632a <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800629a:	2908      	cmp	r1, #8
 800629c:	d03b      	beq.n	8006316 <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 800629e:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 80062a0:	4610      	mov	r0, r2
 80062a2:	e026      	b.n	80062f2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d1f6      	bne.n	8006296 <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80062a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f013 0308 	ands.w	r3, r3, #8
 80062b2:	d00d      	beq.n	80062d0 <HAL_RCC_GetSysClockFreq+0x50>
 80062b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f013 0308 	ands.w	r3, r3, #8
 80062be:	d124      	bne.n	800630a <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80062c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062c4:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80062c8:	4a2e      	ldr	r2, [pc, #184]	; (8006384 <HAL_RCC_GetSysClockFreq+0x104>)
 80062ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80062ce:	e00e      	b.n	80062ee <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80062d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062d4:	6812      	ldr	r2, [r2, #0]
 80062d6:	f012 0f08 	tst.w	r2, #8
 80062da:	d112      	bne.n	8006302 <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80062dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062e4:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80062e8:	4a26      	ldr	r2, [pc, #152]	; (8006384 <HAL_RCC_GetSysClockFreq+0x104>)
 80062ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80062ee:	b1d1      	cbz	r1, 8006326 <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 80062f0:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80062f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062fc:	2b0c      	cmp	r3, #12
 80062fe:	d01a      	beq.n	8006336 <HAL_RCC_GetSysClockFreq+0xb6>
}
 8006300:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8006302:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006306:	6812      	ldr	r2, [r2, #0]
 8006308:	e7ee      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x68>
 800630a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800630e:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006310:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006314:	e7d8      	b.n	80062c8 <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 8006320:	d106      	bne.n	8006330 <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 8006322:	4819      	ldr	r0, [pc, #100]	; (8006388 <HAL_RCC_GetSysClockFreq+0x108>)
 8006324:	e7e5      	b.n	80062f2 <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 8006326:	4610      	mov	r0, r2
 8006328:	e7e3      	b.n	80062f2 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 800632a:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 800632c:	4817      	ldr	r0, [pc, #92]	; (800638c <HAL_RCC_GetSysClockFreq+0x10c>)
 800632e:	e7e0      	b.n	80062f2 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 8006330:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 8006332:	4816      	ldr	r0, [pc, #88]	; (800638c <HAL_RCC_GetSysClockFreq+0x10c>)
 8006334:	e7dd      	b.n	80062f2 <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006336:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8006340:	2b02      	cmp	r3, #2
 8006342:	d009      	beq.n	8006358 <HAL_RCC_GetSysClockFreq+0xd8>
 8006344:	2b03      	cmp	r3, #3
 8006346:	d108      	bne.n	800635a <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006352:	d115      	bne.n	8006380 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006354:	4a0c      	ldr	r2, [pc, #48]	; (8006388 <HAL_RCC_GetSysClockFreq+0x108>)
 8006356:	e000      	b.n	800635a <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 8006358:	4a0c      	ldr	r2, [pc, #48]	; (800638c <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800635a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800635e:	68cb      	ldr	r3, [r1, #12]
 8006360:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006364:	fb03 f202 	mul.w	r2, r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006368:	68cb      	ldr	r3, [r1, #12]
 800636a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800636e:	3301      	adds	r3, #1
 8006370:	fbb2 f2f3 	udiv	r2, r2, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006374:	68c8      	ldr	r0, [r1, #12]
 8006376:	0f40      	lsrs	r0, r0, #29
 8006378:	3001      	adds	r0, #1
 800637a:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 800637e:	e7bf      	b.n	8006300 <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 8006380:	4a02      	ldr	r2, [pc, #8]	; (800638c <HAL_RCC_GetSysClockFreq+0x10c>)
 8006382:	e7ea      	b.n	800635a <HAL_RCC_GetSysClockFreq+0xda>
 8006384:	080169cc 	.word	0x080169cc
 8006388:	01e84800 	.word	0x01e84800
 800638c:	00f42400 	.word	0x00f42400

08006390 <HAL_RCC_GetHCLKFreq>:
{
 8006390:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006392:	f7ff ff75 	bl	8006280 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006396:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80063a0:	4a02      	ldr	r2, [pc, #8]	; (80063ac <HAL_RCC_GetHCLKFreq+0x1c>)
 80063a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80063a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80063aa:	bd08      	pop	{r3, pc}
 80063ac:	0801696c 	.word	0x0801696c

080063b0 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80063b0:	2800      	cmp	r0, #0
 80063b2:	f000 8311 	beq.w	80069d8 <HAL_RCC_OscConfig+0x628>
{
 80063b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b8:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80063ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063be:	689d      	ldr	r5, [r3, #8]
 80063c0:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80063c4:	68de      	ldr	r6, [r3, #12]
 80063c6:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80063ca:	6803      	ldr	r3, [r0, #0]
 80063cc:	f013 0f20 	tst.w	r3, #32
 80063d0:	d02a      	beq.n	8006428 <HAL_RCC_OscConfig+0x78>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80063d2:	2d00      	cmp	r5, #0
 80063d4:	d065      	beq.n	80064a2 <HAL_RCC_OscConfig+0xf2>
 80063d6:	2d0c      	cmp	r5, #12
 80063d8:	d061      	beq.n	800649e <HAL_RCC_OscConfig+0xee>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063da:	6a23      	ldr	r3, [r4, #32]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80bf 	beq.w	8006560 <HAL_RCC_OscConfig+0x1b0>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80063e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063e6:	6813      	ldr	r3, [r2, #0]
 80063e8:	f043 0301 	orr.w	r3, r3, #1
 80063ec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80063ee:	f7fb fc27 	bl	8001c40 <HAL_GetTick>
 80063f2:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80063f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f013 0f02 	tst.w	r3, #2
 80063fe:	f000 80a7 	beq.w	8006550 <HAL_RCC_OscConfig+0x1a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006402:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	f042 0208 	orr.w	r2, r2, #8
 800640c:	601a      	str	r2, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006414:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800641a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8006422:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006426:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	f013 0f01 	tst.w	r3, #1
 800642e:	f000 80b5 	beq.w	800659c <HAL_RCC_OscConfig+0x1ec>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006432:	2d08      	cmp	r5, #8
 8006434:	f000 80ae 	beq.w	8006594 <HAL_RCC_OscConfig+0x1e4>
 8006438:	2d0c      	cmp	r5, #12
 800643a:	f000 80a8 	beq.w	800658e <HAL_RCC_OscConfig+0x1de>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800643e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006442:	6813      	ldr	r3, [r2, #0]
 8006444:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006448:	68a1      	ldr	r1, [r4, #8]
 800644a:	430b      	orrs	r3, r1
 800644c:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800644e:	6863      	ldr	r3, [r4, #4]
 8006450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006454:	f000 80c4 	beq.w	80065e0 <HAL_RCC_OscConfig+0x230>
 8006458:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800645c:	f000 80c5 	beq.w	80065ea <HAL_RCC_OscConfig+0x23a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800646a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006472:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006474:	6863      	ldr	r3, [r4, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80c2 	beq.w	8006600 <HAL_RCC_OscConfig+0x250>
        tickstart = HAL_GetTick();
 800647c:	f7fb fbe0 	bl	8001c40 <HAL_GetTick>
 8006480:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800648c:	f040 8086 	bne.w	800659c <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006490:	f7fb fbd6 	bl	8001c40 <HAL_GetTick>
 8006494:	1bc0      	subs	r0, r0, r7
 8006496:	2864      	cmp	r0, #100	; 0x64
 8006498:	d9f3      	bls.n	8006482 <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 800649a:	2003      	movs	r0, #3
 800649c:	e2a9      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800649e:	2e01      	cmp	r6, #1
 80064a0:	d19b      	bne.n	80063da <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064a2:	6a23      	ldr	r3, [r4, #32]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 8299 	beq.w	80069dc <HAL_RCC_OscConfig+0x62c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80064aa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80064ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f013 0f08 	tst.w	r3, #8
 80064b6:	d029      	beq.n	800650c <HAL_RCC_OscConfig+0x15c>
 80064b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064c2:	4298      	cmp	r0, r3
 80064c4:	d92a      	bls.n	800651c <HAL_RCC_OscConfig+0x16c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064c6:	f7ff feb9 	bl	800623c <RCC_SetFlashLatencyFromMSIRange>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	f040 8288 	bne.w	80069e0 <HAL_RCC_OscConfig+0x630>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	f042 0208 	orr.w	r2, r2, #8
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80064e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80064e4:	430a      	orrs	r2, r1
 80064e6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80064f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80064f4:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80064f6:	f7ff ff4b 	bl	8006390 <HAL_RCC_GetHCLKFreq>
 80064fa:	4bba      	ldr	r3, [pc, #744]	; (80067e4 <HAL_RCC_OscConfig+0x434>)
 80064fc:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80064fe:	4bba      	ldr	r3, [pc, #744]	; (80067e8 <HAL_RCC_OscConfig+0x438>)
 8006500:	6818      	ldr	r0, [r3, #0]
 8006502:	f7fb fb9b 	bl	8001c3c <HAL_InitTick>
        if (status != HAL_OK)
 8006506:	2800      	cmp	r0, #0
 8006508:	d08e      	beq.n	8006428 <HAL_RCC_OscConfig+0x78>
 800650a:	e272      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800650c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006510:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006514:	091b      	lsrs	r3, r3, #4
 8006516:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800651a:	e7d2      	b.n	80064c2 <HAL_RCC_OscConfig+0x112>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800651c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	f042 0208 	orr.w	r2, r2, #8
 8006526:	601a      	str	r2, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800652e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006530:	430a      	orrs	r2, r1
 8006532:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006534:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800653c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006540:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006542:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006544:	f7ff fe7a 	bl	800623c <RCC_SetFlashLatencyFromMSIRange>
 8006548:	2800      	cmp	r0, #0
 800654a:	d0d4      	beq.n	80064f6 <HAL_RCC_OscConfig+0x146>
            return HAL_ERROR;
 800654c:	2001      	movs	r0, #1
 800654e:	e250      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006550:	f7fb fb76 	bl	8001c40 <HAL_GetTick>
 8006554:	1bc0      	subs	r0, r0, r7
 8006556:	2802      	cmp	r0, #2
 8006558:	f67f af4c 	bls.w	80063f4 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 800655c:	2003      	movs	r0, #3
 800655e:	e248      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006560:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006564:	6813      	ldr	r3, [r2, #0]
 8006566:	f023 0301 	bic.w	r3, r3, #1
 800656a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800656c:	f7fb fb68 	bl	8001c40 <HAL_GetTick>
 8006570:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f013 0f02 	tst.w	r3, #2
 800657c:	f43f af54 	beq.w	8006428 <HAL_RCC_OscConfig+0x78>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006580:	f7fb fb5e 	bl	8001c40 <HAL_GetTick>
 8006584:	1bc0      	subs	r0, r0, r7
 8006586:	2802      	cmp	r0, #2
 8006588:	d9f3      	bls.n	8006572 <HAL_RCC_OscConfig+0x1c2>
            return HAL_TIMEOUT;
 800658a:	2003      	movs	r0, #3
 800658c:	e231      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800658e:	2e03      	cmp	r6, #3
 8006590:	f47f af55 	bne.w	800643e <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006594:	6863      	ldr	r3, [r4, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 8224 	beq.w	80069e4 <HAL_RCC_OscConfig+0x634>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	f013 0f02 	tst.w	r3, #2
 80065a2:	d056      	beq.n	8006652 <HAL_RCC_OscConfig+0x2a2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80065a4:	2d04      	cmp	r5, #4
 80065a6:	d03d      	beq.n	8006624 <HAL_RCC_OscConfig+0x274>
 80065a8:	2d0c      	cmp	r5, #12
 80065aa:	d039      	beq.n	8006620 <HAL_RCC_OscConfig+0x270>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065ac:	6923      	ldr	r3, [r4, #16]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 808a 	beq.w	80066c8 <HAL_RCC_OscConfig+0x318>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80065b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065b8:	6813      	ldr	r3, [r2, #0]
 80065ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065be:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80065c0:	f7fb fb3e 	bl	8001c40 <HAL_GetTick>
 80065c4:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80065c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80065d0:	d136      	bne.n	8006640 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065d2:	f7fb fb35 	bl	8001c40 <HAL_GetTick>
 80065d6:	1b80      	subs	r0, r0, r6
 80065d8:	2802      	cmp	r0, #2
 80065da:	d9f4      	bls.n	80065c6 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 80065dc:	2003      	movs	r0, #3
 80065de:	e208      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80065e0:	6813      	ldr	r3, [r2, #0]
 80065e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065e6:	6013      	str	r3, [r2, #0]
}
 80065e8:	e744      	b.n	8006474 <HAL_RCC_OscConfig+0xc4>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80065ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80065f4:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80065fc:	601a      	str	r2, [r3, #0]
}
 80065fe:	e739      	b.n	8006474 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8006600:	f7fb fb1e 	bl	8001c40 <HAL_GetTick>
 8006604:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006610:	d0c4      	beq.n	800659c <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006612:	f7fb fb15 	bl	8001c40 <HAL_GetTick>
 8006616:	1bc0      	subs	r0, r0, r7
 8006618:	2864      	cmp	r0, #100	; 0x64
 800661a:	d9f4      	bls.n	8006606 <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 800661c:	2003      	movs	r0, #3
 800661e:	e1e8      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006620:	2e02      	cmp	r6, #2
 8006622:	d1c3      	bne.n	80065ac <HAL_RCC_OscConfig+0x1fc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006624:	6923      	ldr	r3, [r4, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 81de 	beq.w	80069e8 <HAL_RCC_OscConfig+0x638>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800662c:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800662e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006632:	6853      	ldr	r3, [r2, #4]
 8006634:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006638:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800663c:	6053      	str	r3, [r2, #4]
}
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006640:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006642:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006646:	6853      	ldr	r3, [r2, #4]
 8006648:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800664c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006650:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	f013 0f08 	tst.w	r3, #8
 8006658:	d07e      	beq.n	8006758 <HAL_RCC_OscConfig+0x3a8>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800665a:	69a3      	ldr	r3, [r4, #24]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d062      	beq.n	8006726 <HAL_RCC_OscConfig+0x376>
      uint32_t csr_temp = RCC->CSR;
 8006660:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006668:	69e1      	ldr	r1, [r4, #28]
 800666a:	f003 0210 	and.w	r2, r3, #16
 800666e:	4291      	cmp	r1, r2
 8006670:	d011      	beq.n	8006696 <HAL_RCC_OscConfig+0x2e6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006672:	f003 0203 	and.w	r2, r3, #3
 8006676:	2a02      	cmp	r2, #2
 8006678:	f000 81b8 	beq.w	80069ec <HAL_RCC_OscConfig+0x63c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800667c:	f013 0f01 	tst.w	r3, #1
 8006680:	d138      	bne.n	80066f4 <HAL_RCC_OscConfig+0x344>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006682:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006686:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800668a:	f023 0310 	bic.w	r3, r3, #16
 800668e:	69e1      	ldr	r1, [r4, #28]
 8006690:	430b      	orrs	r3, r1
 8006692:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8006696:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800669a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800669e:	f043 0301 	orr.w	r3, r3, #1
 80066a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80066a6:	f7fb facb 	bl	8001c40 <HAL_GetTick>
 80066aa:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80066ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066b4:	f013 0f02 	tst.w	r3, #2
 80066b8:	d14e      	bne.n	8006758 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066ba:	f7fb fac1 	bl	8001c40 <HAL_GetTick>
 80066be:	1b80      	subs	r0, r0, r6
 80066c0:	2811      	cmp	r0, #17
 80066c2:	d9f3      	bls.n	80066ac <HAL_RCC_OscConfig+0x2fc>
          return HAL_TIMEOUT;
 80066c4:	2003      	movs	r0, #3
 80066c6:	e194      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80066c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066cc:	6813      	ldr	r3, [r2, #0]
 80066ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066d2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80066d4:	f7fb fab4 	bl	8001c40 <HAL_GetTick>
 80066d8:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80066da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80066e4:	d0b5      	beq.n	8006652 <HAL_RCC_OscConfig+0x2a2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066e6:	f7fb faab 	bl	8001c40 <HAL_GetTick>
 80066ea:	1b80      	subs	r0, r0, r6
 80066ec:	2802      	cmp	r0, #2
 80066ee:	d9f4      	bls.n	80066da <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80066f0:	2003      	movs	r0, #3
 80066f2:	e17e      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80066f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066f8:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80066fc:	f023 0301 	bic.w	r3, r3, #1
 8006700:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 8006704:	f7fb fa9c 	bl	8001c40 <HAL_GetTick>
 8006708:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800670a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800670e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006712:	f013 0f02 	tst.w	r3, #2
 8006716:	d0b4      	beq.n	8006682 <HAL_RCC_OscConfig+0x2d2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006718:	f7fb fa92 	bl	8001c40 <HAL_GetTick>
 800671c:	1b80      	subs	r0, r0, r6
 800671e:	2811      	cmp	r0, #17
 8006720:	d9f3      	bls.n	800670a <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 8006722:	2003      	movs	r0, #3
 8006724:	e165      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8006726:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800672a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800672e:	f023 0301 	bic.w	r3, r3, #1
 8006732:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006736:	f7fb fa83 	bl	8001c40 <HAL_GetTick>
 800673a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800673c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006740:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006744:	f013 0f02 	tst.w	r3, #2
 8006748:	d006      	beq.n	8006758 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800674a:	f7fb fa79 	bl	8001c40 <HAL_GetTick>
 800674e:	1b80      	subs	r0, r0, r6
 8006750:	2811      	cmp	r0, #17
 8006752:	d9f3      	bls.n	800673c <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8006754:	2003      	movs	r0, #3
 8006756:	e14c      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	f013 0f04 	tst.w	r3, #4
 800675e:	f000 80b8 	beq.w	80068d2 <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8006762:	4b22      	ldr	r3, [pc, #136]	; (80067ec <HAL_RCC_OscConfig+0x43c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f413 7f80 	tst.w	r3, #256	; 0x100
 800676a:	d110      	bne.n	800678e <HAL_RCC_OscConfig+0x3de>
      HAL_PWR_EnableBkUpAccess();
 800676c:	f7ff fc86 	bl	800607c <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8006770:	f7fb fa66 	bl	8001c40 <HAL_GetTick>
 8006774:	4606      	mov	r6, r0
 8006776:	4b1d      	ldr	r3, [pc, #116]	; (80067ec <HAL_RCC_OscConfig+0x43c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800677e:	d106      	bne.n	800678e <HAL_RCC_OscConfig+0x3de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006780:	f7fb fa5e 	bl	8001c40 <HAL_GetTick>
 8006784:	1b80      	subs	r0, r0, r6
 8006786:	2802      	cmp	r0, #2
 8006788:	d9f5      	bls.n	8006776 <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 800678a:	2003      	movs	r0, #3
 800678c:	e131      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800678e:	68e3      	ldr	r3, [r4, #12]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d068      	beq.n	8006866 <HAL_RCC_OscConfig+0x4b6>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006794:	2b85      	cmp	r3, #133	; 0x85
 8006796:	d001      	beq.n	800679c <HAL_RCC_OscConfig+0x3ec>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006798:	2b05      	cmp	r3, #5
 800679a:	d107      	bne.n	80067ac <HAL_RCC_OscConfig+0x3fc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800679c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067a0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80067a4:	f043 0304 	orr.w	r3, r3, #4
 80067a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80067ac:	f7fb fa48 	bl	8001c40 <HAL_GetTick>
 80067b0:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067b6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80067c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ca:	f013 0f02 	tst.w	r3, #2
 80067ce:	d10f      	bne.n	80067f0 <HAL_RCC_OscConfig+0x440>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d0:	f7fb fa36 	bl	8001c40 <HAL_GetTick>
 80067d4:	1b80      	subs	r0, r0, r6
 80067d6:	f241 3388 	movw	r3, #5000	; 0x1388
 80067da:	4298      	cmp	r0, r3
 80067dc:	d9f1      	bls.n	80067c2 <HAL_RCC_OscConfig+0x412>
          return HAL_TIMEOUT;
 80067de:	2003      	movs	r0, #3
 80067e0:	e107      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
 80067e2:	bf00      	nop
 80067e4:	20000074 	.word	0x20000074
 80067e8:	20000078 	.word	0x20000078
 80067ec:	58000400 	.word	0x58000400
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80067f0:	68e3      	ldr	r3, [r4, #12]
 80067f2:	2b81      	cmp	r3, #129	; 0x81
 80067f4:	d001      	beq.n	80067fa <HAL_RCC_OscConfig+0x44a>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80067f6:	2b85      	cmp	r3, #133	; 0x85
 80067f8:	d11a      	bne.n	8006830 <HAL_RCC_OscConfig+0x480>
        tickstart = HAL_GetTick();
 80067fa:	f7fb fa21 	bl	8001c40 <HAL_GetTick>
 80067fe:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006800:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006804:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800680c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006818:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800681c:	d159      	bne.n	80068d2 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800681e:	f7fb fa0f 	bl	8001c40 <HAL_GetTick>
 8006822:	1b80      	subs	r0, r0, r6
 8006824:	f241 3388 	movw	r3, #5000	; 0x1388
 8006828:	4298      	cmp	r0, r3
 800682a:	d9f1      	bls.n	8006810 <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 800682c:	2003      	movs	r0, #3
 800682e:	e0e0      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        tickstart = HAL_GetTick();
 8006830:	f7fb fa06 	bl	8001c40 <HAL_GetTick>
 8006834:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006836:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800683a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800683e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006846:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800684a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800684e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006852:	d03e      	beq.n	80068d2 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006854:	f7fb f9f4 	bl	8001c40 <HAL_GetTick>
 8006858:	1b80      	subs	r0, r0, r6
 800685a:	f241 3388 	movw	r3, #5000	; 0x1388
 800685e:	4298      	cmp	r0, r3
 8006860:	d9f1      	bls.n	8006846 <HAL_RCC_OscConfig+0x496>
            return HAL_TIMEOUT;
 8006862:	2003      	movs	r0, #3
 8006864:	e0c5      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8006866:	f7fb f9eb 	bl	8001c40 <HAL_GetTick>
 800686a:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800686c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006870:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800687c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006884:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006888:	d008      	beq.n	800689c <HAL_RCC_OscConfig+0x4ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800688a:	f7fb f9d9 	bl	8001c40 <HAL_GetTick>
 800688e:	1b80      	subs	r0, r0, r6
 8006890:	f241 3388 	movw	r3, #5000	; 0x1388
 8006894:	4298      	cmp	r0, r3
 8006896:	d9f1      	bls.n	800687c <HAL_RCC_OscConfig+0x4cc>
          return HAL_TIMEOUT;
 8006898:	2003      	movs	r0, #3
 800689a:	e0aa      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 800689c:	f7fb f9d0 	bl	8001c40 <HAL_GetTick>
 80068a0:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80068a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068a6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80068aa:	f023 0301 	bic.w	r3, r3, #1
 80068ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80068b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ba:	f013 0f02 	tst.w	r3, #2
 80068be:	d008      	beq.n	80068d2 <HAL_RCC_OscConfig+0x522>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068c0:	f7fb f9be 	bl	8001c40 <HAL_GetTick>
 80068c4:	1b80      	subs	r0, r0, r6
 80068c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80068ca:	4298      	cmp	r0, r3
 80068cc:	d9f1      	bls.n	80068b2 <HAL_RCC_OscConfig+0x502>
          return HAL_TIMEOUT;
 80068ce:	2003      	movs	r0, #3
 80068d0:	e08f      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 808b 	beq.w	80069f0 <HAL_RCC_OscConfig+0x640>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068da:	2d0c      	cmp	r5, #12
 80068dc:	d060      	beq.n	80069a0 <HAL_RCC_OscConfig+0x5f0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d016      	beq.n	8006910 <HAL_RCC_OscConfig+0x560>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80068e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068e6:	6813      	ldr	r3, [r2, #0]
 80068e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068ec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80068ee:	f7fb f9a7 	bl	8001c40 <HAL_GetTick>
 80068f2:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80068f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80068fe:	d148      	bne.n	8006992 <HAL_RCC_OscConfig+0x5e2>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006900:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006904:	68d1      	ldr	r1, [r2, #12]
 8006906:	4b41      	ldr	r3, [pc, #260]	; (8006a0c <HAL_RCC_OscConfig+0x65c>)
 8006908:	400b      	ands	r3, r1
 800690a:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800690c:	2000      	movs	r0, #0
 800690e:	e070      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006910:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006914:	6813      	ldr	r3, [r2, #0]
 8006916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800691a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800691c:	f7fb f990 	bl	8001c40 <HAL_GetTick>
 8006920:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800692c:	d12a      	bne.n	8006984 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800692e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006932:	68d3      	ldr	r3, [r2, #12]
 8006934:	4936      	ldr	r1, [pc, #216]	; (8006a10 <HAL_RCC_OscConfig+0x660>)
 8006936:	4019      	ands	r1, r3
 8006938:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800693a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800693c:	4303      	orrs	r3, r0
 800693e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006940:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006944:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006946:	4303      	orrs	r3, r0
 8006948:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800694a:	4303      	orrs	r3, r0
 800694c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800694e:	4303      	orrs	r3, r0
 8006950:	4319      	orrs	r1, r3
 8006952:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006954:	6813      	ldr	r3, [r2, #0]
 8006956:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800695a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800695c:	68d3      	ldr	r3, [r2, #12]
 800695e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006962:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8006964:	f7fb f96c 	bl	8001c40 <HAL_GetTick>
 8006968:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800696a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006974:	d13e      	bne.n	80069f4 <HAL_RCC_OscConfig+0x644>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006976:	f7fb f963 	bl	8001c40 <HAL_GetTick>
 800697a:	1b00      	subs	r0, r0, r4
 800697c:	280a      	cmp	r0, #10
 800697e:	d9f4      	bls.n	800696a <HAL_RCC_OscConfig+0x5ba>
            return HAL_TIMEOUT;
 8006980:	2003      	movs	r0, #3
 8006982:	e036      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006984:	f7fb f95c 	bl	8001c40 <HAL_GetTick>
 8006988:	1b40      	subs	r0, r0, r5
 800698a:	280a      	cmp	r0, #10
 800698c:	d9c9      	bls.n	8006922 <HAL_RCC_OscConfig+0x572>
            return HAL_TIMEOUT;
 800698e:	2003      	movs	r0, #3
 8006990:	e02f      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006992:	f7fb f955 	bl	8001c40 <HAL_GetTick>
 8006996:	1b00      	subs	r0, r0, r4
 8006998:	280a      	cmp	r0, #10
 800699a:	d9ab      	bls.n	80068f4 <HAL_RCC_OscConfig+0x544>
            return HAL_TIMEOUT;
 800699c:	2003      	movs	r0, #3
 800699e:	e028      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d029      	beq.n	80069f8 <HAL_RCC_OscConfig+0x648>
        pll_config = RCC->PLLCFGR;
 80069a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069a8:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80069aa:	f003 0103 	and.w	r1, r3, #3
 80069ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80069b0:	4291      	cmp	r1, r2
 80069b2:	d123      	bne.n	80069fc <HAL_RCC_OscConfig+0x64c>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80069b4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80069b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069ba:	428a      	cmp	r2, r1
 80069bc:	d120      	bne.n	8006a00 <HAL_RCC_OscConfig+0x650>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80069be:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80069c2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069c4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80069c8:	d11c      	bne.n	8006a04 <HAL_RCC_OscConfig+0x654>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80069ca:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 80069ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d119      	bne.n	8006a08 <HAL_RCC_OscConfig+0x658>
  return HAL_OK;
 80069d4:	2000      	movs	r0, #0
 80069d6:	e00c      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
    return HAL_ERROR;
 80069d8:	2001      	movs	r0, #1
}
 80069da:	4770      	bx	lr
        return HAL_ERROR;
 80069dc:	2001      	movs	r0, #1
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
            return HAL_ERROR;
 80069e0:	2001      	movs	r0, #1
 80069e2:	e006      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 80069e4:	2001      	movs	r0, #1
 80069e6:	e004      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 80069e8:	2001      	movs	r0, #1
 80069ea:	e002      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 80069ec:	2001      	movs	r0, #1
 80069ee:	e000      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
  return HAL_OK;
 80069f0:	2000      	movs	r0, #0
}
 80069f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 80069f4:	2000      	movs	r0, #0
 80069f6:	e7fc      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 80069f8:	2001      	movs	r0, #1
 80069fa:	e7fa      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 80069fc:	2001      	movs	r0, #1
 80069fe:	e7f8      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
 8006a00:	2001      	movs	r0, #1
 8006a02:	e7f6      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
 8006a04:	2001      	movs	r0, #1
 8006a06:	e7f4      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
 8006a08:	2001      	movs	r0, #1
 8006a0a:	e7f2      	b.n	80069f2 <HAL_RCC_OscConfig+0x642>
 8006a0c:	eefefffc 	.word	0xeefefffc
 8006a10:	11c1808c 	.word	0x11c1808c

08006a14 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006a14:	2800      	cmp	r0, #0
 8006a16:	f000 8127 	beq.w	8006c68 <HAL_RCC_ClockConfig+0x254>
{
 8006a1a:	b570      	push	{r4, r5, r6, lr}
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a20:	4b93      	ldr	r3, [pc, #588]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0307 	and.w	r3, r3, #7
 8006a28:	428b      	cmp	r3, r1
 8006a2a:	d32d      	bcc.n	8006a88 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	f013 0f02 	tst.w	r3, #2
 8006a32:	d13f      	bne.n	8006ab4 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	f013 0f20 	tst.w	r3, #32
 8006a3a:	d153      	bne.n	8006ae4 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a42:	d16a      	bne.n	8006b1a <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a44:	682b      	ldr	r3, [r5, #0]
 8006a46:	f013 0f04 	tst.w	r3, #4
 8006a4a:	f040 8083 	bne.w	8006b54 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a4e:	682b      	ldr	r3, [r5, #0]
 8006a50:	f013 0f08 	tst.w	r3, #8
 8006a54:	f040 8097 	bne.w	8006b86 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	f013 0f01 	tst.w	r3, #1
 8006a5e:	f000 80de 	beq.w	8006c1e <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a62:	686b      	ldr	r3, [r5, #4]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	f000 80a8 	beq.w	8006bba <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	f000 80ad 	beq.w	8006bca <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f040 80b2 	bne.w	8006bda <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006a76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a7a:	6812      	ldr	r2, [r2, #0]
 8006a7c:	f012 0f02 	tst.w	r2, #2
 8006a80:	f040 80b1 	bne.w	8006be6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8006a84:	2001      	movs	r0, #1
 8006a86:	e0ee      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a88:	4a79      	ldr	r2, [pc, #484]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006a8a:	6813      	ldr	r3, [r2, #0]
 8006a8c:	f023 0307 	bic.w	r3, r3, #7
 8006a90:	430b      	orrs	r3, r1
 8006a92:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006a94:	f7fb f8d4 	bl	8001c40 <HAL_GetTick>
 8006a98:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a9a:	4b75      	ldr	r3, [pc, #468]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0307 	and.w	r3, r3, #7
 8006aa2:	42a3      	cmp	r3, r4
 8006aa4:	d0c2      	beq.n	8006a2c <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006aa6:	f7fb f8cb 	bl	8001c40 <HAL_GetTick>
 8006aaa:	1b80      	subs	r0, r0, r6
 8006aac:	2802      	cmp	r0, #2
 8006aae:	d9f4      	bls.n	8006a9a <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8006ab0:	2003      	movs	r0, #3
 8006ab2:	e0d8      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006ab4:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006ab6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006aba:	688a      	ldr	r2, [r1, #8]
 8006abc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006ac4:	f7fb f8bc 	bl	8001c40 <HAL_GetTick>
 8006ac8:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006aca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006ad4:	d1ae      	bne.n	8006a34 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ad6:	f7fb f8b3 	bl	8001c40 <HAL_GetTick>
 8006ada:	1b80      	subs	r0, r0, r6
 8006adc:	2802      	cmp	r0, #2
 8006ade:	d9f4      	bls.n	8006aca <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8006ae0:	2003      	movs	r0, #3
 8006ae2:	e0c0      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006ae4:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006ae6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006aea:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 8006aee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006af2:	4313      	orrs	r3, r2
 8006af4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8006af8:	f7fb f8a2 	bl	8001c40 <HAL_GetTick>
 8006afc:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006afe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b02:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006b06:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006b0a:	d197      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b0c:	f7fb f898 	bl	8001c40 <HAL_GetTick>
 8006b10:	1b80      	subs	r0, r0, r6
 8006b12:	2802      	cmp	r0, #2
 8006b14:	d9f3      	bls.n	8006afe <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8006b16:	2003      	movs	r0, #3
 8006b18:	e0a5      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006b1a:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8006b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b20:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8006b24:	f023 030f 	bic.w	r3, r3, #15
 8006b28:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8006b2c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 8006b30:	f7fb f886 	bl	8001c40 <HAL_GetTick>
 8006b34:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006b3e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006b42:	f47f af7f 	bne.w	8006a44 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b46:	f7fb f87b 	bl	8001c40 <HAL_GetTick>
 8006b4a:	1b80      	subs	r0, r0, r6
 8006b4c:	2802      	cmp	r0, #2
 8006b4e:	d9f2      	bls.n	8006b36 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8006b50:	2003      	movs	r0, #3
 8006b52:	e088      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006b54:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006b56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b5a:	688a      	ldr	r2, [r1, #8]
 8006b5c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b60:	4313      	orrs	r3, r2
 8006b62:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006b64:	f7fb f86c 	bl	8001c40 <HAL_GetTick>
 8006b68:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006b6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006b74:	f47f af6b 	bne.w	8006a4e <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b78:	f7fb f862 	bl	8001c40 <HAL_GetTick>
 8006b7c:	1b80      	subs	r0, r0, r6
 8006b7e:	2802      	cmp	r0, #2
 8006b80:	d9f3      	bls.n	8006b6a <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8006b82:	2003      	movs	r0, #3
 8006b84:	e06f      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006b86:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006b88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b8c:	6893      	ldr	r3, [r2, #8]
 8006b8e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006b92:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006b96:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8006b98:	f7fb f852 	bl	8001c40 <HAL_GetTick>
 8006b9c:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8006ba8:	f47f af56 	bne.w	8006a58 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006bac:	f7fb f848 	bl	8001c40 <HAL_GetTick>
 8006bb0:	1b80      	subs	r0, r0, r6
 8006bb2:	2802      	cmp	r0, #2
 8006bb4:	d9f3      	bls.n	8006b9e <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8006bb6:	2003      	movs	r0, #3
 8006bb8:	e055      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006bba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006bbe:	6812      	ldr	r2, [r2, #0]
 8006bc0:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8006bc4:	d10f      	bne.n	8006be6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8006bc6:	2001      	movs	r0, #1
 8006bc8:	e04d      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006bca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006bce:	6812      	ldr	r2, [r2, #0]
 8006bd0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8006bd6:	2001      	movs	r0, #1
 8006bd8:	e045      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006bda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006bde:	6812      	ldr	r2, [r2, #0]
 8006be0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006be4:	d042      	beq.n	8006c6c <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006be6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006bea:	688a      	ldr	r2, [r1, #8]
 8006bec:	f022 0203 	bic.w	r2, r2, #3
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006bf4:	f7fb f824 	bl	8001c40 <HAL_GetTick>
 8006bf8:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c04:	686a      	ldr	r2, [r5, #4]
 8006c06:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006c0a:	d008      	beq.n	8006c1e <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c0c:	f7fb f818 	bl	8001c40 <HAL_GetTick>
 8006c10:	1b80      	subs	r0, r0, r6
 8006c12:	f241 3388 	movw	r3, #5000	; 0x1388
 8006c16:	4298      	cmp	r0, r3
 8006c18:	d9ef      	bls.n	8006bfa <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8006c1a:	2003      	movs	r0, #3
 8006c1c:	e023      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c1e:	4b14      	ldr	r3, [pc, #80]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0307 	and.w	r3, r3, #7
 8006c26:	42a3      	cmp	r3, r4
 8006c28:	d915      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c2a:	4a11      	ldr	r2, [pc, #68]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006c2c:	6813      	ldr	r3, [r2, #0]
 8006c2e:	f023 0307 	bic.w	r3, r3, #7
 8006c32:	4323      	orrs	r3, r4
 8006c34:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006c36:	f7fb f803 	bl	8001c40 <HAL_GetTick>
 8006c3a:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c3c:	4b0c      	ldr	r3, [pc, #48]	; (8006c70 <HAL_RCC_ClockConfig+0x25c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f003 0307 	and.w	r3, r3, #7
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	d006      	beq.n	8006c56 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c48:	f7fa fffa 	bl	8001c40 <HAL_GetTick>
 8006c4c:	1b40      	subs	r0, r0, r5
 8006c4e:	2802      	cmp	r0, #2
 8006c50:	d9f4      	bls.n	8006c3c <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 8006c52:	2003      	movs	r0, #3
 8006c54:	e007      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006c56:	f7ff fb9b 	bl	8006390 <HAL_RCC_GetHCLKFreq>
 8006c5a:	4b06      	ldr	r3, [pc, #24]	; (8006c74 <HAL_RCC_ClockConfig+0x260>)
 8006c5c:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8006c5e:	4b06      	ldr	r3, [pc, #24]	; (8006c78 <HAL_RCC_ClockConfig+0x264>)
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	f7fa ffeb 	bl	8001c3c <HAL_InitTick>
}
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006c68:	2001      	movs	r0, #1
}
 8006c6a:	4770      	bx	lr
        return HAL_ERROR;
 8006c6c:	2001      	movs	r0, #1
 8006c6e:	e7fa      	b.n	8006c66 <HAL_RCC_ClockConfig+0x252>
 8006c70:	58004000 	.word	0x58004000
 8006c74:	20000074 	.word	0x20000074
 8006c78:	20000078 	.word	0x20000078

08006c7c <HAL_RCC_GetPCLK1Freq>:
{
 8006c7c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006c7e:	f7ff fb87 	bl	8006390 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006c82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006c8c:	4a02      	ldr	r2, [pc, #8]	; (8006c98 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8006c92:	40d8      	lsrs	r0, r3
 8006c94:	bd08      	pop	{r3, pc}
 8006c96:	bf00      	nop
 8006c98:	080169ac 	.word	0x080169ac

08006c9c <HAL_RCC_GetPCLK2Freq>:
{
 8006c9c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006c9e:	f7ff fb77 	bl	8006390 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006cac:	4a02      	ldr	r2, [pc, #8]	; (8006cb8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8006cb2:	40d8      	lsrs	r0, r3
 8006cb4:	bd08      	pop	{r3, pc}
 8006cb6:	bf00      	nop
 8006cb8:	080169ac 	.word	0x080169ac

08006cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006cc0:	6803      	ldr	r3, [r0, #0]
 8006cc2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006cc6:	f040 80ab 	bne.w	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x164>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006cca:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	f013 0f01 	tst.w	r3, #1
 8006cd2:	d00a      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cd4:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006cd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cda:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006cde:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8006ce2:	b292      	uxth	r2, r2
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	f013 0f02 	tst.w	r3, #2
 8006cf0:	d00a      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cf2:	68a2      	ldr	r2, [r4, #8]
 8006cf4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cf8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006cfc:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8006d00:	b292      	uxth	r2, r2
 8006d02:	4313      	orrs	r3, r2
 8006d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	f013 0f20 	tst.w	r3, #32
 8006d0e:	d009      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d10:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006d12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d16:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006d1a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006d2a:	d00c      	beq.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d2c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006d2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d32:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006d36:	0c02      	lsrs	r2, r0, #16
 8006d38:	0412      	lsls	r2, r2, #16
 8006d3a:	ea23 0302 	bic.w	r3, r3, r2
 8006d3e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d46:	6823      	ldr	r3, [r4, #0]
 8006d48:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006d4c:	d00c      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006d50:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d54:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006d58:	0c02      	lsrs	r2, r0, #16
 8006d5a:	0412      	lsls	r2, r2, #16
 8006d5c:	ea23 0302 	bic.w	r3, r3, r2
 8006d60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006d6e:	d00c      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006d70:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006d72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d76:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006d7a:	0c02      	lsrs	r2, r0, #16
 8006d7c:	0412      	lsls	r2, r2, #16
 8006d7e:	ea23 0302 	bic.w	r3, r3, r2
 8006d82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006d90:	f040 809e 	bne.w	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x214>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006d9a:	f040 80aa 	bne.w	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006da4:	f040 80b6 	bne.w	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x258>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	f013 0f10 	tst.w	r3, #16
 8006dae:	d00e      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006db0:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006db2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006db6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006dba:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006dc4:	68e3      	ldr	r3, [r4, #12]
 8006dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dca:	f000 80b4 	beq.w	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006dd4:	d00f      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006dd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006dd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ddc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006de0:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8006de4:	4313      	orrs	r3, r2
 8006de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006dea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dec:	b91b      	cbnz	r3, 8006df6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006dee:	68cb      	ldr	r3, [r1, #12]
 8006df0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006df4:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006dfc:	d00e      	beq.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006dfe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006e00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e04:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006e08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006e12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006e14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e18:	f000 8092 	beq.w	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 8006e20:	f7ff f92c 	bl	800607c <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 8006e24:	f7fa ff0c 	bl	8001c40 <HAL_GetTick>
 8006e28:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006e2a:	4b48      	ldr	r3, [pc, #288]	; (8006f4c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006e32:	d106      	bne.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e34:	f7fa ff04 	bl	8001c40 <HAL_GetTick>
 8006e38:	1b40      	subs	r0, r0, r5
 8006e3a:	2802      	cmp	r0, #2
 8006e3c:	d9f5      	bls.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = HAL_TIMEOUT;
 8006e3e:	2503      	movs	r5, #3
 8006e40:	e000      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x188>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006e42:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 8006e44:	2d00      	cmp	r5, #0
 8006e46:	f47f af41 	bne.w	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006e4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006e56:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d024      	beq.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e60:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006e64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e68:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006e6c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8006e70:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e74:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006e78:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006e7c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8006e80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006e84:	f012 0f02 	tst.w	r2, #2
 8006e88:	d10f      	bne.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      if (ret == HAL_OK)
 8006e8a:	2d00      	cmp	r5, #0
 8006e8c:	f47f af1e 	bne.w	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e90:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006e92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e96:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8006e9a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006ea4:	e712      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x10>
  uint32_t tmpregister = 0;
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	e7ec      	b.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        tickstart = HAL_GetTick();
 8006eaa:	f7fa fec9 	bl	8001c40 <HAL_GetTick>
 8006eae:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eb8:	f013 0f02 	tst.w	r3, #2
 8006ebc:	d1e5      	bne.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ebe:	f7fa febf 	bl	8001c40 <HAL_GetTick>
 8006ec2:	1b80      	subs	r0, r0, r6
 8006ec4:	f241 3388 	movw	r3, #5000	; 0x1388
 8006ec8:	4298      	cmp	r0, r3
 8006eca:	d9f1      	bls.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
            ret = HAL_TIMEOUT;
 8006ecc:	2503      	movs	r5, #3
 8006ece:	e7dc      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ed0:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006ed2:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8006ed6:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8006eda:	0919      	lsrs	r1, r3, #4
 8006edc:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8006ee0:	ea22 0201 	bic.w	r2, r2, r1
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006eea:	4313      	orrs	r3, r2
 8006eec:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8006ef0:	e750      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ef2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006ef4:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8006ef8:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8006efc:	0919      	lsrs	r1, r3, #4
 8006efe:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8006f02:	ea22 0201 	bic.w	r2, r2, r1
 8006f06:	011b      	lsls	r3, r3, #4
 8006f08:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8006f12:	e744      	b.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f14:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f16:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8006f1a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8006f1e:	0919      	lsrs	r1, r3, #4
 8006f20:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8006f24:	ea22 0201 	bic.w	r2, r2, r1
 8006f28:	011b      	lsls	r3, r3, #4
 8006f2a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8006f34:	e738      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006f36:	68cb      	ldr	r3, [r1, #12]
 8006f38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f3c:	60cb      	str	r3, [r1, #12]
 8006f3e:	e746      	b.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006f40:	68cb      	ldr	r3, [r1, #12]
 8006f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f46:	60cb      	str	r3, [r1, #12]
 8006f48:	e768      	b.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006f4a:	bf00      	nop
 8006f4c:	58000400 	.word	0x58000400

08006f50 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006f50:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f52:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 8006f56:	2a01      	cmp	r2, #1
 8006f58:	d035      	beq.n	8006fc6 <HAL_RTC_DeactivateAlarm+0x76>
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f60:	2202      	movs	r2, #2
 8006f62:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f66:	4a19      	ldr	r2, [pc, #100]	; (8006fcc <HAL_RTC_DeactivateAlarm+0x7c>)
 8006f68:	20ca      	movs	r0, #202	; 0xca
 8006f6a:	6250      	str	r0, [r2, #36]	; 0x24
 8006f6c:	2053      	movs	r0, #83	; 0x53
 8006f6e:	6250      	str	r0, [r2, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8006f70:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8006f74:	d018      	beq.n	8006fa8 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006f76:	4a15      	ldr	r2, [pc, #84]	; (8006fcc <HAL_RTC_DeactivateAlarm+0x7c>)
 8006f78:	6991      	ldr	r1, [r2, #24]
 8006f7a:	f421 5108 	bic.w	r1, r1, #8704	; 0x2200
 8006f7e:	6191      	str	r1, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8006f80:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8006f82:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006f86:	64d1      	str	r1, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006f88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f8a:	f021 0102 	bic.w	r1, r1, #2
 8006f8e:	6319      	str	r1, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006f90:	2102      	movs	r1, #2
 8006f92:	65d1      	str	r1, [r2, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f94:	4a0d      	ldr	r2, [pc, #52]	; (8006fcc <HAL_RTC_DeactivateAlarm+0x7c>)
 8006f96:	21ff      	movs	r1, #255	; 0xff
 8006f98:	6251      	str	r1, [r2, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c

  return HAL_OK;
 8006fa6:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006fa8:	6991      	ldr	r1, [r2, #24]
 8006faa:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8006fae:	6191      	str	r1, [r2, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8006fb0:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006fb2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006fb6:	6451      	str	r1, [r2, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006fb8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006fba:	f021 0101 	bic.w	r1, r1, #1
 8006fbe:	6319      	str	r1, [r3, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006fc0:	2101      	movs	r1, #1
 8006fc2:	65d1      	str	r1, [r2, #92]	; 0x5c
 8006fc4:	e7e6      	b.n	8006f94 <HAL_RTC_DeactivateAlarm+0x44>
  __HAL_LOCK(hrtc);
 8006fc6:	2002      	movs	r0, #2
}
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40002800 	.word	0x40002800

08006fd0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006fd4:	4b0d      	ldr	r3, [pc, #52]	; (800700c <HAL_RTC_AlarmIRQHandler+0x3c>)
 8006fd6:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8006fd8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006fda:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006fdc:	f015 0f01 	tst.w	r5, #1
 8006fe0:	d106      	bne.n	8006ff0 <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006fe2:	f015 0f02 	tst.w	r5, #2
 8006fe6:	d109      	bne.n	8006ffc <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8006fee:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006ff0:	4b06      	ldr	r3, [pc, #24]	; (800700c <HAL_RTC_AlarmIRQHandler+0x3c>)
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006ff6:	f7fa ffcb 	bl	8001f90 <HAL_RTC_AlarmAEventCallback>
 8006ffa:	e7f2      	b.n	8006fe2 <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006ffc:	4b03      	ldr	r3, [pc, #12]	; (800700c <HAL_RTC_AlarmIRQHandler+0x3c>)
 8006ffe:	2202      	movs	r2, #2
 8007000:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007002:	4620      	mov	r0, r4
 8007004:	f000 f9ec 	bl	80073e0 <HAL_RTCEx_AlarmBEventCallback>
 8007008:	e7ee      	b.n	8006fe8 <HAL_RTC_AlarmIRQHandler+0x18>
 800700a:	bf00      	nop
 800700c:	40002800 	.word	0x40002800

08007010 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007010:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007012:	4a0b      	ldr	r2, [pc, #44]	; (8007040 <HAL_RTC_WaitForSynchro+0x30>)
 8007014:	68d3      	ldr	r3, [r2, #12]
 8007016:	f023 0320 	bic.w	r3, r3, #32
 800701a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800701c:	f7fa fe10 	bl	8001c40 <HAL_GetTick>
 8007020:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007022:	4b07      	ldr	r3, [pc, #28]	; (8007040 <HAL_RTC_WaitForSynchro+0x30>)
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f013 0f20 	tst.w	r3, #32
 800702a:	d107      	bne.n	800703c <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800702c:	f7fa fe08 	bl	8001c40 <HAL_GetTick>
 8007030:	1b00      	subs	r0, r0, r4
 8007032:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007036:	d9f4      	bls.n	8007022 <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 8007038:	2003      	movs	r0, #3
 800703a:	e000      	b.n	800703e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800703c:	2000      	movs	r0, #0
}
 800703e:	bd10      	pop	{r4, pc}
 8007040:	40002800 	.word	0x40002800

08007044 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007044:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007046:	4b11      	ldr	r3, [pc, #68]	; (800708c <RTC_EnterInitMode+0x48>)
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800704e:	d002      	beq.n	8007056 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8007050:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 8007052:	4620      	mov	r0, r4
 8007054:	bd70      	pop	{r4, r5, r6, pc}
 8007056:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007058:	4a0c      	ldr	r2, [pc, #48]	; (800708c <RTC_EnterInitMode+0x48>)
 800705a:	68d3      	ldr	r3, [r2, #12]
 800705c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007060:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8007062:	f7fa fded 	bl	8001c40 <HAL_GetTick>
 8007066:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8007068:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800706a:	4b08      	ldr	r3, [pc, #32]	; (800708c <RTC_EnterInitMode+0x48>)
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007072:	d1ee      	bne.n	8007052 <RTC_EnterInitMode+0xe>
 8007074:	2c03      	cmp	r4, #3
 8007076:	d0ec      	beq.n	8007052 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007078:	f7fa fde2 	bl	8001c40 <HAL_GetTick>
 800707c:	1b43      	subs	r3, r0, r5
 800707e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007082:	d9f2      	bls.n	800706a <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007084:	2403      	movs	r4, #3
 8007086:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
 800708a:	e7ee      	b.n	800706a <RTC_EnterInitMode+0x26>
 800708c:	40002800 	.word	0x40002800

08007090 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007090:	b510      	push	{r4, lr}
 8007092:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007094:	4b10      	ldr	r3, [pc, #64]	; (80070d8 <RTC_ExitInitMode+0x48>)
 8007096:	68da      	ldr	r2, [r3, #12]
 8007098:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800709c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	f013 0f20 	tst.w	r3, #32
 80070a4:	d106      	bne.n	80070b4 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070a6:	f7ff ffb3 	bl	8007010 <HAL_RTC_WaitForSynchro>
 80070aa:	b198      	cbz	r0, 80070d4 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80070ac:	2003      	movs	r0, #3
 80070ae:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80070b2:	e00f      	b.n	80070d4 <RTC_ExitInitMode+0x44>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80070b4:	4a08      	ldr	r2, [pc, #32]	; (80070d8 <RTC_ExitInitMode+0x48>)
 80070b6:	6993      	ldr	r3, [r2, #24]
 80070b8:	f023 0320 	bic.w	r3, r3, #32
 80070bc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070be:	f7ff ffa7 	bl	8007010 <HAL_RTC_WaitForSynchro>
 80070c2:	b110      	cbz	r0, 80070ca <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80070c4:	2003      	movs	r0, #3
 80070c6:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80070ca:	4a03      	ldr	r2, [pc, #12]	; (80070d8 <RTC_ExitInitMode+0x48>)
 80070cc:	6993      	ldr	r3, [r2, #24]
 80070ce:	f043 0320 	orr.w	r3, r3, #32
 80070d2:	6193      	str	r3, [r2, #24]
  }

  return status;
}
 80070d4:	bd10      	pop	{r4, pc}
 80070d6:	bf00      	nop
 80070d8:	40002800 	.word	0x40002800

080070dc <HAL_RTC_Init>:
  if (hrtc != NULL)
 80070dc:	2800      	cmp	r0, #0
 80070de:	d052      	beq.n	8007186 <HAL_RTC_Init+0xaa>
{
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80070e4:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80070e8:	b163      	cbz	r3, 8007104 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 80070ea:	2302      	movs	r3, #2
 80070ec:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80070f0:	4b26      	ldr	r3, [pc, #152]	; (800718c <HAL_RTC_Init+0xb0>)
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f013 0f10 	tst.w	r3, #16
 80070f8:	d009      	beq.n	800710e <HAL_RTC_Init+0x32>
      status = HAL_OK;
 80070fa:	2000      	movs	r0, #0
      hrtc->State = HAL_RTC_STATE_READY;
 80070fc:	2301      	movs	r3, #1
 80070fe:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8007102:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8007104:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 8007108:	f7fa fbe8 	bl	80018dc <HAL_RTC_MspInit>
 800710c:	e7ed      	b.n	80070ea <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800710e:	4b1f      	ldr	r3, [pc, #124]	; (800718c <HAL_RTC_Init+0xb0>)
 8007110:	22ca      	movs	r2, #202	; 0xca
 8007112:	625a      	str	r2, [r3, #36]	; 0x24
 8007114:	2253      	movs	r2, #83	; 0x53
 8007116:	625a      	str	r2, [r3, #36]	; 0x24
      status = RTC_EnterInitMode(hrtc);
 8007118:	4620      	mov	r0, r4
 800711a:	f7ff ff93 	bl	8007044 <RTC_EnterInitMode>
      if (status == HAL_OK)
 800711e:	b128      	cbz	r0, 800712c <HAL_RTC_Init+0x50>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007120:	4b1a      	ldr	r3, [pc, #104]	; (800718c <HAL_RTC_Init+0xb0>)
 8007122:	22ff      	movs	r2, #255	; 0xff
 8007124:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8007126:	2800      	cmp	r0, #0
 8007128:	d1eb      	bne.n	8007102 <HAL_RTC_Init+0x26>
 800712a:	e7e7      	b.n	80070fc <HAL_RTC_Init+0x20>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800712c:	4b17      	ldr	r3, [pc, #92]	; (800718c <HAL_RTC_Init+0xb0>)
 800712e:	699a      	ldr	r2, [r3, #24]
 8007130:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 8007134:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007138:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800713a:	6999      	ldr	r1, [r3, #24]
 800713c:	6862      	ldr	r2, [r4, #4]
 800713e:	6920      	ldr	r0, [r4, #16]
 8007140:	4302      	orrs	r2, r0
 8007142:	69a0      	ldr	r0, [r4, #24]
 8007144:	4302      	orrs	r2, r0
 8007146:	430a      	orrs	r2, r1
 8007148:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800714a:	68e2      	ldr	r2, [r4, #12]
 800714c:	68a1      	ldr	r1, [r4, #8]
 800714e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8007152:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007154:	68da      	ldr	r2, [r3, #12]
 8007156:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800715a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800715c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800715e:	4301      	orrs	r1, r0
 8007160:	430a      	orrs	r2, r1
 8007162:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 8007164:	4620      	mov	r0, r4
 8007166:	f7ff ff93 	bl	8007090 <RTC_ExitInitMode>
        if (status == HAL_OK)
 800716a:	2800      	cmp	r0, #0
 800716c:	d1d8      	bne.n	8007120 <HAL_RTC_Init+0x44>
          MODIFY_REG(RTC->CR, \
 800716e:	4907      	ldr	r1, [pc, #28]	; (800718c <HAL_RTC_Init+0xb0>)
 8007170:	698b      	ldr	r3, [r1, #24]
 8007172:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8007176:	6a22      	ldr	r2, [r4, #32]
 8007178:	69e5      	ldr	r5, [r4, #28]
 800717a:	432a      	orrs	r2, r5
 800717c:	6965      	ldr	r5, [r4, #20]
 800717e:	432a      	orrs	r2, r5
 8007180:	4313      	orrs	r3, r2
 8007182:	618b      	str	r3, [r1, #24]
 8007184:	e7cc      	b.n	8007120 <HAL_RTC_Init+0x44>
  HAL_StatusTypeDef status = HAL_ERROR;
 8007186:	2001      	movs	r0, #1
}
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	40002800 	.word	0x40002800

08007190 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8007190:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 8007192:	e002      	b.n	800719a <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8007194:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8007196:	380a      	subs	r0, #10
 8007198:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 800719a:	2809      	cmp	r0, #9
 800719c:	d8fa      	bhi.n	8007194 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800719e:	011b      	lsls	r3, r3, #4
 80071a0:	b2db      	uxtb	r3, r3
}
 80071a2:	4318      	orrs	r0, r3
 80071a4:	4770      	bx	lr
	...

080071a8 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 80071a8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	f000 80b0 	beq.w	8007312 <HAL_RTC_SetAlarm_IT+0x16a>
{
 80071b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071b6:	4605      	mov	r5, r0
 80071b8:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 80071ba:	2301      	movs	r3, #1
 80071bc:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80071c0:	2302      	movs	r3, #2
 80071c2:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80071c6:	4b54      	ldr	r3, [pc, #336]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 80071c8:	68de      	ldr	r6, [r3, #12]
 80071ca:	f406 7640 	and.w	r6, r6, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 80071ce:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80071d2:	d043      	beq.n	800725c <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 80071d4:	bb12      	cbnz	r2, 800721c <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80071dc:	d101      	bne.n	80071e2 <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80071de:	2300      	movs	r3, #0
 80071e0:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80071e2:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80071e6:	7820      	ldrb	r0, [r4, #0]
 80071e8:	f7ff ffd2 	bl	8007190 <RTC_ByteToBcd2>
 80071ec:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80071ee:	7860      	ldrb	r0, [r4, #1]
 80071f0:	f7ff ffce 	bl	8007190 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80071f4:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80071f8:	78a0      	ldrb	r0, [r4, #2]
 80071fa:	f7ff ffc9 	bl	8007190 <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80071fe:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007200:	78e3      	ldrb	r3, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007202:	ea47 5783 	orr.w	r7, r7, r3, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007206:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800720a:	f7ff ffc1 	bl	8007190 <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800720e:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007212:	6a23      	ldr	r3, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007214:	4318      	orrs	r0, r3
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007216:	ea48 0000 	orr.w	r0, r8, r0
 800721a:	e020      	b.n	800725e <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800721c:	6948      	ldr	r0, [r1, #20]
 800721e:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 8007222:	d009      	beq.n	8007238 <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8007224:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007228:	d006      	beq.n	8007238 <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800722a:	4b3b      	ldr	r3, [pc, #236]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 800722c:	699b      	ldr	r3, [r3, #24]
 800722e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007232:	d101      	bne.n	8007238 <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007234:	2300      	movs	r3, #0
 8007236:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007238:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800723a:	7863      	ldrb	r3, [r4, #1]
 800723c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800723e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007242:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007244:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007246:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007248:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800724c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007250:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007254:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007256:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007258:	4318      	orrs	r0, r3
 800725a:	e000      	b.n	800725e <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 800725c:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800725e:	4b2e      	ldr	r3, [pc, #184]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 8007260:	22ca      	movs	r2, #202	; 0xca
 8007262:	625a      	str	r2, [r3, #36]	; 0x24
 8007264:	2253      	movs	r2, #83	; 0x53
 8007266:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007268:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800726a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800726e:	d02a      	beq.n	80072c6 <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007270:	4b29      	ldr	r3, [pc, #164]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 8007272:	699a      	ldr	r2, [r3, #24]
 8007274:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8007278:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800727a:	2202      	movs	r2, #2
 800727c:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 800727e:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8007282:	d040      	beq.n	8007306 <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007284:	4b24      	ldr	r3, [pc, #144]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 8007286:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007288:	69a2      	ldr	r2, [r4, #24]
 800728a:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800728c:	6862      	ldr	r2, [r4, #4]
 800728e:	4b22      	ldr	r3, [pc, #136]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 8007290:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007292:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8007294:	f042 0202 	orr.w	r2, r2, #2
 8007298:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800729a:	699a      	ldr	r2, [r3, #24]
 800729c:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 80072a0:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80072a2:	4a1e      	ldr	r2, [pc, #120]	; (800731c <HAL_RTC_SetAlarm_IT+0x174>)
 80072a4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80072a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072b0:	4b19      	ldr	r3, [pc, #100]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 80072b2:	22ff      	movs	r2, #255	; 0xff
 80072b4:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80072b6:	2301      	movs	r3, #1
 80072b8:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 80072bc:	2000      	movs	r0, #0
 80072be:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 80072c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80072c6:	4b14      	ldr	r3, [pc, #80]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 80072c8:	699a      	ldr	r2, [r3, #24]
 80072ca:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80072ce:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80072d0:	2201      	movs	r2, #1
 80072d2:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 80072d4:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80072d8:	d00f      	beq.n	80072fa <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80072da:	4b0f      	ldr	r3, [pc, #60]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 80072dc:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80072de:	69a2      	ldr	r2, [r4, #24]
 80072e0:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80072e2:	6862      	ldr	r2, [r4, #4]
 80072e4:	4b0c      	ldr	r3, [pc, #48]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 80072e6:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80072e8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80072ea:	f042 0201 	orr.w	r2, r2, #1
 80072ee:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80072f0:	699a      	ldr	r2, [r3, #24]
 80072f2:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 80072f6:	619a      	str	r2, [r3, #24]
 80072f8:	e7d3      	b.n	80072a2 <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80072fa:	69a3      	ldr	r3, [r4, #24]
 80072fc:	69e2      	ldr	r2, [r4, #28]
 80072fe:	4313      	orrs	r3, r2
 8007300:	4a05      	ldr	r2, [pc, #20]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 8007302:	6453      	str	r3, [r2, #68]	; 0x44
 8007304:	e7ed      	b.n	80072e2 <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007306:	69a3      	ldr	r3, [r4, #24]
 8007308:	69e2      	ldr	r2, [r4, #28]
 800730a:	4313      	orrs	r3, r2
 800730c:	4a02      	ldr	r2, [pc, #8]	; (8007318 <HAL_RTC_SetAlarm_IT+0x170>)
 800730e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007310:	e7bc      	b.n	800728c <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 8007312:	2002      	movs	r0, #2
}
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	40002800 	.word	0x40002800
 800731c:	58000800 	.word	0x58000800

08007320 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007320:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007324:	2b01      	cmp	r3, #1
 8007326:	d017      	beq.n	8007358 <HAL_RTCEx_EnableBypassShadow+0x38>
 8007328:	2101      	movs	r1, #1
 800732a:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800732e:	2302      	movs	r3, #2
 8007330:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007334:	4b09      	ldr	r3, [pc, #36]	; (800735c <HAL_RTCEx_EnableBypassShadow+0x3c>)
 8007336:	22ca      	movs	r2, #202	; 0xca
 8007338:	625a      	str	r2, [r3, #36]	; 0x24
 800733a:	2253      	movs	r2, #83	; 0x53
 800733c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800733e:	699a      	ldr	r2, [r3, #24]
 8007340:	f042 0220 	orr.w	r2, r2, #32
 8007344:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007346:	22ff      	movs	r2, #255	; 0xff
 8007348:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800734a:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800734e:	2300      	movs	r3, #0
 8007350:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8007354:	4618      	mov	r0, r3
 8007356:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8007358:	2002      	movs	r0, #2
}
 800735a:	4770      	bx	lr
 800735c:	40002800 	.word	0x40002800

08007360 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007360:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007364:	2b01      	cmp	r3, #1
 8007366:	d020      	beq.n	80073aa <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 8007368:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 800736a:	2101      	movs	r1, #1
 800736c:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007370:	2302      	movs	r3, #2
 8007372:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007376:	4b0e      	ldr	r3, [pc, #56]	; (80073b0 <HAL_RTCEx_SetSSRU_IT+0x50>)
 8007378:	22ca      	movs	r2, #202	; 0xca
 800737a:	625a      	str	r2, [r3, #36]	; 0x24
 800737c:	2253      	movs	r2, #83	; 0x53
 800737e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007380:	699a      	ldr	r2, [r3, #24]
 8007382:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007386:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007388:	4c0a      	ldr	r4, [pc, #40]	; (80073b4 <HAL_RTCEx_SetSSRU_IT+0x54>)
 800738a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 800738e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007392:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007396:	22ff      	movs	r2, #255	; 0xff
 8007398:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800739a:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800739e:	2300      	movs	r3, #0
 80073a0:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 80073a4:	4618      	mov	r0, r3
}
 80073a6:	bc10      	pop	{r4}
 80073a8:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80073aa:	2002      	movs	r0, #2
}
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	40002800 	.word	0x40002800
 80073b4:	58000800 	.word	0x58000800

080073b8 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80073b8:	b510      	push	{r4, lr}
 80073ba:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80073bc:	4b07      	ldr	r3, [pc, #28]	; (80073dc <HAL_RTCEx_SSRUIRQHandler+0x24>)
 80073be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80073c4:	d103      	bne.n	80073ce <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80073c6:	2301      	movs	r3, #1
 80073c8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 80073cc:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 80073ce:	4b03      	ldr	r3, [pc, #12]	; (80073dc <HAL_RTCEx_SSRUIRQHandler+0x24>)
 80073d0:	2240      	movs	r2, #64	; 0x40
 80073d2:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80073d4:	f7fa fde0 	bl	8001f98 <HAL_RTCEx_SSRUEventCallback>
 80073d8:	e7f5      	b.n	80073c6 <HAL_RTCEx_SSRUIRQHandler+0xe>
 80073da:	bf00      	nop
 80073dc:	40002800 	.word	0x40002800

080073e0 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80073e0:	4770      	bx	lr

080073e2 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 80073e2:	0089      	lsls	r1, r1, #2
 80073e4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80073e8:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80073ec:	600a      	str	r2, [r1, #0]
}
 80073ee:	4770      	bx	lr

080073f0 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 80073f0:	0089      	lsls	r1, r1, #2
 80073f2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80073f6:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80073fa:	6808      	ldr	r0, [r1, #0]
}
 80073fc:	4770      	bx	lr
	...

08007400 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007400:	4b07      	ldr	r3, [pc, #28]	; (8007420 <SUBGHZSPI_Init+0x20>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007408:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800740a:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 800740e:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007410:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8007414:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800741c:	601a      	str	r2, [r3, #0]
}
 800741e:	4770      	bx	lr
 8007420:	58010000 	.word	0x58010000

08007424 <HAL_SUBGHZ_Init>:
{
 8007424:	b530      	push	{r4, r5, lr}
 8007426:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 8007428:	2800      	cmp	r0, #0
 800742a:	d058      	beq.n	80074de <HAL_SUBGHZ_Init+0xba>
 800742c:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 800742e:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007430:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8007434:	b10b      	cbz	r3, 800743a <HAL_SUBGHZ_Init+0x16>
 8007436:	2d03      	cmp	r5, #3
 8007438:	d10b      	bne.n	8007452 <HAL_SUBGHZ_Init+0x2e>
    hsubghz->Lock = HAL_UNLOCKED;
 800743a:	2300      	movs	r3, #0
 800743c:	7163      	strb	r3, [r4, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 800743e:	4620      	mov	r0, r4
 8007440:	f7fa fb10 	bl	8001a64 <HAL_SUBGHZ_MspInit>
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007444:	4a27      	ldr	r2, [pc, #156]	; (80074e4 <HAL_SUBGHZ_Init+0xc0>)
 8007446:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800744a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800744e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007452:	b185      	cbz	r5, 8007476 <HAL_SUBGHZ_Init+0x52>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007454:	4b24      	ldr	r3, [pc, #144]	; (80074e8 <HAL_SUBGHZ_Init+0xc4>)
 8007456:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800745a:	619a      	str	r2, [r3, #24]
    status = HAL_OK;
 800745c:	2500      	movs	r5, #0
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800745e:	6820      	ldr	r0, [r4, #0]
 8007460:	f7ff ffce 	bl	8007400 <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007464:	2301      	movs	r3, #1
 8007466:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007468:	2300      	movs	r3, #0
 800746a:	60a3      	str	r3, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800746c:	2301      	movs	r3, #1
 800746e:	71a3      	strb	r3, [r4, #6]
}
 8007470:	4628      	mov	r0, r5
 8007472:	b003      	add	sp, #12
 8007474:	bd30      	pop	{r4, r5, pc}
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007476:	2302      	movs	r3, #2
 8007478:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800747a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800747e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8007482:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007486:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800748a:	4b18      	ldr	r3, [pc, #96]	; (80074ec <HAL_SUBGHZ_Init+0xc8>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007492:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8007496:	2264      	movs	r2, #100	; 0x64
 8007498:	fb02 f303 	mul.w	r3, r2, r3
 800749c:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 800749e:	9b01      	ldr	r3, [sp, #4]
 80074a0:	b1d3      	cbz	r3, 80074d8 <HAL_SUBGHZ_Init+0xb4>
      count--;
 80074a2:	9b01      	ldr	r3, [sp, #4]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80074a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074b0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80074b4:	d1f3      	bne.n	800749e <HAL_SUBGHZ_Init+0x7a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80074b6:	4b0c      	ldr	r3, [pc, #48]	; (80074e8 <HAL_SUBGHZ_Init+0xc4>)
 80074b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80074bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80074c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80074c4:	689a      	ldr	r2, [r3, #8]
 80074c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074ca:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80074cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074d0:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 80074d2:	2d00      	cmp	r5, #0
 80074d4:	d1ca      	bne.n	800746c <HAL_SUBGHZ_Init+0x48>
 80074d6:	e7c2      	b.n	800745e <HAL_SUBGHZ_Init+0x3a>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80074d8:	2501      	movs	r5, #1
 80074da:	60a5      	str	r5, [r4, #8]
        break;
 80074dc:	e7eb      	b.n	80074b6 <HAL_SUBGHZ_Init+0x92>
    return status;
 80074de:	2501      	movs	r5, #1
 80074e0:	e7c6      	b.n	8007470 <HAL_SUBGHZ_Init+0x4c>
 80074e2:	bf00      	nop
 80074e4:	58000800 	.word	0x58000800
 80074e8:	58000400 	.word	0x58000400
 80074ec:	20000074 	.word	0x20000074

080074f0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80074f0:	b082      	sub	sp, #8
 80074f2:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80074f4:	4b1a      	ldr	r3, [pc, #104]	; (8007560 <SUBGHZSPI_Transmit+0x70>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80074fc:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8007500:	2064      	movs	r0, #100	; 0x64
 8007502:	fb00 f303 	mul.w	r3, r0, r3
 8007506:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007508:	9b01      	ldr	r3, [sp, #4]
 800750a:	b14b      	cbz	r3, 8007520 <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 800750c:	9b01      	ldr	r3, [sp, #4]
 800750e:	3b01      	subs	r3, #1
 8007510:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007512:	4b14      	ldr	r3, [pc, #80]	; (8007564 <SUBGHZSPI_Transmit+0x74>)
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f013 0f02 	tst.w	r3, #2
 800751a:	d0f5      	beq.n	8007508 <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 800751c:	2000      	movs	r0, #0
 800751e:	e001      	b.n	8007524 <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007520:	2001      	movs	r0, #1
 8007522:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8007524:	4b0f      	ldr	r3, [pc, #60]	; (8007564 <SUBGHZSPI_Transmit+0x74>)
 8007526:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007528:	4b0d      	ldr	r3, [pc, #52]	; (8007560 <SUBGHZSPI_Transmit+0x70>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007530:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8007534:	2164      	movs	r1, #100	; 0x64
 8007536:	fb01 f303 	mul.w	r3, r1, r3
 800753a:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800753c:	9b01      	ldr	r3, [sp, #4]
 800753e:	b143      	cbz	r3, 8007552 <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8007540:	9b01      	ldr	r3, [sp, #4]
 8007542:	3b01      	subs	r3, #1
 8007544:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007546:	4b07      	ldr	r3, [pc, #28]	; (8007564 <SUBGHZSPI_Transmit+0x74>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f013 0f01 	tst.w	r3, #1
 800754e:	d0f5      	beq.n	800753c <SUBGHZSPI_Transmit+0x4c>
 8007550:	e001      	b.n	8007556 <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007552:	2001      	movs	r0, #1
 8007554:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007556:	4b03      	ldr	r3, [pc, #12]	; (8007564 <SUBGHZSPI_Transmit+0x74>)
 8007558:	68db      	ldr	r3, [r3, #12]

  return status;
}
 800755a:	b002      	add	sp, #8
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	20000074 	.word	0x20000074
 8007564:	58010000 	.word	0x58010000

08007568 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007568:	b082      	sub	sp, #8
 800756a:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800756c:	4b1c      	ldr	r3, [pc, #112]	; (80075e0 <SUBGHZSPI_Receive+0x78>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007574:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8007578:	2064      	movs	r0, #100	; 0x64
 800757a:	fb00 f303 	mul.w	r3, r0, r3
 800757e:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007580:	9b01      	ldr	r3, [sp, #4]
 8007582:	b14b      	cbz	r3, 8007598 <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8007584:	9b01      	ldr	r3, [sp, #4]
 8007586:	3b01      	subs	r3, #1
 8007588:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800758a:	4b16      	ldr	r3, [pc, #88]	; (80075e4 <SUBGHZSPI_Receive+0x7c>)
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	f013 0f02 	tst.w	r3, #2
 8007592:	d0f5      	beq.n	8007580 <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8007594:	2000      	movs	r0, #0
 8007596:	e001      	b.n	800759c <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007598:	2001      	movs	r0, #1
 800759a:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 800759c:	4b11      	ldr	r3, [pc, #68]	; (80075e4 <SUBGHZSPI_Receive+0x7c>)
 800759e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80075a2:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80075a6:	4b0e      	ldr	r3, [pc, #56]	; (80075e0 <SUBGHZSPI_Receive+0x78>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80075ae:	f3c3 434c 	ubfx	r3, r3, #17, #13
 80075b2:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80075b6:	fb0c f303 	mul.w	r3, ip, r3
 80075ba:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80075bc:	9b01      	ldr	r3, [sp, #4]
 80075be:	b143      	cbz	r3, 80075d2 <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 80075c0:	9b01      	ldr	r3, [sp, #4]
 80075c2:	3b01      	subs	r3, #1
 80075c4:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80075c6:	4b07      	ldr	r3, [pc, #28]	; (80075e4 <SUBGHZSPI_Receive+0x7c>)
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f013 0f01 	tst.w	r3, #1
 80075ce:	d0f5      	beq.n	80075bc <SUBGHZSPI_Receive+0x54>
 80075d0:	e001      	b.n	80075d6 <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80075d2:	2001      	movs	r0, #1
 80075d4:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80075d6:	4b03      	ldr	r3, [pc, #12]	; (80075e4 <SUBGHZSPI_Receive+0x7c>)
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	700b      	strb	r3, [r1, #0]

  return status;
}
 80075dc:	b002      	add	sp, #8
 80075de:	4770      	bx	lr
 80075e0:	20000074 	.word	0x20000074
 80075e4:	58010000 	.word	0x58010000

080075e8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80075e8:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80075ea:	4b13      	ldr	r3, [pc, #76]	; (8007638 <SUBGHZ_WaitOnBusy+0x50>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80075f2:	f3c3 434b 	ubfx	r3, r3, #17, #12
 80075f6:	2264      	movs	r2, #100	; 0x64
 80075f8:	fb02 f303 	mul.w	r3, r2, r3
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	e006      	b.n	800760e <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007600:	2302      	movs	r3, #2
 8007602:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8007604:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8007606:	b002      	add	sp, #8
 8007608:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800760a:	4213      	tst	r3, r2
 800760c:	d012      	beq.n	8007634 <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800760e:	4b0b      	ldr	r3, [pc, #44]	; (800763c <SUBGHZ_WaitOnBusy+0x54>)
 8007610:	695b      	ldr	r3, [r3, #20]
 8007612:	f013 0304 	ands.w	r3, r3, #4
 8007616:	d000      	beq.n	800761a <SUBGHZ_WaitOnBusy+0x32>
 8007618:	2301      	movs	r3, #1
    if (count == 0U)
 800761a:	9a01      	ldr	r2, [sp, #4]
 800761c:	2a00      	cmp	r2, #0
 800761e:	d0ef      	beq.n	8007600 <SUBGHZ_WaitOnBusy+0x18>
    count--;
 8007620:	9a01      	ldr	r2, [sp, #4]
 8007622:	3a01      	subs	r2, #1
 8007624:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007626:	4a05      	ldr	r2, [pc, #20]	; (800763c <SUBGHZ_WaitOnBusy+0x54>)
 8007628:	6952      	ldr	r2, [r2, #20]
 800762a:	f012 0202 	ands.w	r2, r2, #2
 800762e:	d0ec      	beq.n	800760a <SUBGHZ_WaitOnBusy+0x22>
 8007630:	2201      	movs	r2, #1
 8007632:	e7ea      	b.n	800760a <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8007634:	2000      	movs	r0, #0
 8007636:	e7e6      	b.n	8007606 <SUBGHZ_WaitOnBusy+0x1e>
 8007638:	20000074 	.word	0x20000074
 800763c:	58000400 	.word	0x58000400

08007640 <SUBGHZ_CheckDeviceReady>:
{
 8007640:	b500      	push	{lr}
 8007642:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007644:	7903      	ldrb	r3, [r0, #4]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d004      	beq.n	8007654 <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800764a:	f7ff ffcd 	bl	80075e8 <SUBGHZ_WaitOnBusy>
}
 800764e:	b003      	add	sp, #12
 8007650:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007654:	4b0d      	ldr	r3, [pc, #52]	; (800768c <SUBGHZ_CheckDeviceReady+0x4c>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800765c:	f3c3 334f 	ubfx	r3, r3, #13, #16
 8007660:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007662:	4a0b      	ldr	r2, [pc, #44]	; (8007690 <SUBGHZ_CheckDeviceReady+0x50>)
 8007664:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007668:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800766c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      count--;
 8007670:	9b01      	ldr	r3, [sp, #4]
 8007672:	3b01      	subs	r3, #1
 8007674:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8007676:	9b01      	ldr	r3, [sp, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1f9      	bne.n	8007670 <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800767c:	4a04      	ldr	r2, [pc, #16]	; (8007690 <SUBGHZ_CheckDeviceReady+0x50>)
 800767e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007682:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007686:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800768a:	e7de      	b.n	800764a <SUBGHZ_CheckDeviceReady+0xa>
 800768c:	20000074 	.word	0x20000074
 8007690:	58000400 	.word	0x58000400

08007694 <HAL_SUBGHZ_WriteRegisters>:
{
 8007694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007698:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800769a:	7980      	ldrb	r0, [r0, #6]
 800769c:	fa5f f880 	uxtb.w	r8, r0
 80076a0:	f1b8 0f01 	cmp.w	r8, #1
 80076a4:	d13e      	bne.n	8007724 <HAL_SUBGHZ_WriteRegisters+0x90>
 80076a6:	460c      	mov	r4, r1
 80076a8:	4617      	mov	r7, r2
 80076aa:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 80076ac:	796b      	ldrb	r3, [r5, #5]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d03b      	beq.n	800772a <HAL_SUBGHZ_WriteRegisters+0x96>
 80076b2:	2301      	movs	r3, #1
 80076b4:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80076b6:	2302      	movs	r3, #2
 80076b8:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80076ba:	4628      	mov	r0, r5
 80076bc:	f7ff ffc0 	bl	8007640 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80076c0:	4a1b      	ldr	r2, [pc, #108]	; (8007730 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 80076c2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80076c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80076ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80076ce:	210d      	movs	r1, #13
 80076d0:	4628      	mov	r0, r5
 80076d2:	f7ff ff0d 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80076d6:	0a21      	lsrs	r1, r4, #8
 80076d8:	4628      	mov	r0, r5
 80076da:	f7ff ff09 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80076de:	b2e1      	uxtb	r1, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	f7ff ff05 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80076e6:	2400      	movs	r4, #0
 80076e8:	e005      	b.n	80076f6 <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80076ea:	5d39      	ldrb	r1, [r7, r4]
 80076ec:	4628      	mov	r0, r5
 80076ee:	f7ff feff 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80076f2:	3401      	adds	r4, #1
 80076f4:	b2a4      	uxth	r4, r4
 80076f6:	42b4      	cmp	r4, r6
 80076f8:	d3f7      	bcc.n	80076ea <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80076fa:	4a0d      	ldr	r2, [pc, #52]	; (8007730 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 80076fc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007700:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007708:	4628      	mov	r0, r5
 800770a:	f7ff ff6d 	bl	80075e8 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800770e:	68ab      	ldr	r3, [r5, #8]
 8007710:	b90b      	cbnz	r3, 8007716 <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 8007712:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007716:	2301      	movs	r3, #1
 8007718:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 800771a:	2300      	movs	r3, #0
 800771c:	716b      	strb	r3, [r5, #5]
}
 800771e:	4640      	mov	r0, r8
 8007720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8007724:	f04f 0802 	mov.w	r8, #2
 8007728:	e7f9      	b.n	800771e <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 800772a:	f04f 0802 	mov.w	r8, #2
 800772e:	e7f6      	b.n	800771e <HAL_SUBGHZ_WriteRegisters+0x8a>
 8007730:	58000400 	.word	0x58000400

08007734 <HAL_SUBGHZ_ReadRegisters>:
{
 8007734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007738:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800773a:	7980      	ldrb	r0, [r0, #6]
 800773c:	fa5f f880 	uxtb.w	r8, r0
 8007740:	f1b8 0f01 	cmp.w	r8, #1
 8007744:	d141      	bne.n	80077ca <HAL_SUBGHZ_ReadRegisters+0x96>
 8007746:	460c      	mov	r4, r1
 8007748:	4615      	mov	r5, r2
 800774a:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 800774c:	7973      	ldrb	r3, [r6, #5]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d03e      	beq.n	80077d0 <HAL_SUBGHZ_ReadRegisters+0x9c>
 8007752:	2301      	movs	r3, #1
 8007754:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007756:	4630      	mov	r0, r6
 8007758:	f7ff ff72 	bl	8007640 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800775c:	4a1e      	ldr	r2, [pc, #120]	; (80077d8 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 800775e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007762:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007766:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800776a:	211d      	movs	r1, #29
 800776c:	4630      	mov	r0, r6
 800776e:	f7ff febf 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007772:	0a21      	lsrs	r1, r4, #8
 8007774:	4630      	mov	r0, r6
 8007776:	f7ff febb 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800777a:	b2e1      	uxtb	r1, r4
 800777c:	4630      	mov	r0, r6
 800777e:	f7ff feb7 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007782:	2100      	movs	r1, #0
 8007784:	4630      	mov	r0, r6
 8007786:	f7ff feb3 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800778a:	2400      	movs	r4, #0
 800778c:	e006      	b.n	800779c <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800778e:	4629      	mov	r1, r5
 8007790:	4630      	mov	r0, r6
 8007792:	f7ff fee9 	bl	8007568 <SUBGHZSPI_Receive>
      pData++;
 8007796:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8007798:	3401      	adds	r4, #1
 800779a:	b2a4      	uxth	r4, r4
 800779c:	42bc      	cmp	r4, r7
 800779e:	d3f6      	bcc.n	800778e <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80077a0:	4a0d      	ldr	r2, [pc, #52]	; (80077d8 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 80077a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80077a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80077ae:	4630      	mov	r0, r6
 80077b0:	f7ff ff1a 	bl	80075e8 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80077b4:	68b3      	ldr	r3, [r6, #8]
 80077b6:	b90b      	cbnz	r3, 80077bc <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 80077b8:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80077bc:	2301      	movs	r3, #1
 80077be:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 80077c0:	2300      	movs	r3, #0
 80077c2:	7173      	strb	r3, [r6, #5]
}
 80077c4:	4640      	mov	r0, r8
 80077c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80077ca:	f04f 0802 	mov.w	r8, #2
 80077ce:	e7f9      	b.n	80077c4 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 80077d0:	f04f 0802 	mov.w	r8, #2
 80077d4:	e7f6      	b.n	80077c4 <HAL_SUBGHZ_ReadRegisters+0x90>
 80077d6:	bf00      	nop
 80077d8:	58000400 	.word	0x58000400

080077dc <HAL_SUBGHZ_ExecSetCmd>:
{
 80077dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e0:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80077e2:	7980      	ldrb	r0, [r0, #6]
 80077e4:	fa5f f980 	uxtb.w	r9, r0
 80077e8:	f1b9 0f01 	cmp.w	r9, #1
 80077ec:	d143      	bne.n	8007876 <HAL_SUBGHZ_ExecSetCmd+0x9a>
 80077ee:	4688      	mov	r8, r1
 80077f0:	4617      	mov	r7, r2
 80077f2:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 80077f4:	796b      	ldrb	r3, [r5, #5]
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d040      	beq.n	800787c <HAL_SUBGHZ_ExecSetCmd+0xa0>
 80077fa:	2301      	movs	r3, #1
 80077fc:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80077fe:	4628      	mov	r0, r5
 8007800:	f7ff ff1e 	bl	8007640 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007804:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8007808:	d005      	beq.n	8007816 <HAL_SUBGHZ_ExecSetCmd+0x3a>
 800780a:	f1b8 0f94 	cmp.w	r8, #148	; 0x94
 800780e:	d002      	beq.n	8007816 <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007810:	2300      	movs	r3, #0
 8007812:	712b      	strb	r3, [r5, #4]
 8007814:	e001      	b.n	800781a <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007816:	2301      	movs	r3, #1
 8007818:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800781a:	4a1a      	ldr	r2, [pc, #104]	; (8007884 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 800781c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007820:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007828:	4641      	mov	r1, r8
 800782a:	4628      	mov	r0, r5
 800782c:	f7ff fe60 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007830:	2400      	movs	r4, #0
 8007832:	e005      	b.n	8007840 <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007834:	5d39      	ldrb	r1, [r7, r4]
 8007836:	4628      	mov	r0, r5
 8007838:	f7ff fe5a 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800783c:	3401      	adds	r4, #1
 800783e:	b2a4      	uxth	r4, r4
 8007840:	42b4      	cmp	r4, r6
 8007842:	d3f7      	bcc.n	8007834 <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007844:	4a0f      	ldr	r2, [pc, #60]	; (8007884 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8007846:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800784a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800784e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 8007852:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8007856:	d10a      	bne.n	800786e <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007858:	68ab      	ldr	r3, [r5, #8]
 800785a:	b90b      	cbnz	r3, 8007860 <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 800785c:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007860:	2301      	movs	r3, #1
 8007862:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8007864:	2300      	movs	r3, #0
 8007866:	716b      	strb	r3, [r5, #5]
}
 8007868:	4648      	mov	r0, r9
 800786a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800786e:	4628      	mov	r0, r5
 8007870:	f7ff feba 	bl	80075e8 <SUBGHZ_WaitOnBusy>
 8007874:	e7f0      	b.n	8007858 <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 8007876:	f04f 0902 	mov.w	r9, #2
 800787a:	e7f5      	b.n	8007868 <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 800787c:	f04f 0902 	mov.w	r9, #2
 8007880:	e7f2      	b.n	8007868 <HAL_SUBGHZ_ExecSetCmd+0x8c>
 8007882:	bf00      	nop
 8007884:	58000400 	.word	0x58000400

08007888 <HAL_SUBGHZ_ExecGetCmd>:
{
 8007888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800788c:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800788e:	7980      	ldrb	r0, [r0, #6]
 8007890:	fa5f f880 	uxtb.w	r8, r0
 8007894:	f1b8 0f01 	cmp.w	r8, #1
 8007898:	d139      	bne.n	800790e <HAL_SUBGHZ_ExecGetCmd+0x86>
 800789a:	460c      	mov	r4, r1
 800789c:	4615      	mov	r5, r2
 800789e:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 80078a0:	7973      	ldrb	r3, [r6, #5]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d036      	beq.n	8007914 <HAL_SUBGHZ_ExecGetCmd+0x8c>
 80078a6:	2301      	movs	r3, #1
 80078a8:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80078aa:	4630      	mov	r0, r6
 80078ac:	f7ff fec8 	bl	8007640 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80078b0:	4a1a      	ldr	r2, [pc, #104]	; (800791c <HAL_SUBGHZ_ExecGetCmd+0x94>)
 80078b2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80078b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80078ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80078be:	4621      	mov	r1, r4
 80078c0:	4630      	mov	r0, r6
 80078c2:	f7ff fe15 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80078c6:	2100      	movs	r1, #0
 80078c8:	4630      	mov	r0, r6
 80078ca:	f7ff fe11 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80078ce:	2400      	movs	r4, #0
 80078d0:	e006      	b.n	80078e0 <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80078d2:	4629      	mov	r1, r5
 80078d4:	4630      	mov	r0, r6
 80078d6:	f7ff fe47 	bl	8007568 <SUBGHZSPI_Receive>
      pData++;
 80078da:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 80078dc:	3401      	adds	r4, #1
 80078de:	b2a4      	uxth	r4, r4
 80078e0:	42bc      	cmp	r4, r7
 80078e2:	d3f6      	bcc.n	80078d2 <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80078e4:	4a0d      	ldr	r2, [pc, #52]	; (800791c <HAL_SUBGHZ_ExecGetCmd+0x94>)
 80078e6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80078ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80078f2:	4630      	mov	r0, r6
 80078f4:	f7ff fe78 	bl	80075e8 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80078f8:	68b3      	ldr	r3, [r6, #8]
 80078fa:	b90b      	cbnz	r3, 8007900 <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 80078fc:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007900:	2301      	movs	r3, #1
 8007902:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8007904:	2300      	movs	r3, #0
 8007906:	7173      	strb	r3, [r6, #5]
}
 8007908:	4640      	mov	r0, r8
 800790a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800790e:	f04f 0802 	mov.w	r8, #2
 8007912:	e7f9      	b.n	8007908 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8007914:	f04f 0802 	mov.w	r8, #2
 8007918:	e7f6      	b.n	8007908 <HAL_SUBGHZ_ExecGetCmd+0x80>
 800791a:	bf00      	nop
 800791c:	58000400 	.word	0x58000400

08007920 <HAL_SUBGHZ_IRQHandler>:
{
 8007920:	b530      	push	{r4, r5, lr}
 8007922:	b083      	sub	sp, #12
 8007924:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8007926:	2300      	movs	r3, #0
 8007928:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 800792c:	2302      	movs	r3, #2
 800792e:	aa01      	add	r2, sp, #4
 8007930:	2112      	movs	r1, #18
 8007932:	f7ff ffa9 	bl	8007888 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007936:	f89d 3004 	ldrb.w	r3, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 800793a:	f89d 4005 	ldrb.w	r4, [sp, #5]
 800793e:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8007942:	2302      	movs	r3, #2
 8007944:	aa01      	add	r2, sp, #4
 8007946:	4619      	mov	r1, r3
 8007948:	4628      	mov	r0, r5
 800794a:	f7ff ff47 	bl	80077dc <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800794e:	f014 0f01 	tst.w	r4, #1
 8007952:	d123      	bne.n	800799c <HAL_SUBGHZ_IRQHandler+0x7c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007954:	f014 0f02 	tst.w	r4, #2
 8007958:	d124      	bne.n	80079a4 <HAL_SUBGHZ_IRQHandler+0x84>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800795a:	f014 0f04 	tst.w	r4, #4
 800795e:	d125      	bne.n	80079ac <HAL_SUBGHZ_IRQHandler+0x8c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007960:	f014 0f08 	tst.w	r4, #8
 8007964:	d126      	bne.n	80079b4 <HAL_SUBGHZ_IRQHandler+0x94>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007966:	f014 0f10 	tst.w	r4, #16
 800796a:	d127      	bne.n	80079bc <HAL_SUBGHZ_IRQHandler+0x9c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800796c:	f014 0f20 	tst.w	r4, #32
 8007970:	d128      	bne.n	80079c4 <HAL_SUBGHZ_IRQHandler+0xa4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007972:	f014 0f40 	tst.w	r4, #64	; 0x40
 8007976:	d129      	bne.n	80079cc <HAL_SUBGHZ_IRQHandler+0xac>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007978:	f014 0f80 	tst.w	r4, #128	; 0x80
 800797c:	d006      	beq.n	800798c <HAL_SUBGHZ_IRQHandler+0x6c>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800797e:	f414 7f80 	tst.w	r4, #256	; 0x100
 8007982:	d027      	beq.n	80079d4 <HAL_SUBGHZ_IRQHandler+0xb4>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007984:	2101      	movs	r1, #1
 8007986:	4628      	mov	r0, r5
 8007988:	f00d fcaa 	bl	80152e0 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800798c:	f414 7f00 	tst.w	r4, #512	; 0x200
 8007990:	d125      	bne.n	80079de <HAL_SUBGHZ_IRQHandler+0xbe>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8007992:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 8007996:	d126      	bne.n	80079e6 <HAL_SUBGHZ_IRQHandler+0xc6>
}
 8007998:	b003      	add	sp, #12
 800799a:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800799c:	4628      	mov	r0, r5
 800799e:	f00d fc87 	bl	80152b0 <HAL_SUBGHZ_TxCpltCallback>
 80079a2:	e7d7      	b.n	8007954 <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80079a4:	4628      	mov	r0, r5
 80079a6:	f00d fc8b 	bl	80152c0 <HAL_SUBGHZ_RxCpltCallback>
 80079aa:	e7d6      	b.n	800795a <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80079ac:	4628      	mov	r0, r5
 80079ae:	f00d fcbb 	bl	8015328 <HAL_SUBGHZ_PreambleDetectedCallback>
 80079b2:	e7d5      	b.n	8007960 <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80079b4:	4628      	mov	r0, r5
 80079b6:	f00d fcbf 	bl	8015338 <HAL_SUBGHZ_SyncWordValidCallback>
 80079ba:	e7d4      	b.n	8007966 <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80079bc:	4628      	mov	r0, r5
 80079be:	f00d fcc3 	bl	8015348 <HAL_SUBGHZ_HeaderValidCallback>
 80079c2:	e7d3      	b.n	800796c <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80079c4:	4628      	mov	r0, r5
 80079c6:	f00d fca7 	bl	8015318 <HAL_SUBGHZ_HeaderErrorCallback>
 80079ca:	e7d2      	b.n	8007972 <HAL_SUBGHZ_IRQHandler+0x52>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80079cc:	4628      	mov	r0, r5
 80079ce:	f00d fc7f 	bl	80152d0 <HAL_SUBGHZ_CRCErrorCallback>
 80079d2:	e7d1      	b.n	8007978 <HAL_SUBGHZ_IRQHandler+0x58>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80079d4:	2100      	movs	r1, #0
 80079d6:	4628      	mov	r0, r5
 80079d8:	f00d fc82 	bl	80152e0 <HAL_SUBGHZ_CADStatusCallback>
 80079dc:	e7d6      	b.n	800798c <HAL_SUBGHZ_IRQHandler+0x6c>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80079de:	4628      	mov	r0, r5
 80079e0:	f00d fc90 	bl	8015304 <HAL_SUBGHZ_RxTxTimeoutCallback>
 80079e4:	e7d5      	b.n	8007992 <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 80079e6:	4628      	mov	r0, r5
 80079e8:	f00d fcb6 	bl	8015358 <HAL_SUBGHZ_LrFhssHopCallback>
}
 80079ec:	e7d4      	b.n	8007998 <HAL_SUBGHZ_IRQHandler+0x78>
	...

080079f0 <HAL_SUBGHZ_WriteBuffer>:
{
 80079f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f4:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079f6:	7980      	ldrb	r0, [r0, #6]
 80079f8:	fa5f f880 	uxtb.w	r8, r0
 80079fc:	f1b8 0f01 	cmp.w	r8, #1
 8007a00:	d138      	bne.n	8007a74 <HAL_SUBGHZ_WriteBuffer+0x84>
 8007a02:	460c      	mov	r4, r1
 8007a04:	4617      	mov	r7, r2
 8007a06:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8007a08:	796b      	ldrb	r3, [r5, #5]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d035      	beq.n	8007a7a <HAL_SUBGHZ_WriteBuffer+0x8a>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007a12:	4628      	mov	r0, r5
 8007a14:	f7ff fe14 	bl	8007640 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a18:	4a19      	ldr	r2, [pc, #100]	; (8007a80 <HAL_SUBGHZ_WriteBuffer+0x90>)
 8007a1a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007a1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007a26:	210e      	movs	r1, #14
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f7ff fd61 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007a2e:	4621      	mov	r1, r4
 8007a30:	4628      	mov	r0, r5
 8007a32:	f7ff fd5d 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a36:	2400      	movs	r4, #0
 8007a38:	e005      	b.n	8007a46 <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007a3a:	5d39      	ldrb	r1, [r7, r4]
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	f7ff fd57 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a42:	3401      	adds	r4, #1
 8007a44:	b2a4      	uxth	r4, r4
 8007a46:	42b4      	cmp	r4, r6
 8007a48:	d3f7      	bcc.n	8007a3a <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a4a:	4a0d      	ldr	r2, [pc, #52]	; (8007a80 <HAL_SUBGHZ_WriteBuffer+0x90>)
 8007a4c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007a50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a58:	4628      	mov	r0, r5
 8007a5a:	f7ff fdc5 	bl	80075e8 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a5e:	68ab      	ldr	r3, [r5, #8]
 8007a60:	b90b      	cbnz	r3, 8007a66 <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 8007a62:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a66:	2301      	movs	r3, #1
 8007a68:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	716b      	strb	r3, [r5, #5]
}
 8007a6e:	4640      	mov	r0, r8
 8007a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8007a74:	f04f 0802 	mov.w	r8, #2
 8007a78:	e7f9      	b.n	8007a6e <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 8007a7a:	f04f 0802 	mov.w	r8, #2
 8007a7e:	e7f6      	b.n	8007a6e <HAL_SUBGHZ_WriteBuffer+0x7e>
 8007a80:	58000400 	.word	0x58000400

08007a84 <HAL_SUBGHZ_ReadBuffer>:
{
 8007a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a88:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a8a:	7980      	ldrb	r0, [r0, #6]
 8007a8c:	fa5f f880 	uxtb.w	r8, r0
 8007a90:	f1b8 0f01 	cmp.w	r8, #1
 8007a94:	d13d      	bne.n	8007b12 <HAL_SUBGHZ_ReadBuffer+0x8e>
 8007a96:	460c      	mov	r4, r1
 8007a98:	4615      	mov	r5, r2
 8007a9a:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8007a9c:	7973      	ldrb	r3, [r6, #5]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d03a      	beq.n	8007b18 <HAL_SUBGHZ_ReadBuffer+0x94>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f7ff fdca 	bl	8007640 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007aac:	4a1c      	ldr	r2, [pc, #112]	; (8007b20 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8007aae:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007ab2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007aba:	211e      	movs	r1, #30
 8007abc:	4630      	mov	r0, r6
 8007abe:	f7ff fd17 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	f7ff fd13 	bl	80074f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007aca:	2100      	movs	r1, #0
 8007acc:	4630      	mov	r0, r6
 8007ace:	f7ff fd0f 	bl	80074f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007ad2:	2400      	movs	r4, #0
 8007ad4:	e006      	b.n	8007ae4 <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	4630      	mov	r0, r6
 8007ada:	f7ff fd45 	bl	8007568 <SUBGHZSPI_Receive>
      pData++;
 8007ade:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8007ae0:	3401      	adds	r4, #1
 8007ae2:	b2a4      	uxth	r4, r4
 8007ae4:	42bc      	cmp	r4, r7
 8007ae6:	d3f6      	bcc.n	8007ad6 <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007ae8:	4a0d      	ldr	r2, [pc, #52]	; (8007b20 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8007aea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007aee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007af2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007af6:	4630      	mov	r0, r6
 8007af8:	f7ff fd76 	bl	80075e8 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007afc:	68b3      	ldr	r3, [r6, #8]
 8007afe:	b90b      	cbnz	r3, 8007b04 <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 8007b00:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b04:	2301      	movs	r3, #1
 8007b06:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8007b08:	2300      	movs	r3, #0
 8007b0a:	7173      	strb	r3, [r6, #5]
}
 8007b0c:	4640      	mov	r0, r8
 8007b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8007b12:	f04f 0802 	mov.w	r8, #2
 8007b16:	e7f9      	b.n	8007b0c <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 8007b18:	f04f 0802 	mov.w	r8, #2
 8007b1c:	e7f6      	b.n	8007b0c <HAL_SUBGHZ_ReadBuffer+0x88>
 8007b1e:	bf00      	nop
 8007b20:	58000400 	.word	0x58000400

08007b24 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007b24:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	e852 3f00 	ldrex	r3, [r2]
 8007b2a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2e:	e842 3100 	strex	r1, r3, [r2]
 8007b32:	2900      	cmp	r1, #0
 8007b34:	d1f6      	bne.n	8007b24 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007b36:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	f102 0308 	add.w	r3, r2, #8
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b44:	3208      	adds	r2, #8
 8007b46:	e842 3100 	strex	r1, r3, [r2]
 8007b4a:	2900      	cmp	r1, #0
 8007b4c:	d1f3      	bne.n	8007b36 <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b4e:	2320      	movs	r3, #32
 8007b50:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8007b54:	4770      	bx	lr

08007b56 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b56:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b58:	e852 3f00 	ldrex	r3, [r2]
 8007b5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b60:	e842 3100 	strex	r1, r3, [r2]
 8007b64:	2900      	cmp	r1, #0
 8007b66:	d1f6      	bne.n	8007b56 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b68:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6a:	f102 0308 	add.w	r3, r2, #8
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b76:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	3208      	adds	r2, #8
 8007b7c:	e842 3100 	strex	r1, r3, [r2]
 8007b80:	2900      	cmp	r1, #0
 8007b82:	d1f1      	bne.n	8007b68 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b84:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d006      	beq.n	8007b98 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b8a:	2320      	movs	r3, #32
 8007b8c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b90:	2300      	movs	r3, #0
 8007b92:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b94:	6743      	str	r3, [r0, #116]	; 0x74
}
 8007b96:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b98:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9a:	e852 3f00 	ldrex	r3, [r2]
 8007b9e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba2:	e842 3100 	strex	r1, r3, [r2]
 8007ba6:	2900      	cmp	r1, #0
 8007ba8:	d1f6      	bne.n	8007b98 <UART_EndRxTransfer+0x42>
 8007baa:	e7ee      	b.n	8007b8a <UART_EndRxTransfer+0x34>

08007bac <HAL_UART_Transmit_DMA>:
{
 8007bac:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8007bae:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8007bb2:	2a20      	cmp	r2, #32
 8007bb4:	d13d      	bne.n	8007c32 <HAL_UART_Transmit_DMA+0x86>
{
 8007bb6:	b510      	push	{r4, lr}
 8007bb8:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8007bba:	2900      	cmp	r1, #0
 8007bbc:	d03b      	beq.n	8007c36 <HAL_UART_Transmit_DMA+0x8a>
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d03b      	beq.n	8007c3a <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 8007bc2:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007bc4:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8007bc8:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bd2:	2221      	movs	r2, #33	; 0x21
 8007bd4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->hdmatx != NULL)
 8007bd8:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007bda:	b1ca      	cbz	r2, 8007c10 <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007bdc:	4918      	ldr	r1, [pc, #96]	; (8007c40 <HAL_UART_Transmit_DMA+0x94>)
 8007bde:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007be0:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007be2:	4918      	ldr	r1, [pc, #96]	; (8007c44 <HAL_UART_Transmit_DMA+0x98>)
 8007be4:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007be6:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007be8:	4917      	ldr	r1, [pc, #92]	; (8007c48 <HAL_UART_Transmit_DMA+0x9c>)
 8007bea:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8007bec:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007bee:	2100      	movs	r1, #0
 8007bf0:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007bf2:	6802      	ldr	r2, [r0, #0]
 8007bf4:	3228      	adds	r2, #40	; 0x28
 8007bf6:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8007bf8:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8007bfa:	f7fc fd0d 	bl	8004618 <HAL_DMA_Start_IT>
 8007bfe:	b138      	cbz	r0, 8007c10 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c00:	2310      	movs	r3, #16
 8007c02:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        huart->gState = HAL_UART_STATE_READY;
 8007c06:	2320      	movs	r3, #32
 8007c08:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_ERROR;
 8007c0c:	2001      	movs	r0, #1
 8007c0e:	e00f      	b.n	8007c30 <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	2240      	movs	r2, #64	; 0x40
 8007c14:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c16:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c18:	f102 0308 	add.w	r3, r2, #8
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c24:	3208      	adds	r2, #8
 8007c26:	e842 3100 	strex	r1, r3, [r2]
 8007c2a:	2900      	cmp	r1, #0
 8007c2c:	d1f3      	bne.n	8007c16 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 8007c2e:	2000      	movs	r0, #0
}
 8007c30:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8007c32:	2002      	movs	r0, #2
}
 8007c34:	4770      	bx	lr
      return HAL_ERROR;
 8007c36:	2001      	movs	r0, #1
 8007c38:	e7fa      	b.n	8007c30 <HAL_UART_Transmit_DMA+0x84>
 8007c3a:	2001      	movs	r0, #1
 8007c3c:	e7f8      	b.n	8007c30 <HAL_UART_Transmit_DMA+0x84>
 8007c3e:	bf00      	nop
 8007c40:	08007c4d 	.word	0x08007c4d
 8007c44:	08007cbb 	.word	0x08007cbb
 8007c48:	08007cc7 	.word	0x08007cc7

08007c4c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c4c:	b508      	push	{r3, lr}
 8007c4e:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c50:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f013 0f20 	tst.w	r3, #32
 8007c5a:	d118      	bne.n	8007c8e <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c62:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	f102 0308 	add.w	r3, r2, #8
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c70:	3208      	adds	r2, #8
 8007c72:	e842 3100 	strex	r1, r3, [r2]
 8007c76:	2900      	cmp	r1, #0
 8007c78:	d1f3      	bne.n	8007c62 <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c7a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	e852 3f00 	ldrex	r3, [r2]
 8007c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	e842 3100 	strex	r1, r3, [r2]
 8007c88:	2900      	cmp	r1, #0
 8007c8a:	d1f6      	bne.n	8007c7a <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c8c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8007c8e:	f7fa fac3 	bl	8002218 <HAL_UART_TxCpltCallback>
}
 8007c92:	e7fb      	b.n	8007c8c <UART_DMATransmitCplt+0x40>

08007c94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c94:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c96:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	e852 3f00 	ldrex	r3, [r2]
 8007c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	e842 3100 	strex	r1, r3, [r2]
 8007ca4:	2900      	cmp	r1, #0
 8007ca6:	d1f6      	bne.n	8007c96 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ca8:	2320      	movs	r3, #32
 8007caa:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cb2:	f7fa fab1 	bl	8002218 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cb6:	bd08      	pop	{r3, pc}

08007cb8 <HAL_UART_TxHalfCpltCallback>:
}
 8007cb8:	4770      	bx	lr

08007cba <UART_DMATxHalfCplt>:
{
 8007cba:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8007cbc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8007cbe:	f7ff fffb 	bl	8007cb8 <HAL_UART_TxHalfCpltCallback>
}
 8007cc2:	bd08      	pop	{r3, pc}

08007cc4 <HAL_UART_ErrorCallback>:
}
 8007cc4:	4770      	bx	lr

08007cc6 <UART_DMAError>:
{
 8007cc6:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cc8:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007cca:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007cce:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007cd2:	6823      	ldr	r3, [r4, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007cda:	d001      	beq.n	8007ce0 <UART_DMAError+0x1a>
 8007cdc:	2a21      	cmp	r2, #33	; 0x21
 8007cde:	d010      	beq.n	8007d02 <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007ce0:	6823      	ldr	r3, [r4, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007ce8:	d001      	beq.n	8007cee <UART_DMAError+0x28>
 8007cea:	2d22      	cmp	r5, #34	; 0x22
 8007cec:	d010      	beq.n	8007d10 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007cee:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007cf2:	f043 0310 	orr.w	r3, r3, #16
 8007cf6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  HAL_UART_ErrorCallback(huart);
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	f7ff ffe2 	bl	8007cc4 <HAL_UART_ErrorCallback>
}
 8007d00:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 8007d02:	2300      	movs	r3, #0
 8007d04:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f7ff ff0b 	bl	8007b24 <UART_EndTxTransfer>
 8007d0e:	e7e7      	b.n	8007ce0 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8007d16:	4620      	mov	r0, r4
 8007d18:	f7ff ff1d 	bl	8007b56 <UART_EndRxTransfer>
 8007d1c:	e7e7      	b.n	8007cee <UART_DMAError+0x28>

08007d1e <UART_DMAAbortOnError>:
{
 8007d1e:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d20:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007d28:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 8007d2c:	f7ff ffca 	bl	8007cc4 <HAL_UART_ErrorCallback>
}
 8007d30:	bd08      	pop	{r3, pc}

08007d32 <HAL_UARTEx_RxEventCallback>:
}
 8007d32:	4770      	bx	lr

08007d34 <HAL_UART_IRQHandler>:
{
 8007d34:	b570      	push	{r4, r5, r6, lr}
 8007d36:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d38:	6801      	ldr	r1, [r0, #0]
 8007d3a:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d3c:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d3e:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d40:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8007d44:	401a      	ands	r2, r3
 8007d46:	d108      	bne.n	8007d5a <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d48:	f013 0f20 	tst.w	r3, #32
 8007d4c:	d005      	beq.n	8007d5a <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d4e:	f010 0f20 	tst.w	r0, #32
 8007d52:	d134      	bne.n	8007dbe <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007d54:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8007d58:	d131      	bne.n	8007dbe <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8007d5a:	b12a      	cbz	r2, 8007d68 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007d5c:	4a99      	ldr	r2, [pc, #612]	; (8007fc4 <HAL_UART_IRQHandler+0x290>)
 8007d5e:	402a      	ands	r2, r5
 8007d60:	d133      	bne.n	8007dca <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007d62:	4e99      	ldr	r6, [pc, #612]	; (8007fc8 <HAL_UART_IRQHandler+0x294>)
 8007d64:	4230      	tst	r0, r6
 8007d66:	d130      	bne.n	8007dca <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d68:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007d6a:	2a01      	cmp	r2, #1
 8007d6c:	f000 80c6 	beq.w	8007efc <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007d74:	d003      	beq.n	8007d7e <HAL_UART_IRQHandler+0x4a>
 8007d76:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8007d7a:	f040 8165 	bne.w	8008048 <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007d7e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007d82:	d007      	beq.n	8007d94 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007d84:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007d88:	f040 8165 	bne.w	8008056 <HAL_UART_IRQHandler+0x322>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007d8c:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8007d90:	f040 8161 	bne.w	8008056 <HAL_UART_IRQHandler+0x322>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d94:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007d98:	d003      	beq.n	8007da2 <HAL_UART_IRQHandler+0x6e>
 8007d9a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d9e:	f040 8161 	bne.w	8008064 <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007da2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007da6:	d003      	beq.n	8007db0 <HAL_UART_IRQHandler+0x7c>
 8007da8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007dac:	f040 815e 	bne.w	800806c <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007db0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007db4:	d002      	beq.n	8007dbc <HAL_UART_IRQHandler+0x88>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	f2c0 815c 	blt.w	8008074 <HAL_UART_IRQHandler+0x340>
}
 8007dbc:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8007dbe:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d0fb      	beq.n	8007dbc <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	4798      	blx	r3
      return;
 8007dc8:	e7f8      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dca:	f013 0f01 	tst.w	r3, #1
 8007dce:	d009      	beq.n	8007de4 <HAL_UART_IRQHandler+0xb0>
 8007dd0:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007dd4:	d006      	beq.n	8007de4 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007dd6:	2601      	movs	r6, #1
 8007dd8:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dda:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8007dde:	4331      	orrs	r1, r6
 8007de0:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007de4:	f013 0f02 	tst.w	r3, #2
 8007de8:	d00b      	beq.n	8007e02 <HAL_UART_IRQHandler+0xce>
 8007dea:	f015 0f01 	tst.w	r5, #1
 8007dee:	d008      	beq.n	8007e02 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007df0:	6821      	ldr	r1, [r4, #0]
 8007df2:	2602      	movs	r6, #2
 8007df4:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007df6:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8007dfa:	f041 0104 	orr.w	r1, r1, #4
 8007dfe:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e02:	f013 0f04 	tst.w	r3, #4
 8007e06:	d00b      	beq.n	8007e20 <HAL_UART_IRQHandler+0xec>
 8007e08:	f015 0f01 	tst.w	r5, #1
 8007e0c:	d008      	beq.n	8007e20 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e0e:	6821      	ldr	r1, [r4, #0]
 8007e10:	2604      	movs	r6, #4
 8007e12:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e14:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8007e18:	f041 0102 	orr.w	r1, r1, #2
 8007e1c:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e20:	f013 0f08 	tst.w	r3, #8
 8007e24:	d00b      	beq.n	8007e3e <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e26:	f010 0f20 	tst.w	r0, #32
 8007e2a:	d100      	bne.n	8007e2e <HAL_UART_IRQHandler+0xfa>
 8007e2c:	b13a      	cbz	r2, 8007e3e <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e2e:	6822      	ldr	r2, [r4, #0]
 8007e30:	2108      	movs	r1, #8
 8007e32:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e34:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007e38:	430a      	orrs	r2, r1
 8007e3a:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007e3e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8007e42:	d00c      	beq.n	8007e5e <HAL_UART_IRQHandler+0x12a>
 8007e44:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8007e48:	d009      	beq.n	8007e5e <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e4a:	6822      	ldr	r2, [r4, #0]
 8007e4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007e50:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e52:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007e56:	f042 0220 	orr.w	r2, r2, #32
 8007e5a:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e5e:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007e62:	2a00      	cmp	r2, #0
 8007e64:	d0aa      	beq.n	8007dbc <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e66:	f013 0f20 	tst.w	r3, #32
 8007e6a:	d009      	beq.n	8007e80 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e6c:	f010 0f20 	tst.w	r0, #32
 8007e70:	d102      	bne.n	8007e78 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e72:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8007e76:	d003      	beq.n	8007e80 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8007e78:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007e7a:	b10b      	cbz	r3, 8007e80 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8007e80:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007e8c:	d102      	bne.n	8007e94 <HAL_UART_IRQHandler+0x160>
 8007e8e:	f012 0f28 	tst.w	r2, #40	; 0x28
 8007e92:	d02c      	beq.n	8007eee <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 8007e94:	4620      	mov	r0, r4
 8007e96:	f7ff fe5e 	bl	8007b56 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007ea2:	d020      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ea4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	f102 0308 	add.w	r3, r2, #8
 8007eaa:	e853 3f00 	ldrex	r3, [r3]
 8007eae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb2:	3208      	adds	r2, #8
 8007eb4:	e842 3100 	strex	r1, r3, [r2]
 8007eb8:	2900      	cmp	r1, #0
 8007eba:	d1f3      	bne.n	8007ea4 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8007ebc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8007ec0:	b16b      	cbz	r3, 8007ede <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ec2:	4a42      	ldr	r2, [pc, #264]	; (8007fcc <HAL_UART_IRQHandler+0x298>)
 8007ec4:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ec6:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007eca:	f7fc fc2b 	bl	8004724 <HAL_DMA_Abort_IT>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f43f af74 	beq.w	8007dbc <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ed4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007ed8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007eda:	4798      	blx	r3
 8007edc:	e76e      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f7ff fef0 	bl	8007cc4 <HAL_UART_ErrorCallback>
 8007ee4:	e76a      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f7ff feec 	bl	8007cc4 <HAL_UART_ErrorCallback>
 8007eec:	e766      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8007eee:	4620      	mov	r0, r4
 8007ef0:	f7ff fee8 	bl	8007cc4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 8007efa:	e75f      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007efc:	f013 0f10 	tst.w	r3, #16
 8007f00:	f43f af36 	beq.w	8007d70 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f04:	f010 0f10 	tst.w	r0, #16
 8007f08:	f43f af32 	beq.w	8007d70 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f0c:	2310      	movs	r3, #16
 8007f0e:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f10:	6823      	ldr	r3, [r4, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007f18:	d05a      	beq.n	8007fd0 <HAL_UART_IRQHandler+0x29c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f1a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8007f1e:	6813      	ldr	r3, [r2, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f43f af49 	beq.w	8007dbc <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f2a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007f2e:	4299      	cmp	r1, r3
 8007f30:	f67f af44 	bls.w	8007dbc <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8007f34:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f38:	6813      	ldr	r3, [r2, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f013 0f20 	tst.w	r3, #32
 8007f40:	d132      	bne.n	8007fa8 <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f42:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f44:	e852 3f00 	ldrex	r3, [r2]
 8007f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f4c:	e842 3100 	strex	r1, r3, [r2]
 8007f50:	2900      	cmp	r1, #0
 8007f52:	d1f6      	bne.n	8007f42 <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f54:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f56:	f102 0308 	add.w	r3, r2, #8
 8007f5a:	e853 3f00 	ldrex	r3, [r3]
 8007f5e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f62:	3208      	adds	r2, #8
 8007f64:	e842 3100 	strex	r1, r3, [r2]
 8007f68:	2900      	cmp	r1, #0
 8007f6a:	d1f3      	bne.n	8007f54 <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f6c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6e:	f102 0308 	add.w	r3, r2, #8
 8007f72:	e853 3f00 	ldrex	r3, [r3]
 8007f76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7a:	3208      	adds	r2, #8
 8007f7c:	e842 3100 	strex	r1, r3, [r2]
 8007f80:	2900      	cmp	r1, #0
 8007f82:	d1f3      	bne.n	8007f6c <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 8007f84:	2320      	movs	r3, #32
 8007f86:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	e852 3f00 	ldrex	r3, [r2]
 8007f94:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	e842 3100 	strex	r1, r3, [r2]
 8007f9c:	2900      	cmp	r1, #0
 8007f9e:	d1f6      	bne.n	8007f8e <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fa0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007fa4:	f7fc fb84 	bl	80046b0 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fa8:	2302      	movs	r3, #2
 8007faa:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007fac:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007fb0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	1ac9      	subs	r1, r1, r3
 8007fb8:	b289      	uxth	r1, r1
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f7ff feb9 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
      return;
 8007fc0:	e6fc      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
 8007fc2:	bf00      	nop
 8007fc4:	10000001 	.word	0x10000001
 8007fc8:	04000120 	.word	0x04000120
 8007fcc:	08007d1f 	.word	0x08007d1f
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007fd0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007fd4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	1ac9      	subs	r1, r1, r3
 8007fdc:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8007fde:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f43f aee9 	beq.w	8007dbc <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 8007fea:	2900      	cmp	r1, #0
 8007fec:	f43f aee6 	beq.w	8007dbc <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ff0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff2:	e852 3f00 	ldrex	r3, [r2]
 8007ff6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	e842 3000 	strex	r0, r3, [r2]
 8007ffe:	2800      	cmp	r0, #0
 8008000:	d1f6      	bne.n	8007ff0 <HAL_UART_IRQHandler+0x2bc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008002:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	f102 0308 	add.w	r3, r2, #8
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008010:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	3208      	adds	r2, #8
 8008016:	e842 3000 	strex	r0, r3, [r2]
 800801a:	2800      	cmp	r0, #0
 800801c:	d1f1      	bne.n	8008002 <HAL_UART_IRQHandler+0x2ce>
        huart->RxState = HAL_UART_STATE_READY;
 800801e:	2320      	movs	r3, #32
 8008020:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008024:	2300      	movs	r3, #0
 8008026:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8008028:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800802a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802c:	e852 3f00 	ldrex	r3, [r2]
 8008030:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	e842 3000 	strex	r0, r3, [r2]
 8008038:	2800      	cmp	r0, #0
 800803a:	d1f6      	bne.n	800802a <HAL_UART_IRQHandler+0x2f6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800803c:	2302      	movs	r3, #2
 800803e:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008040:	4620      	mov	r0, r4
 8008042:	f7ff fe76 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
      return;
 8008046:	e6b9      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008048:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800804c:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fe60 	bl	8008d14 <HAL_UARTEx_WakeupCallback>
    return;
 8008054:	e6b2      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8008056:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8008058:	2b00      	cmp	r3, #0
 800805a:	f43f aeaf 	beq.w	8007dbc <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 800805e:	4620      	mov	r0, r4
 8008060:	4798      	blx	r3
    return;
 8008062:	e6ab      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8008064:	4620      	mov	r0, r4
 8008066:	f7ff fe15 	bl	8007c94 <UART_EndTransmit_IT>
    return;
 800806a:	e6a7      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fe53 	bl	8008d18 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8008072:	e6a3      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008074:	4620      	mov	r0, r4
 8008076:	f000 fe4e 	bl	8008d16 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800807a:	e69f      	b.n	8007dbc <HAL_UART_IRQHandler+0x88>

0800807c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800807c:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 800807e:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008082:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8008086:	2a22      	cmp	r2, #34	; 0x22
 8008088:	d005      	beq.n	8008096 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800808a:	6802      	ldr	r2, [r0, #0]
 800808c:	6993      	ldr	r3, [r2, #24]
 800808e:	f043 0308 	orr.w	r3, r3, #8
 8008092:	6193      	str	r3, [r2, #24]
  }
}
 8008094:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008096:	6802      	ldr	r2, [r0, #0]
 8008098:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800809a:	b2db      	uxtb	r3, r3
 800809c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800809e:	400b      	ands	r3, r1
 80080a0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80080a2:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80080a4:	3301      	adds	r3, #1
 80080a6:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80080a8:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	3b01      	subs	r3, #1
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 80080b6:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e9      	bne.n	8008094 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080c0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c2:	e852 3f00 	ldrex	r3, [r2]
 80080c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ca:	e842 3100 	strex	r1, r3, [r2]
 80080ce:	2900      	cmp	r1, #0
 80080d0:	d1f6      	bne.n	80080c0 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080d2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	f102 0308 	add.w	r3, r2, #8
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e0:	3208      	adds	r2, #8
 80080e2:	e842 3100 	strex	r1, r3, [r2]
 80080e6:	2900      	cmp	r1, #0
 80080e8:	d1f3      	bne.n	80080d2 <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 80080ea:	2320      	movs	r3, #32
 80080ec:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 80080f0:	2300      	movs	r3, #0
 80080f2:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f4:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080f6:	6803      	ldr	r3, [r0, #0]
 80080f8:	4a16      	ldr	r2, [pc, #88]	; (8008154 <UART_RxISR_8BIT+0xd8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d00c      	beq.n	8008118 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008104:	d008      	beq.n	8008118 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008106:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	e852 3f00 	ldrex	r3, [r2]
 800810c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008110:	e842 3100 	strex	r1, r3, [r2]
 8008114:	2900      	cmp	r1, #0
 8008116:	d1f6      	bne.n	8008106 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008118:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800811a:	2b01      	cmp	r3, #1
 800811c:	d116      	bne.n	800814c <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800811e:	2300      	movs	r3, #0
 8008120:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008122:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008124:	e852 3f00 	ldrex	r3, [r2]
 8008128:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	e842 3100 	strex	r1, r3, [r2]
 8008130:	2900      	cmp	r1, #0
 8008132:	d1f6      	bne.n	8008122 <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008134:	6803      	ldr	r3, [r0, #0]
 8008136:	69da      	ldr	r2, [r3, #28]
 8008138:	f012 0f10 	tst.w	r2, #16
 800813c:	d001      	beq.n	8008142 <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800813e:	2210      	movs	r2, #16
 8008140:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008142:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008146:	f7ff fdf4 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
 800814a:	e7a3      	b.n	8008094 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800814c:	f7fa f874 	bl	8002238 <HAL_UART_RxCpltCallback>
 8008150:	e7a0      	b.n	8008094 <UART_RxISR_8BIT+0x18>
 8008152:	bf00      	nop
 8008154:	40008000 	.word	0x40008000

08008158 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008158:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800815a:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800815e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008162:	2b22      	cmp	r3, #34	; 0x22
 8008164:	d005      	beq.n	8008172 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008166:	6802      	ldr	r2, [r0, #0]
 8008168:	6993      	ldr	r3, [r2, #24]
 800816a:	f043 0308 	orr.w	r3, r3, #8
 800816e:	6193      	str	r3, [r2, #24]
  }
}
 8008170:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008172:	6803      	ldr	r3, [r0, #0]
 8008174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008176:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8008178:	4013      	ands	r3, r2
 800817a:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 800817c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800817e:	3302      	adds	r3, #2
 8008180:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008182:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008186:	b29b      	uxth	r3, r3
 8008188:	3b01      	subs	r3, #1
 800818a:	b29b      	uxth	r3, r3
 800818c:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008190:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008194:	b29b      	uxth	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1ea      	bne.n	8008170 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800819a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819c:	e852 3f00 	ldrex	r3, [r2]
 80081a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a4:	e842 3100 	strex	r1, r3, [r2]
 80081a8:	2900      	cmp	r1, #0
 80081aa:	d1f6      	bne.n	800819a <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	f102 0308 	add.w	r3, r2, #8
 80081b2:	e853 3f00 	ldrex	r3, [r3]
 80081b6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ba:	3208      	adds	r2, #8
 80081bc:	e842 3100 	strex	r1, r3, [r2]
 80081c0:	2900      	cmp	r1, #0
 80081c2:	d1f3      	bne.n	80081ac <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 80081c4:	2320      	movs	r3, #32
 80081c6:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 80081ca:	2300      	movs	r3, #0
 80081cc:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081ce:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081d0:	6803      	ldr	r3, [r0, #0]
 80081d2:	4a16      	ldr	r2, [pc, #88]	; (800822c <UART_RxISR_16BIT+0xd4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d00c      	beq.n	80081f2 <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80081de:	d008      	beq.n	80081f2 <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081e0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	e852 3f00 	ldrex	r3, [r2]
 80081e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	e842 3100 	strex	r1, r3, [r2]
 80081ee:	2900      	cmp	r1, #0
 80081f0:	d1f6      	bne.n	80081e0 <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f2:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d116      	bne.n	8008226 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081f8:	2300      	movs	r3, #0
 80081fa:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081fc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fe:	e852 3f00 	ldrex	r3, [r2]
 8008202:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008206:	e842 3100 	strex	r1, r3, [r2]
 800820a:	2900      	cmp	r1, #0
 800820c:	d1f6      	bne.n	80081fc <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800820e:	6803      	ldr	r3, [r0, #0]
 8008210:	69da      	ldr	r2, [r3, #28]
 8008212:	f012 0f10 	tst.w	r2, #16
 8008216:	d001      	beq.n	800821c <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008218:	2210      	movs	r2, #16
 800821a:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800821c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008220:	f7ff fd87 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
 8008224:	e7a4      	b.n	8008170 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8008226:	f7fa f807 	bl	8002238 <HAL_UART_RxCpltCallback>
 800822a:	e7a1      	b.n	8008170 <UART_RxISR_16BIT+0x18>
 800822c:	40008000 	.word	0x40008000

08008230 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8008234:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008238:	6803      	ldr	r3, [r0, #0]
 800823a:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800823c:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008240:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008244:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8008248:	2a22      	cmp	r2, #34	; 0x22
 800824a:	d005      	beq.n	8008258 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800824c:	699a      	ldr	r2, [r3, #24]
 800824e:	f042 0208 	orr.w	r2, r2, #8
 8008252:	619a      	str	r2, [r3, #24]
  }
}
 8008254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008258:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 800825a:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800825e:	e008      	b.n	8008272 <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008260:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008264:	2b00      	cmp	r3, #0
 8008266:	d14c      	bne.n	8008302 <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8008268:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800826c:	b29b      	uxth	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d04e      	beq.n	8008310 <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008272:	2f00      	cmp	r7, #0
 8008274:	f000 809a 	beq.w	80083ac <UART_RxISR_8BIT_FIFOEN+0x17c>
 8008278:	f015 0f20 	tst.w	r5, #32
 800827c:	f000 8096 	beq.w	80083ac <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008284:	b2f3      	uxtb	r3, r6
 8008286:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008288:	400b      	ands	r3, r1
 800828a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800828c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800828e:	3301      	adds	r3, #1
 8008290:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8008292:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008296:	b29b      	uxth	r3, r3
 8008298:	3b01      	subs	r3, #1
 800829a:	b29b      	uxth	r3, r3
 800829c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80082a0:	6823      	ldr	r3, [r4, #0]
 80082a2:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80082a4:	f015 0f07 	tst.w	r5, #7
 80082a8:	d0de      	beq.n	8008268 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082aa:	f015 0f01 	tst.w	r5, #1
 80082ae:	d009      	beq.n	80082c4 <UART_RxISR_8BIT_FIFOEN+0x94>
 80082b0:	f419 7f80 	tst.w	r9, #256	; 0x100
 80082b4:	d006      	beq.n	80082c4 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082b6:	2201      	movs	r2, #1
 80082b8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082ba:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80082be:	4313      	orrs	r3, r2
 80082c0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082c4:	f015 0f02 	tst.w	r5, #2
 80082c8:	d00b      	beq.n	80082e2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 80082ca:	f018 0f01 	tst.w	r8, #1
 80082ce:	d008      	beq.n	80082e2 <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80082d0:	6823      	ldr	r3, [r4, #0]
 80082d2:	2202      	movs	r2, #2
 80082d4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082d6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80082da:	f043 0304 	orr.w	r3, r3, #4
 80082de:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082e2:	f015 0f04 	tst.w	r5, #4
 80082e6:	d0bb      	beq.n	8008260 <UART_RxISR_8BIT_FIFOEN+0x30>
 80082e8:	f018 0f01 	tst.w	r8, #1
 80082ec:	d0b8      	beq.n	8008260 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	2204      	movs	r2, #4
 80082f2:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082f4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80082f8:	f043 0302 	orr.w	r3, r3, #2
 80082fc:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8008300:	e7ae      	b.n	8008260 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8008302:	4620      	mov	r0, r4
 8008304:	f7ff fcde 	bl	8007cc4 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008308:	2300      	movs	r3, #0
 800830a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800830e:	e7ab      	b.n	8008268 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008310:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008312:	e852 3f00 	ldrex	r3, [r2]
 8008316:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831a:	e842 3100 	strex	r1, r3, [r2]
 800831e:	2900      	cmp	r1, #0
 8008320:	d1f6      	bne.n	8008310 <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008322:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008324:	f102 0308 	add.w	r3, r2, #8
 8008328:	e853 3f00 	ldrex	r3, [r3]
 800832c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008330:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	3208      	adds	r2, #8
 8008336:	e842 3100 	strex	r1, r3, [r2]
 800833a:	2900      	cmp	r1, #0
 800833c:	d1f1      	bne.n	8008322 <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 800833e:	2320      	movs	r3, #32
 8008340:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8008344:	2300      	movs	r3, #0
 8008346:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008348:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800834a:	6823      	ldr	r3, [r4, #0]
 800834c:	4a29      	ldr	r2, [pc, #164]	; (80083f4 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d003      	beq.n	800835a <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008358:	d106      	bne.n	8008368 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800835a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800835c:	2b01      	cmp	r3, #1
 800835e:	d00d      	beq.n	800837c <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8008360:	4620      	mov	r0, r4
 8008362:	f7f9 ff69 	bl	8002238 <HAL_UART_RxCpltCallback>
 8008366:	e784      	b.n	8008272 <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008368:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	e852 3f00 	ldrex	r3, [r2]
 800836e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008372:	e842 3100 	strex	r1, r3, [r2]
 8008376:	2900      	cmp	r1, #0
 8008378:	d1f6      	bne.n	8008368 <UART_RxISR_8BIT_FIFOEN+0x138>
 800837a:	e7ee      	b.n	800835a <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800837c:	2300      	movs	r3, #0
 800837e:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008380:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	e852 3f00 	ldrex	r3, [r2]
 8008386:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838a:	e842 3100 	strex	r1, r3, [r2]
 800838e:	2900      	cmp	r1, #0
 8008390:	d1f6      	bne.n	8008380 <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	69da      	ldr	r2, [r3, #28]
 8008396:	f012 0f10 	tst.w	r2, #16
 800839a:	d001      	beq.n	80083a0 <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800839c:	2210      	movs	r2, #16
 800839e:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083a0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80083a4:	4620      	mov	r0, r4
 80083a6:	f7ff fcc4 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
 80083aa:	e762      	b.n	8008272 <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 80083ac:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80083b0:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f43f af4e 	beq.w	8008254 <UART_RxISR_8BIT_FIFOEN+0x24>
 80083b8:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80083bc:	429a      	cmp	r2, r3
 80083be:	f67f af49 	bls.w	8008254 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80083c2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	f102 0308 	add.w	r3, r2, #8
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	3208      	adds	r2, #8
 80083d2:	e842 3100 	strex	r1, r3, [r2]
 80083d6:	2900      	cmp	r1, #0
 80083d8:	d1f3      	bne.n	80083c2 <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 80083da:	4b07      	ldr	r3, [pc, #28]	; (80083f8 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 80083dc:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083de:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e0:	e852 3f00 	ldrex	r3, [r2]
 80083e4:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e8:	e842 3100 	strex	r1, r3, [r2]
 80083ec:	2900      	cmp	r1, #0
 80083ee:	d1f6      	bne.n	80083de <UART_RxISR_8BIT_FIFOEN+0x1ae>
 80083f0:	e730      	b.n	8008254 <UART_RxISR_8BIT_FIFOEN+0x24>
 80083f2:	bf00      	nop
 80083f4:	40008000 	.word	0x40008000
 80083f8:	0800807d 	.word	0x0800807d

080083fc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80083fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008400:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008404:	6803      	ldr	r3, [r0, #0]
 8008406:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008408:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800840c:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008410:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8008414:	2a22      	cmp	r2, #34	; 0x22
 8008416:	d005      	beq.n	8008424 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008418:	699a      	ldr	r2, [r3, #24]
 800841a:	f042 0208 	orr.w	r2, r2, #8
 800841e:	619a      	str	r2, [r3, #24]
  }
}
 8008420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008424:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8008426:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800842a:	e008      	b.n	800843e <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800842c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008430:	2b00      	cmp	r3, #0
 8008432:	d14b      	bne.n	80084cc <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8008434:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008438:	b29b      	uxth	r3, r3
 800843a:	2b00      	cmp	r3, #0
 800843c:	d04d      	beq.n	80084da <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800843e:	2f00      	cmp	r7, #0
 8008440:	f000 8099 	beq.w	8008576 <UART_RxISR_16BIT_FIFOEN+0x17a>
 8008444:	f015 0f20 	tst.w	r5, #32
 8008448:	f000 8095 	beq.w	8008576 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800844c:	6823      	ldr	r3, [r4, #0]
 800844e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008450:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8008452:	4033      	ands	r3, r6
 8008454:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8008456:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008458:	3302      	adds	r3, #2
 800845a:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800845c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008460:	b29b      	uxth	r3, r3
 8008462:	3b01      	subs	r3, #1
 8008464:	b29b      	uxth	r3, r3
 8008466:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800846e:	f015 0f07 	tst.w	r5, #7
 8008472:	d0df      	beq.n	8008434 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008474:	f015 0f01 	tst.w	r5, #1
 8008478:	d009      	beq.n	800848e <UART_RxISR_16BIT_FIFOEN+0x92>
 800847a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800847e:	d006      	beq.n	800848e <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008480:	2201      	movs	r2, #1
 8008482:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008484:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008488:	4313      	orrs	r3, r2
 800848a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800848e:	f015 0f02 	tst.w	r5, #2
 8008492:	d00b      	beq.n	80084ac <UART_RxISR_16BIT_FIFOEN+0xb0>
 8008494:	f018 0f01 	tst.w	r8, #1
 8008498:	d008      	beq.n	80084ac <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	2202      	movs	r2, #2
 800849e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084a0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80084a4:	f043 0304 	orr.w	r3, r3, #4
 80084a8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084ac:	f015 0f04 	tst.w	r5, #4
 80084b0:	d0bc      	beq.n	800842c <UART_RxISR_16BIT_FIFOEN+0x30>
 80084b2:	f018 0f01 	tst.w	r8, #1
 80084b6:	d0b9      	beq.n	800842c <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	2204      	movs	r2, #4
 80084bc:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084be:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80084c2:	f043 0302 	orr.w	r3, r3, #2
 80084c6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80084ca:	e7af      	b.n	800842c <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 80084cc:	4620      	mov	r0, r4
 80084ce:	f7ff fbf9 	bl	8007cc4 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d2:	2300      	movs	r3, #0
 80084d4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80084d8:	e7ac      	b.n	8008434 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084da:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084dc:	e852 3f00 	ldrex	r3, [r2]
 80084e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	e842 3100 	strex	r1, r3, [r2]
 80084e8:	2900      	cmp	r1, #0
 80084ea:	d1f6      	bne.n	80084da <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084ec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	f102 0308 	add.w	r3, r2, #8
 80084f2:	e853 3f00 	ldrex	r3, [r3]
 80084f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084fa:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fe:	3208      	adds	r2, #8
 8008500:	e842 3100 	strex	r1, r3, [r2]
 8008504:	2900      	cmp	r1, #0
 8008506:	d1f1      	bne.n	80084ec <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8008508:	2320      	movs	r3, #32
 800850a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 800850e:	2300      	movs	r3, #0
 8008510:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008512:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	4a29      	ldr	r2, [pc, #164]	; (80085bc <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d003      	beq.n	8008524 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008522:	d106      	bne.n	8008532 <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008524:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008526:	2b01      	cmp	r3, #1
 8008528:	d00d      	beq.n	8008546 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 800852a:	4620      	mov	r0, r4
 800852c:	f7f9 fe84 	bl	8002238 <HAL_UART_RxCpltCallback>
 8008530:	e785      	b.n	800843e <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008532:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	e852 3f00 	ldrex	r3, [r2]
 8008538:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	e842 3100 	strex	r1, r3, [r2]
 8008540:	2900      	cmp	r1, #0
 8008542:	d1f6      	bne.n	8008532 <UART_RxISR_16BIT_FIFOEN+0x136>
 8008544:	e7ee      	b.n	8008524 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008546:	2300      	movs	r3, #0
 8008548:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800854a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	e852 3f00 	ldrex	r3, [r2]
 8008550:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008554:	e842 3100 	strex	r1, r3, [r2]
 8008558:	2900      	cmp	r1, #0
 800855a:	d1f6      	bne.n	800854a <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	69da      	ldr	r2, [r3, #28]
 8008560:	f012 0f10 	tst.w	r2, #16
 8008564:	d001      	beq.n	800856a <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008566:	2210      	movs	r2, #16
 8008568:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800856a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800856e:	4620      	mov	r0, r4
 8008570:	f7ff fbdf 	bl	8007d32 <HAL_UARTEx_RxEventCallback>
 8008574:	e763      	b.n	800843e <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8008576:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800857a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800857c:	2b00      	cmp	r3, #0
 800857e:	f43f af4f 	beq.w	8008420 <UART_RxISR_16BIT_FIFOEN+0x24>
 8008582:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8008586:	429a      	cmp	r2, r3
 8008588:	f67f af4a 	bls.w	8008420 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800858c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858e:	f102 0308 	add.w	r3, r2, #8
 8008592:	e853 3f00 	ldrex	r3, [r3]
 8008596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859a:	3208      	adds	r2, #8
 800859c:	e842 3100 	strex	r1, r3, [r2]
 80085a0:	2900      	cmp	r1, #0
 80085a2:	d1f3      	bne.n	800858c <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 80085a4:	4b06      	ldr	r3, [pc, #24]	; (80085c0 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 80085a6:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80085a8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	e852 3f00 	ldrex	r3, [r2]
 80085ae:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	e842 3100 	strex	r1, r3, [r2]
 80085b6:	2900      	cmp	r1, #0
 80085b8:	d1f6      	bne.n	80085a8 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 80085ba:	e731      	b.n	8008420 <UART_RxISR_16BIT_FIFOEN+0x24>
 80085bc:	40008000 	.word	0x40008000
 80085c0:	08008159 	.word	0x08008159

080085c4 <UART_SetConfig>:
{
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80085c8:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085ca:	6883      	ldr	r3, [r0, #8]
 80085cc:	6902      	ldr	r2, [r0, #16]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	6942      	ldr	r2, [r0, #20]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	69c2      	ldr	r2, [r0, #28]
 80085d6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80085d8:	6808      	ldr	r0, [r1, #0]
 80085da:	4a9d      	ldr	r2, [pc, #628]	; (8008850 <UART_SetConfig+0x28c>)
 80085dc:	4002      	ands	r2, r0
 80085de:	431a      	orrs	r2, r3
 80085e0:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085e2:	6822      	ldr	r2, [r4, #0]
 80085e4:	6853      	ldr	r3, [r2, #4]
 80085e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80085ea:	68e1      	ldr	r1, [r4, #12]
 80085ec:	430b      	orrs	r3, r1
 80085ee:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80085f0:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80085f2:	6822      	ldr	r2, [r4, #0]
 80085f4:	4b97      	ldr	r3, [pc, #604]	; (8008854 <UART_SetConfig+0x290>)
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d001      	beq.n	80085fe <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80085fa:	6a23      	ldr	r3, [r4, #32]
 80085fc:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80085fe:	6893      	ldr	r3, [r2, #8]
 8008600:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008604:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008608:	430b      	orrs	r3, r1
 800860a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800860c:	6822      	ldr	r2, [r4, #0]
 800860e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8008610:	f023 030f 	bic.w	r3, r3, #15
 8008614:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008616:	430b      	orrs	r3, r1
 8008618:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	4a8e      	ldr	r2, [pc, #568]	; (8008858 <UART_SetConfig+0x294>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d01c      	beq.n	800865c <UART_SetConfig+0x98>
 8008622:	4a8e      	ldr	r2, [pc, #568]	; (800885c <UART_SetConfig+0x298>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d031      	beq.n	800868c <UART_SetConfig+0xc8>
 8008628:	4a8a      	ldr	r2, [pc, #552]	; (8008854 <UART_SetConfig+0x290>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d04b      	beq.n	80086c6 <UART_SetConfig+0x102>
 800862e:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8008630:	4988      	ldr	r1, [pc, #544]	; (8008854 <UART_SetConfig+0x290>)
 8008632:	428b      	cmp	r3, r1
 8008634:	d068      	beq.n	8008708 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008636:	69e0      	ldr	r0, [r4, #28]
 8008638:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800863c:	f000 80a5 	beq.w	800878a <UART_SetConfig+0x1c6>
    switch (clocksource)
 8008640:	2a08      	cmp	r2, #8
 8008642:	f200 811f 	bhi.w	8008884 <UART_SetConfig+0x2c0>
 8008646:	e8df f012 	tbh	[pc, r2, lsl #1]
 800864a:	00d3      	.short	0x00d3
 800864c:	00d100f5 	.word	0x00d100f5
 8008650:	00f8011d 	.word	0x00f8011d
 8008654:	011d011d 	.word	0x011d011d
 8008658:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800865c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008660:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8008664:	f002 0203 	and.w	r2, r2, #3
 8008668:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 800866c:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 8008670:	2a03      	cmp	r2, #3
 8008672:	d809      	bhi.n	8008688 <UART_SetConfig+0xc4>
 8008674:	e8df f002 	tbb	[pc, r2]
 8008678:	063c0402 	.word	0x063c0402
 800867c:	2201      	movs	r2, #1
 800867e:	e7d7      	b.n	8008630 <UART_SetConfig+0x6c>
 8008680:	2204      	movs	r2, #4
 8008682:	e7d5      	b.n	8008630 <UART_SetConfig+0x6c>
 8008684:	2208      	movs	r2, #8
 8008686:	e7d3      	b.n	8008630 <UART_SetConfig+0x6c>
 8008688:	2210      	movs	r2, #16
 800868a:	e7d1      	b.n	8008630 <UART_SetConfig+0x6c>
 800868c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008690:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8008694:	f002 020c 	and.w	r2, r2, #12
 8008698:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 800869c:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 80086a0:	2a0c      	cmp	r2, #12
 80086a2:	d80e      	bhi.n	80086c2 <UART_SetConfig+0xfe>
 80086a4:	e8df f002 	tbb	[pc, r2]
 80086a8:	0d0d0d07 	.word	0x0d0d0d07
 80086ac:	0d0d0d09 	.word	0x0d0d0d09
 80086b0:	0d0d0d26 	.word	0x0d0d0d26
 80086b4:	0b          	.byte	0x0b
 80086b5:	00          	.byte	0x00
 80086b6:	2200      	movs	r2, #0
 80086b8:	e7ba      	b.n	8008630 <UART_SetConfig+0x6c>
 80086ba:	2204      	movs	r2, #4
 80086bc:	e7b8      	b.n	8008630 <UART_SetConfig+0x6c>
 80086be:	2208      	movs	r2, #8
 80086c0:	e7b6      	b.n	8008630 <UART_SetConfig+0x6c>
 80086c2:	2210      	movs	r2, #16
 80086c4:	e7b4      	b.n	8008630 <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80086c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80086ca:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80086ce:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80086d2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80086d6:	d00f      	beq.n	80086f8 <UART_SetConfig+0x134>
 80086d8:	d805      	bhi.n	80086e6 <UART_SetConfig+0x122>
 80086da:	b17a      	cbz	r2, 80086fc <UART_SetConfig+0x138>
 80086dc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80086e0:	d10e      	bne.n	8008700 <UART_SetConfig+0x13c>
 80086e2:	2204      	movs	r2, #4
 80086e4:	e7a4      	b.n	8008630 <UART_SetConfig+0x6c>
 80086e6:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80086ea:	d10b      	bne.n	8008704 <UART_SetConfig+0x140>
 80086ec:	2208      	movs	r2, #8
 80086ee:	e79f      	b.n	8008630 <UART_SetConfig+0x6c>
 80086f0:	2202      	movs	r2, #2
 80086f2:	e79d      	b.n	8008630 <UART_SetConfig+0x6c>
 80086f4:	2202      	movs	r2, #2
 80086f6:	e79b      	b.n	8008630 <UART_SetConfig+0x6c>
 80086f8:	2202      	movs	r2, #2
 80086fa:	e799      	b.n	8008630 <UART_SetConfig+0x6c>
 80086fc:	2200      	movs	r2, #0
 80086fe:	e797      	b.n	8008630 <UART_SetConfig+0x6c>
 8008700:	2210      	movs	r2, #16
 8008702:	e795      	b.n	8008630 <UART_SetConfig+0x6c>
 8008704:	2210      	movs	r2, #16
 8008706:	e793      	b.n	8008630 <UART_SetConfig+0x6c>
    switch (clocksource)
 8008708:	2a08      	cmp	r2, #8
 800870a:	f200 809c 	bhi.w	8008846 <UART_SetConfig+0x282>
 800870e:	e8df f002 	tbb	[pc, r2]
 8008712:	9a08      	.short	0x9a08
 8008714:	9a379a3a 	.word	0x9a379a3a
 8008718:	9a9a      	.short	0x9a9a
 800871a:	05          	.byte	0x05
 800871b:	00          	.byte	0x00
 800871c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008720:	e004      	b.n	800872c <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008722:	f7fe faab 	bl	8006c7c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008726:	2800      	cmp	r0, #0
 8008728:	f000 808f 	beq.w	800884a <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800872c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800872e:	4b4c      	ldr	r3, [pc, #304]	; (8008860 <UART_SetConfig+0x29c>)
 8008730:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8008734:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008738:	6865      	ldr	r5, [r4, #4]
 800873a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800873e:	4299      	cmp	r1, r3
 8008740:	f200 8094 	bhi.w	800886c <UART_SetConfig+0x2a8>
 8008744:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008748:	f200 8092 	bhi.w	8008870 <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800874c:	2600      	movs	r6, #0
 800874e:	4633      	mov	r3, r6
 8008750:	4631      	mov	r1, r6
 8008752:	f7f8 fa5d 	bl	8000c10 <__aeabi_uldivmod>
 8008756:	0209      	lsls	r1, r1, #8
 8008758:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800875c:	0200      	lsls	r0, r0, #8
 800875e:	086b      	lsrs	r3, r5, #1
 8008760:	18c0      	adds	r0, r0, r3
 8008762:	462a      	mov	r2, r5
 8008764:	4633      	mov	r3, r6
 8008766:	f141 0100 	adc.w	r1, r1, #0
 800876a:	f7f8 fa51 	bl	8000c10 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800876e:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8008772:	4b3c      	ldr	r3, [pc, #240]	; (8008864 <UART_SetConfig+0x2a0>)
 8008774:	429a      	cmp	r2, r3
 8008776:	d87d      	bhi.n	8008874 <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 8008778:	6823      	ldr	r3, [r4, #0]
 800877a:	60d8      	str	r0, [r3, #12]
 800877c:	4630      	mov	r0, r6
 800877e:	e050      	b.n	8008822 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 8008780:	f7fd fd7e 	bl	8006280 <HAL_RCC_GetSysClockFreq>
        break;
 8008784:	e7cf      	b.n	8008726 <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 8008786:	4838      	ldr	r0, [pc, #224]	; (8008868 <UART_SetConfig+0x2a4>)
 8008788:	e7d0      	b.n	800872c <UART_SetConfig+0x168>
    switch (clocksource)
 800878a:	2a08      	cmp	r2, #8
 800878c:	d874      	bhi.n	8008878 <UART_SetConfig+0x2b4>
 800878e:	e8df f002 	tbb	[pc, r2]
 8008792:	2707      	.short	0x2707
 8008794:	732a7305 	.word	0x732a7305
 8008798:	7373      	.short	0x7373
 800879a:	0b          	.byte	0x0b
 800879b:	00          	.byte	0x00
 800879c:	4832      	ldr	r0, [pc, #200]	; (8008868 <UART_SetConfig+0x2a4>)
 800879e:	e003      	b.n	80087a8 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80087a0:	f7fe fa6c 	bl	8006c7c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d069      	beq.n	800887c <UART_SetConfig+0x2b8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80087aa:	4b2d      	ldr	r3, [pc, #180]	; (8008860 <UART_SetConfig+0x29c>)
 80087ac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80087b0:	fbb0 f0f3 	udiv	r0, r0, r3
 80087b4:	6862      	ldr	r2, [r4, #4]
 80087b6:	0853      	lsrs	r3, r2, #1
 80087b8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80087bc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c0:	f1a3 0110 	sub.w	r1, r3, #16
 80087c4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80087c8:	4291      	cmp	r1, r2
 80087ca:	d859      	bhi.n	8008880 <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087d2:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80087d6:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80087d8:	6822      	ldr	r2, [r4, #0]
 80087da:	60d3      	str	r3, [r2, #12]
 80087dc:	2000      	movs	r0, #0
 80087de:	e020      	b.n	8008822 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80087e0:	f7fe fa5c 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
        break;
 80087e4:	e7de      	b.n	80087a4 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 80087e6:	f7fd fd4b 	bl	8006280 <HAL_RCC_GetSysClockFreq>
        break;
 80087ea:	e7db      	b.n	80087a4 <UART_SetConfig+0x1e0>
    switch (clocksource)
 80087ec:	481e      	ldr	r0, [pc, #120]	; (8008868 <UART_SetConfig+0x2a4>)
 80087ee:	e003      	b.n	80087f8 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 80087f0:	f7fe fa44 	bl	8006c7c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80087f4:	2800      	cmp	r0, #0
 80087f6:	d047      	beq.n	8008888 <UART_SetConfig+0x2c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80087fa:	4b19      	ldr	r3, [pc, #100]	; (8008860 <UART_SetConfig+0x29c>)
 80087fc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008800:	fbb0 f0f3 	udiv	r0, r0, r3
 8008804:	6863      	ldr	r3, [r4, #4]
 8008806:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800880a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800880e:	f1a0 0210 	sub.w	r2, r0, #16
 8008812:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8008816:	429a      	cmp	r2, r3
 8008818:	d838      	bhi.n	800888c <UART_SetConfig+0x2c8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	b280      	uxth	r0, r0
 800881e:	60d8      	str	r0, [r3, #12]
 8008820:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8008822:	2301      	movs	r3, #1
 8008824:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008828:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800882c:	2300      	movs	r3, #0
 800882e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8008830:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8008832:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8008834:	f7fe fa32 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
        break;
 8008838:	e7dc      	b.n	80087f4 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 800883a:	f7fd fd21 	bl	8006280 <HAL_RCC_GetSysClockFreq>
        break;
 800883e:	e7d9      	b.n	80087f4 <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 8008840:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008844:	e7d8      	b.n	80087f8 <UART_SetConfig+0x234>
    switch (clocksource)
 8008846:	2001      	movs	r0, #1
 8008848:	e7eb      	b.n	8008822 <UART_SetConfig+0x25e>
 800884a:	2000      	movs	r0, #0
 800884c:	e7e9      	b.n	8008822 <UART_SetConfig+0x25e>
 800884e:	bf00      	nop
 8008850:	cfff69f3 	.word	0xcfff69f3
 8008854:	40008000 	.word	0x40008000
 8008858:	40013800 	.word	0x40013800
 800885c:	40004400 	.word	0x40004400
 8008860:	08016a0c 	.word	0x08016a0c
 8008864:	000ffcff 	.word	0x000ffcff
 8008868:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 800886c:	2001      	movs	r0, #1
 800886e:	e7d8      	b.n	8008822 <UART_SetConfig+0x25e>
 8008870:	2001      	movs	r0, #1
 8008872:	e7d6      	b.n	8008822 <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 8008874:	2001      	movs	r0, #1
 8008876:	e7d4      	b.n	8008822 <UART_SetConfig+0x25e>
    switch (clocksource)
 8008878:	2001      	movs	r0, #1
 800887a:	e7d2      	b.n	8008822 <UART_SetConfig+0x25e>
 800887c:	2000      	movs	r0, #0
 800887e:	e7d0      	b.n	8008822 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8008880:	2001      	movs	r0, #1
 8008882:	e7ce      	b.n	8008822 <UART_SetConfig+0x25e>
    switch (clocksource)
 8008884:	2001      	movs	r0, #1
 8008886:	e7cc      	b.n	8008822 <UART_SetConfig+0x25e>
 8008888:	2000      	movs	r0, #0
 800888a:	e7ca      	b.n	8008822 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 800888c:	2001      	movs	r0, #1
 800888e:	e7c8      	b.n	8008822 <UART_SetConfig+0x25e>

08008890 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008890:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008892:	f013 0f01 	tst.w	r3, #1
 8008896:	d006      	beq.n	80088a6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008898:	6802      	ldr	r2, [r0, #0]
 800889a:	6853      	ldr	r3, [r2, #4]
 800889c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80088a0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80088a2:	430b      	orrs	r3, r1
 80088a4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80088a8:	f013 0f02 	tst.w	r3, #2
 80088ac:	d006      	beq.n	80088bc <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088ae:	6802      	ldr	r2, [r0, #0]
 80088b0:	6853      	ldr	r3, [r2, #4]
 80088b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088b6:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80088b8:	430b      	orrs	r3, r1
 80088ba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088bc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80088be:	f013 0f04 	tst.w	r3, #4
 80088c2:	d006      	beq.n	80088d2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088c4:	6802      	ldr	r2, [r0, #0]
 80088c6:	6853      	ldr	r3, [r2, #4]
 80088c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088cc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80088ce:	430b      	orrs	r3, r1
 80088d0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088d2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80088d4:	f013 0f08 	tst.w	r3, #8
 80088d8:	d006      	beq.n	80088e8 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088da:	6802      	ldr	r2, [r0, #0]
 80088dc:	6853      	ldr	r3, [r2, #4]
 80088de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088e2:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80088e4:	430b      	orrs	r3, r1
 80088e6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80088ea:	f013 0f10 	tst.w	r3, #16
 80088ee:	d006      	beq.n	80088fe <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088f0:	6802      	ldr	r2, [r0, #0]
 80088f2:	6893      	ldr	r3, [r2, #8]
 80088f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088f8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80088fa:	430b      	orrs	r3, r1
 80088fc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008900:	f013 0f20 	tst.w	r3, #32
 8008904:	d006      	beq.n	8008914 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008906:	6802      	ldr	r2, [r0, #0]
 8008908:	6893      	ldr	r3, [r2, #8]
 800890a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800890e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008910:	430b      	orrs	r3, r1
 8008912:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008914:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008916:	f013 0f40 	tst.w	r3, #64	; 0x40
 800891a:	d00a      	beq.n	8008932 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800891c:	6802      	ldr	r2, [r0, #0]
 800891e:	6853      	ldr	r3, [r2, #4]
 8008920:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008924:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8008926:	430b      	orrs	r3, r1
 8008928:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800892a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800892c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008930:	d00b      	beq.n	800894a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008932:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008934:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008938:	d006      	beq.n	8008948 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800893a:	6802      	ldr	r2, [r0, #0]
 800893c:	6853      	ldr	r3, [r2, #4]
 800893e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008942:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8008944:	430b      	orrs	r3, r1
 8008946:	6053      	str	r3, [r2, #4]
}
 8008948:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800894a:	6802      	ldr	r2, [r0, #0]
 800894c:	6853      	ldr	r3, [r2, #4]
 800894e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008952:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008954:	430b      	orrs	r3, r1
 8008956:	6053      	str	r3, [r2, #4]
 8008958:	e7eb      	b.n	8008932 <UART_AdvFeatureConfig+0xa2>

0800895a <UART_WaitOnFlagUntilTimeout>:
{
 800895a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800895e:	4605      	mov	r5, r0
 8008960:	460f      	mov	r7, r1
 8008962:	4616      	mov	r6, r2
 8008964:	4699      	mov	r9, r3
 8008966:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800896a:	682b      	ldr	r3, [r5, #0]
 800896c:	69dc      	ldr	r4, [r3, #28]
 800896e:	ea37 0404 	bics.w	r4, r7, r4
 8008972:	bf0c      	ite	eq
 8008974:	2401      	moveq	r4, #1
 8008976:	2400      	movne	r4, #0
 8008978:	42b4      	cmp	r4, r6
 800897a:	d157      	bne.n	8008a2c <UART_WaitOnFlagUntilTimeout+0xd2>
    if (Timeout != HAL_MAX_DELAY)
 800897c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008980:	d0f3      	beq.n	800896a <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008982:	f7f9 f95d 	bl	8001c40 <HAL_GetTick>
 8008986:	eba0 0009 	sub.w	r0, r0, r9
 800898a:	4540      	cmp	r0, r8
 800898c:	d82f      	bhi.n	80089ee <UART_WaitOnFlagUntilTimeout+0x94>
 800898e:	f1b8 0f00 	cmp.w	r8, #0
 8008992:	d02c      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008994:	682b      	ldr	r3, [r5, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	f012 0f04 	tst.w	r2, #4
 800899c:	d0e5      	beq.n	800896a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800899e:	69da      	ldr	r2, [r3, #28]
 80089a0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80089a4:	d0e1      	beq.n	800896a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80089aa:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80089ac:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	e852 3f00 	ldrex	r3, [r2]
 80089b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b6:	e842 3100 	strex	r1, r3, [r2]
 80089ba:	2900      	cmp	r1, #0
 80089bc:	d1f6      	bne.n	80089ac <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089be:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	f102 0308 	add.w	r3, r2, #8
 80089c4:	e853 3f00 	ldrex	r3, [r3]
 80089c8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	3208      	adds	r2, #8
 80089ce:	e842 3100 	strex	r1, r3, [r2]
 80089d2:	2900      	cmp	r1, #0
 80089d4:	d1f3      	bne.n	80089be <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 80089d6:	2320      	movs	r3, #32
 80089d8:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80089dc:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089e0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 80089e4:	2300      	movs	r3, #0
 80089e6:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 80089ea:	2003      	movs	r0, #3
 80089ec:	e01f      	b.n	8008a2e <UART_WaitOnFlagUntilTimeout+0xd4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80089ee:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	e852 3f00 	ldrex	r3, [r2]
 80089f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f8:	e842 3100 	strex	r1, r3, [r2]
 80089fc:	2900      	cmp	r1, #0
 80089fe:	d1f6      	bne.n	80089ee <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a00:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a02:	f102 0308 	add.w	r3, r2, #8
 8008a06:	e853 3f00 	ldrex	r3, [r3]
 8008a0a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	3208      	adds	r2, #8
 8008a10:	e842 3100 	strex	r1, r3, [r2]
 8008a14:	2900      	cmp	r1, #0
 8008a16:	d1f3      	bne.n	8008a00 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8008a18:	2320      	movs	r3, #32
 8008a1a:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8008a1e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 8008a22:	2300      	movs	r3, #0
 8008a24:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
        return HAL_TIMEOUT;
 8008a28:	2003      	movs	r0, #3
 8008a2a:	e000      	b.n	8008a2e <UART_WaitOnFlagUntilTimeout+0xd4>
  return HAL_OK;
 8008a2c:	2000      	movs	r0, #0
}
 8008a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008a32 <UART_CheckIdleState>:
{
 8008a32:	b530      	push	{r4, r5, lr}
 8008a34:	b083      	sub	sp, #12
 8008a36:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 8008a3e:	f7f9 f8ff 	bl	8001c40 <HAL_GetTick>
 8008a42:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a44:	6822      	ldr	r2, [r4, #0]
 8008a46:	6812      	ldr	r2, [r2, #0]
 8008a48:	f012 0f08 	tst.w	r2, #8
 8008a4c:	d110      	bne.n	8008a70 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f013 0f04 	tst.w	r3, #4
 8008a56:	d119      	bne.n	8008a8c <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8008a58:	2320      	movs	r3, #32
 8008a5a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a5e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a62:	2000      	movs	r0, #0
 8008a64:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a66:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8008a68:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8008a6c:	b003      	add	sp, #12
 8008a6e:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	4603      	mov	r3, r0
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a7e:	4620      	mov	r0, r4
 8008a80:	f7ff ff6b 	bl	800895a <UART_WaitOnFlagUntilTimeout>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0e2      	beq.n	8008a4e <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8008a88:	2003      	movs	r0, #3
 8008a8a:	e7ef      	b.n	8008a6c <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	462b      	mov	r3, r5
 8008a94:	2200      	movs	r2, #0
 8008a96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f7ff ff5d 	bl	800895a <UART_WaitOnFlagUntilTimeout>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d0d9      	beq.n	8008a58 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8008aa4:	2003      	movs	r0, #3
 8008aa6:	e7e1      	b.n	8008a6c <UART_CheckIdleState+0x3a>

08008aa8 <HAL_UART_Init>:
  if (huart == NULL)
 8008aa8:	b378      	cbz	r0, 8008b0a <HAL_UART_Init+0x62>
{
 8008aaa:	b510      	push	{r4, lr}
 8008aac:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8008aae:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008ab2:	b30b      	cbz	r3, 8008af8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8008ab4:	2324      	movs	r3, #36	; 0x24
 8008ab6:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8008aba:	6822      	ldr	r2, [r4, #0]
 8008abc:	6813      	ldr	r3, [r2, #0]
 8008abe:	f023 0301 	bic.w	r3, r3, #1
 8008ac2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f7ff fd7d 	bl	80085c4 <UART_SetConfig>
 8008aca:	2801      	cmp	r0, #1
 8008acc:	d013      	beq.n	8008af6 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ace:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008ad0:	b9bb      	cbnz	r3, 8008b02 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ad2:	6822      	ldr	r2, [r4, #0]
 8008ad4:	6853      	ldr	r3, [r2, #4]
 8008ad6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008ada:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008adc:	6822      	ldr	r2, [r4, #0]
 8008ade:	6893      	ldr	r3, [r2, #8]
 8008ae0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8008ae4:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8008ae6:	6822      	ldr	r2, [r4, #0]
 8008ae8:	6813      	ldr	r3, [r2, #0]
 8008aea:	f043 0301 	orr.w	r3, r3, #1
 8008aee:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8008af0:	4620      	mov	r0, r4
 8008af2:	f7ff ff9e 	bl	8008a32 <UART_CheckIdleState>
}
 8008af6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8008af8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8008afc:	f7f9 fa88 	bl	8002010 <HAL_UART_MspInit>
 8008b00:	e7d8      	b.n	8008ab4 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008b02:	4620      	mov	r0, r4
 8008b04:	f7ff fec4 	bl	8008890 <UART_AdvFeatureConfig>
 8008b08:	e7e3      	b.n	8008ad2 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8008b0a:	2001      	movs	r0, #1
}
 8008b0c:	4770      	bx	lr
	...

08008b10 <UART_Start_Receive_IT>:
{
 8008b10:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8008b12:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008b14:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008b18:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8008b20:	6883      	ldr	r3, [r0, #8]
 8008b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b26:	d006      	beq.n	8008b36 <UART_Start_Receive_IT+0x26>
 8008b28:	b9a3      	cbnz	r3, 8008b54 <UART_Start_Receive_IT+0x44>
 8008b2a:	6903      	ldr	r3, [r0, #16]
 8008b2c:	b973      	cbnz	r3, 8008b4c <UART_Start_Receive_IT+0x3c>
 8008b2e:	23ff      	movs	r3, #255	; 0xff
 8008b30:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b34:	e014      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
 8008b36:	6903      	ldr	r3, [r0, #16]
 8008b38:	b923      	cbnz	r3, 8008b44 <UART_Start_Receive_IT+0x34>
 8008b3a:	f240 13ff 	movw	r3, #511	; 0x1ff
 8008b3e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b42:	e00d      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
 8008b44:	23ff      	movs	r3, #255	; 0xff
 8008b46:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b4a:	e009      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
 8008b4c:	237f      	movs	r3, #127	; 0x7f
 8008b4e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b52:	e005      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
 8008b54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b58:	d02d      	beq.n	8008bb6 <UART_Start_Receive_IT+0xa6>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b60:	2300      	movs	r3, #0
 8008b62:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b66:	2322      	movs	r3, #34	; 0x22
 8008b68:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b6c:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6e:	f101 0308 	add.w	r3, r1, #8
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	3108      	adds	r1, #8
 8008b7c:	e841 3400 	strex	r4, r3, [r1]
 8008b80:	2c00      	cmp	r4, #0
 8008b82:	d1f3      	bne.n	8008b6c <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b84:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008b86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b8a:	d01e      	beq.n	8008bca <UART_Start_Receive_IT+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b8c:	6883      	ldr	r3, [r0, #8]
 8008b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b92:	d042      	beq.n	8008c1a <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT;
 8008b94:	4b29      	ldr	r3, [pc, #164]	; (8008c3c <UART_Start_Receive_IT+0x12c>)
 8008b96:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b98:	6903      	ldr	r3, [r0, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d043      	beq.n	8008c26 <UART_Start_Receive_IT+0x116>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008b9e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	e852 3f00 	ldrex	r3, [r2]
 8008ba4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	e842 3100 	strex	r1, r3, [r2]
 8008bac:	2900      	cmp	r1, #0
 8008bae:	d1f6      	bne.n	8008b9e <UART_Start_Receive_IT+0x8e>
}
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	bc10      	pop	{r4}
 8008bb4:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8008bb6:	6903      	ldr	r3, [r0, #16]
 8008bb8:	b91b      	cbnz	r3, 8008bc2 <UART_Start_Receive_IT+0xb2>
 8008bba:	237f      	movs	r3, #127	; 0x7f
 8008bbc:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008bc0:	e7ce      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
 8008bc2:	233f      	movs	r3, #63	; 0x3f
 8008bc4:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008bc8:	e7ca      	b.n	8008b60 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008bca:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d8dc      	bhi.n	8008b8c <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bd2:	6883      	ldr	r3, [r0, #8]
 8008bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bd8:	d019      	beq.n	8008c0e <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008bda:	4b19      	ldr	r3, [pc, #100]	; (8008c40 <UART_Start_Receive_IT+0x130>)
 8008bdc:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008bde:	6903      	ldr	r3, [r0, #16]
 8008be0:	b143      	cbz	r3, 8008bf4 <UART_Start_Receive_IT+0xe4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008be2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be4:	e852 3f00 	ldrex	r3, [r2]
 8008be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bec:	e842 3100 	strex	r1, r3, [r2]
 8008bf0:	2900      	cmp	r1, #0
 8008bf2:	d1f6      	bne.n	8008be2 <UART_Start_Receive_IT+0xd2>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008bf4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf6:	f102 0308 	add.w	r3, r2, #8
 8008bfa:	e853 3f00 	ldrex	r3, [r3]
 8008bfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c02:	3208      	adds	r2, #8
 8008c04:	e842 3100 	strex	r1, r3, [r2]
 8008c08:	2900      	cmp	r1, #0
 8008c0a:	d1f3      	bne.n	8008bf4 <UART_Start_Receive_IT+0xe4>
 8008c0c:	e7d0      	b.n	8008bb0 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c0e:	6903      	ldr	r3, [r0, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1e2      	bne.n	8008bda <UART_Start_Receive_IT+0xca>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008c14:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <UART_Start_Receive_IT+0x134>)
 8008c16:	6743      	str	r3, [r0, #116]	; 0x74
 8008c18:	e7e1      	b.n	8008bde <UART_Start_Receive_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c1a:	6903      	ldr	r3, [r0, #16]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d1b9      	bne.n	8008b94 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8008c20:	4b09      	ldr	r3, [pc, #36]	; (8008c48 <UART_Start_Receive_IT+0x138>)
 8008c22:	6743      	str	r3, [r0, #116]	; 0x74
 8008c24:	e7b8      	b.n	8008b98 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c26:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c28:	e852 3f00 	ldrex	r3, [r2]
 8008c2c:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c30:	e842 3100 	strex	r1, r3, [r2]
 8008c34:	2900      	cmp	r1, #0
 8008c36:	d1f6      	bne.n	8008c26 <UART_Start_Receive_IT+0x116>
 8008c38:	e7ba      	b.n	8008bb0 <UART_Start_Receive_IT+0xa0>
 8008c3a:	bf00      	nop
 8008c3c:	0800807d 	.word	0x0800807d
 8008c40:	08008231 	.word	0x08008231
 8008c44:	080083fd 	.word	0x080083fd
 8008c48:	08008159 	.word	0x08008159

08008c4c <HAL_UART_Receive_IT>:
{
 8008c4c:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c4e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008c52:	2b20      	cmp	r3, #32
 8008c54:	d117      	bne.n	8008c86 <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8008c56:	b1c1      	cbz	r1, 8008c8a <HAL_UART_Receive_IT+0x3e>
 8008c58:	b1ca      	cbz	r2, 8008c8e <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008c5e:	6803      	ldr	r3, [r0, #0]
 8008c60:	4c0c      	ldr	r4, [pc, #48]	; (8008c94 <HAL_UART_Receive_IT+0x48>)
 8008c62:	42a3      	cmp	r3, r4
 8008c64:	d00c      	beq.n	8008c80 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008c6c:	d008      	beq.n	8008c80 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c6e:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c70:	e854 3f00 	ldrex	r3, [r4]
 8008c74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c78:	e844 3500 	strex	r5, r3, [r4]
 8008c7c:	2d00      	cmp	r5, #0
 8008c7e:	d1f6      	bne.n	8008c6e <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008c80:	f7ff ff46 	bl	8008b10 <UART_Start_Receive_IT>
 8008c84:	e000      	b.n	8008c88 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 8008c86:	2002      	movs	r0, #2
}
 8008c88:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8008c8a:	2001      	movs	r0, #1
 8008c8c:	e7fc      	b.n	8008c88 <HAL_UART_Receive_IT+0x3c>
 8008c8e:	2001      	movs	r0, #1
 8008c90:	e7fa      	b.n	8008c88 <HAL_UART_Receive_IT+0x3c>
 8008c92:	bf00      	nop
 8008c94:	40008000 	.word	0x40008000

08008c98 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008c98:	b082      	sub	sp, #8
 8008c9a:	ab02      	add	r3, sp, #8
 8008c9c:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008ca0:	6802      	ldr	r2, [r0, #0]
 8008ca2:	6853      	ldr	r3, [r2, #4]
 8008ca4:	f023 0310 	bic.w	r3, r3, #16
 8008ca8:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8008cac:	430b      	orrs	r3, r1
 8008cae:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008cb0:	6802      	ldr	r2, [r0, #0]
 8008cb2:	6853      	ldr	r3, [r2, #4]
 8008cb4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008cb8:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8008cbc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008cc0:	6053      	str	r3, [r2, #4]
}
 8008cc2:	b002      	add	sp, #8
 8008cc4:	4770      	bx	lr
	...

08008cc8 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008cc8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008cca:	b92b      	cbnz	r3, 8008cd8 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008cd2:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8008cd6:	4770      	bx	lr
{
 8008cd8:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008cda:	6803      	ldr	r3, [r0, #0]
 8008cdc:	689a      	ldr	r2, [r3, #8]
 8008cde:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008ce2:	6899      	ldr	r1, [r3, #8]
 8008ce4:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ce6:	4d09      	ldr	r5, [pc, #36]	; (8008d0c <UARTEx_SetNbDataToProcess+0x44>)
 8008ce8:	5c6b      	ldrb	r3, [r5, r1]
 8008cea:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008cec:	4c08      	ldr	r4, [pc, #32]	; (8008d10 <UARTEx_SetNbDataToProcess+0x48>)
 8008cee:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cf0:	fb93 f3f1 	sdiv	r3, r3, r1
 8008cf4:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cf8:	5cab      	ldrb	r3, [r5, r2]
 8008cfa:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cfc:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cfe:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d02:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8008d06:	bc30      	pop	{r4, r5}
 8008d08:	4770      	bx	lr
 8008d0a:	bf00      	nop
 8008d0c:	08016a2c 	.word	0x08016a2c
 8008d10:	08016a24 	.word	0x08016a24

08008d14 <HAL_UARTEx_WakeupCallback>:
}
 8008d14:	4770      	bx	lr

08008d16 <HAL_UARTEx_RxFifoFullCallback>:
}
 8008d16:	4770      	bx	lr

08008d18 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8008d18:	4770      	bx	lr

08008d1a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	b084      	sub	sp, #16
 8008d1e:	ab04      	add	r3, sp, #16
 8008d20:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 8008d24:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d035      	beq.n	8008d98 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	2301      	movs	r3, #1
 8008d30:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008d34:	2324      	movs	r3, #36	; 0x24
 8008d36:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8008d3a:	6802      	ldr	r2, [r0, #0]
 8008d3c:	6813      	ldr	r3, [r2, #0]
 8008d3e:	f023 0301 	bic.w	r3, r3, #1
 8008d42:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008d44:	6801      	ldr	r1, [r0, #0]
 8008d46:	688b      	ldr	r3, [r1, #8]
 8008d48:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008d4c:	9a02      	ldr	r2, [sp, #8]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008d52:	b1aa      	cbz	r2, 8008d80 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 8008d54:	6822      	ldr	r2, [r4, #0]
 8008d56:	6813      	ldr	r3, [r2, #0]
 8008d58:	f043 0301 	orr.w	r3, r3, #1
 8008d5c:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8008d5e:	f7f8 ff6f 	bl	8001c40 <HAL_GetTick>
 8008d62:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d64:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8008d68:	9200      	str	r2, [sp, #0]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d70:	4620      	mov	r0, r4
 8008d72:	f7ff fdf2 	bl	800895a <UART_WaitOnFlagUntilTimeout>
 8008d76:	b948      	cbnz	r0, 8008d8c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 8008d78:	2320      	movs	r3, #32
 8008d7a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8008d7e:	e006      	b.n	8008d8e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008d80:	ab04      	add	r3, sp, #16
 8008d82:	e913 0006 	ldmdb	r3, {r1, r2}
 8008d86:	f7ff ff87 	bl	8008c98 <UARTEx_Wakeup_AddressConfig>
 8008d8a:	e7e3      	b.n	8008d54 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 8008d8c:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 8008d8e:	2300      	movs	r3, #0
 8008d90:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 8008d94:	b004      	add	sp, #16
 8008d96:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8008d98:	2002      	movs	r0, #2
 8008d9a:	e7fb      	b.n	8008d94 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

08008d9c <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8008d9c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d010      	beq.n	8008dc6 <HAL_UARTEx_EnableStopMode+0x2a>
 8008da4:	2301      	movs	r3, #1
 8008da6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008daa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dac:	e852 3f00 	ldrex	r3, [r2]
 8008db0:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	e842 3100 	strex	r1, r3, [r2]
 8008db8:	2900      	cmp	r1, #0
 8008dba:	d1f6      	bne.n	8008daa <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008dc6:	2002      	movs	r0, #2
}
 8008dc8:	4770      	bx	lr

08008dca <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 8008dca:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d01d      	beq.n	8008e0e <HAL_UARTEx_EnableFifoMode+0x44>
{
 8008dd2:	b510      	push	{r4, lr}
 8008dd4:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008ddc:	2324      	movs	r3, #36	; 0x24
 8008dde:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008de2:	6802      	ldr	r2, [r0, #0]
 8008de4:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8008de6:	6811      	ldr	r1, [r2, #0]
 8008de8:	f021 0101 	bic.w	r1, r1, #1
 8008dec:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008dee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008df2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008df6:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008df8:	6802      	ldr	r2, [r0, #0]
 8008dfa:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 8008dfc:	f7ff ff64 	bl	8008cc8 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8008e00:	2320      	movs	r3, #32
 8008e02:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008e06:	2000      	movs	r0, #0
 8008e08:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8008e0c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8008e0e:	2002      	movs	r0, #2
}
 8008e10:	4770      	bx	lr

08008e12 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8008e12:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008e14:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d01d      	beq.n	8008e58 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	2301      	movs	r3, #1
 8008e20:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008e24:	2324      	movs	r3, #36	; 0x24
 8008e26:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e2a:	6803      	ldr	r3, [r0, #0]
 8008e2c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	f022 0201 	bic.w	r2, r2, #1
 8008e34:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e36:	6802      	ldr	r2, [r0, #0]
 8008e38:	6893      	ldr	r3, [r2, #8]
 8008e3a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8008e3e:	4319      	orrs	r1, r3
 8008e40:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008e42:	f7ff ff41 	bl	8008cc8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e46:	6823      	ldr	r3, [r4, #0]
 8008e48:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008e4a:	2320      	movs	r3, #32
 8008e4c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008e50:	2000      	movs	r0, #0
 8008e52:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8008e56:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008e58:	2002      	movs	r0, #2
 8008e5a:	e7fc      	b.n	8008e56 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08008e5c <HAL_UARTEx_SetRxFifoThreshold>:
{
 8008e5c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008e5e:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d01d      	beq.n	8008ea2 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008e66:	4604      	mov	r4, r0
 8008e68:	2301      	movs	r3, #1
 8008e6a:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008e6e:	2324      	movs	r3, #36	; 0x24
 8008e70:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e74:	6803      	ldr	r3, [r0, #0]
 8008e76:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	f022 0201 	bic.w	r2, r2, #1
 8008e7e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e80:	6802      	ldr	r2, [r0, #0]
 8008e82:	6893      	ldr	r3, [r2, #8]
 8008e84:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8008e88:	4319      	orrs	r1, r3
 8008e8a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008e8c:	f7ff ff1c 	bl	8008cc8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008e94:	2320      	movs	r3, #32
 8008e96:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008e9a:	2000      	movs	r0, #0
 8008e9c:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8008ea0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008ea2:	2002      	movs	r0, #2
 8008ea4:	e7fc      	b.n	8008ea0 <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08008ea8 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ea8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008eac:	b97b      	cbnz	r3, 8008ece <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eae:	f3ef 8310 	mrs	r3, PRIMASK
 8008eb2:	b913      	cbnz	r3, 8008eba <osKernelInitialize+0x12>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008eb4:	f3ef 8311 	mrs	r3, BASEPRI
 8008eb8:	b11b      	cbz	r3, 8008ec2 <osKernelInitialize+0x1a>
 8008eba:	4b09      	ldr	r3, [pc, #36]	; (8008ee0 <osKernelInitialize+0x38>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	d008      	beq.n	8008ed4 <osKernelInitialize+0x2c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8008ec2:	4b07      	ldr	r3, [pc, #28]	; (8008ee0 <osKernelInitialize+0x38>)
 8008ec4:	6818      	ldr	r0, [r3, #0]
 8008ec6:	b940      	cbnz	r0, 8008eda <osKernelInitialize+0x32>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ec8:	2201      	movs	r2, #1
 8008eca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ecc:	4770      	bx	lr
    stat = osErrorISR;
 8008ece:	f06f 0005 	mvn.w	r0, #5
 8008ed2:	4770      	bx	lr
 8008ed4:	f06f 0005 	mvn.w	r0, #5
 8008ed8:	4770      	bx	lr
    } else {
      stat = osError;
 8008eda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
  }

  return (stat);
}
 8008ede:	4770      	bx	lr
 8008ee0:	200007c0 	.word	0x200007c0

08008ee4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008ee4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ee6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008eea:	b9a3      	cbnz	r3, 8008f16 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eec:	f3ef 8310 	mrs	r3, PRIMASK
 8008ef0:	b913      	cbnz	r3, 8008ef8 <osKernelStart+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ef2:	f3ef 8311 	mrs	r3, BASEPRI
 8008ef6:	b11b      	cbz	r3, 8008f00 <osKernelStart+0x1c>
 8008ef8:	4b0b      	ldr	r3, [pc, #44]	; (8008f28 <osKernelStart+0x44>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	d00d      	beq.n	8008f1c <osKernelStart+0x38>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8008f00:	4b09      	ldr	r3, [pc, #36]	; (8008f28 <osKernelStart+0x44>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d10c      	bne.n	8008f22 <osKernelStart+0x3e>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008f08:	4b07      	ldr	r3, [pc, #28]	; (8008f28 <osKernelStart+0x44>)
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008f0e:	f001 fa0b 	bl	800a328 <vTaskStartScheduler>
      stat = osOK;
 8008f12:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 8008f14:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8008f16:	f06f 0005 	mvn.w	r0, #5
 8008f1a:	e7fb      	b.n	8008f14 <osKernelStart+0x30>
 8008f1c:	f06f 0005 	mvn.w	r0, #5
 8008f20:	e7f8      	b.n	8008f14 <osKernelStart+0x30>
      stat = osError;
 8008f22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  return (stat);
 8008f26:	e7f5      	b.n	8008f14 <osKernelStart+0x30>
 8008f28:	200007c0 	.word	0x200007c0

08008f2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f2e:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008f30:	2400      	movs	r4, #0
 8008f32:	9405      	str	r4, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f34:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008f38:	2c00      	cmp	r4, #0
 8008f3a:	d138      	bne.n	8008fae <osThreadNew+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f40:	b913      	cbnz	r3, 8008f48 <osThreadNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008f42:	f3ef 8311 	mrs	r3, BASEPRI
 8008f46:	b11b      	cbz	r3, 8008f50 <osThreadNew+0x24>
 8008f48:	4b2d      	ldr	r3, [pc, #180]	; (8009000 <osThreadNew+0xd4>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b02      	cmp	r3, #2
 8008f4e:	d02e      	beq.n	8008fae <osThreadNew+0x82>
 8008f50:	b368      	cbz	r0, 8008fae <osThreadNew+0x82>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8008f52:	b322      	cbz	r2, 8008f9e <osThreadNew+0x72>
      if (attr->name != NULL) {
 8008f54:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8008f56:	6993      	ldr	r3, [r2, #24]
 8008f58:	b903      	cbnz	r3, 8008f5c <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 8008f5a:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f5c:	1e5c      	subs	r4, r3, #1
 8008f5e:	2c37      	cmp	r4, #55	; 0x37
 8008f60:	d849      	bhi.n	8008ff6 <osThreadNew+0xca>
 8008f62:	6854      	ldr	r4, [r2, #4]
 8008f64:	f014 0f01 	tst.w	r4, #1
 8008f68:	d147      	bne.n	8008ffa <osThreadNew+0xce>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8008f6a:	6956      	ldr	r6, [r2, #20]
 8008f6c:	b16e      	cbz	r6, 8008f8a <osThreadNew+0x5e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f6e:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f72:	6894      	ldr	r4, [r2, #8]
 8008f74:	b12c      	cbz	r4, 8008f82 <osThreadNew+0x56>
 8008f76:	68d7      	ldr	r7, [r2, #12]
 8008f78:	2f5b      	cmp	r7, #91	; 0x5b
 8008f7a:	d902      	bls.n	8008f82 <osThreadNew+0x56>
 8008f7c:	6917      	ldr	r7, [r2, #16]
 8008f7e:	b107      	cbz	r7, 8008f82 <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f80:	b9c6      	cbnz	r6, 8008fb4 <osThreadNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008f82:	b12c      	cbz	r4, 8008f90 <osThreadNew+0x64>
    mem  = -1;
 8008f84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008f88:	e00e      	b.n	8008fa8 <osThreadNew+0x7c>
    stack = configMINIMAL_STACK_SIZE;
 8008f8a:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8008f8e:	e7f0      	b.n	8008f72 <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008f90:	68d4      	ldr	r4, [r2, #12]
 8008f92:	b98c      	cbnz	r4, 8008fb8 <osThreadNew+0x8c>
 8008f94:	6914      	ldr	r4, [r2, #16]
 8008f96:	b194      	cbz	r4, 8008fbe <osThreadNew+0x92>
    mem  = -1;
 8008f98:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008f9c:	e004      	b.n	8008fa8 <osThreadNew+0x7c>
    name = NULL;
 8008f9e:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 8008fa0:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8008fa2:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 8008fa4:	f04f 0c80 	mov.w	ip, #128	; 0x80
    }

    if (mem == 1) {
 8008fa8:	2c01      	cmp	r4, #1
 8008faa:	d00a      	beq.n	8008fc2 <osThreadNew+0x96>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8008fac:	b1ac      	cbz	r4, 8008fda <osThreadNew+0xae>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008fae:	9805      	ldr	r0, [sp, #20]
}
 8008fb0:	b007      	add	sp, #28
 8008fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 8008fb4:	2401      	movs	r4, #1
 8008fb6:	e7f7      	b.n	8008fa8 <osThreadNew+0x7c>
    mem  = -1;
 8008fb8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008fbc:	e7f4      	b.n	8008fa8 <osThreadNew+0x7c>
          mem = 0;
 8008fbe:	2400      	movs	r4, #0
 8008fc0:	e7f2      	b.n	8008fa8 <osThreadNew+0x7c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fc2:	6914      	ldr	r4, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008fc4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fc6:	9202      	str	r2, [sp, #8]
 8008fc8:	9401      	str	r4, [sp, #4]
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	4662      	mov	r2, ip
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	f001 f939 	bl	800a248 <xTaskCreateStatic>
 8008fd6:	9005      	str	r0, [sp, #20]
 8008fd8:	e7e9      	b.n	8008fae <osThreadNew+0x82>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008fda:	aa05      	add	r2, sp, #20
 8008fdc:	9201      	str	r2, [sp, #4]
 8008fde:	9300      	str	r3, [sp, #0]
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	fa1f f28c 	uxth.w	r2, ip
 8008fe6:	4629      	mov	r1, r5
 8008fe8:	f001 f969 	bl	800a2be <xTaskCreate>
 8008fec:	2801      	cmp	r0, #1
 8008fee:	d0de      	beq.n	8008fae <osThreadNew+0x82>
          hTask = NULL;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	9305      	str	r3, [sp, #20]
 8008ff4:	e7db      	b.n	8008fae <osThreadNew+0x82>
        return (NULL);
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	e7da      	b.n	8008fb0 <osThreadNew+0x84>
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	e7d8      	b.n	8008fb0 <osThreadNew+0x84>
 8008ffe:	bf00      	nop
 8009000:	200007c0 	.word	0x200007c0

08009004 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009004:	b530      	push	{r4, r5, lr}
 8009006:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009008:	b1f0      	cbz	r0, 8009048 <osThreadFlagsSet+0x44>
 800900a:	4604      	mov	r4, r0
 800900c:	2900      	cmp	r1, #0
 800900e:	db1b      	blt.n	8009048 <osThreadFlagsSet+0x44>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 8009010:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009014:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009016:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 800901a:	b9db      	cbnz	r3, 8009054 <osThreadFlagsSet+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800901c:	f3ef 8310 	mrs	r3, PRIMASK
 8009020:	b913      	cbnz	r3, 8009028 <osThreadFlagsSet+0x24>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009022:	f3ef 8311 	mrs	r3, BASEPRI
 8009026:	b11b      	cbz	r3, 8009030 <osThreadFlagsSet+0x2c>
 8009028:	4b19      	ldr	r3, [pc, #100]	; (8009090 <osThreadFlagsSet+0x8c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b02      	cmp	r3, #2
 800902e:	d011      	beq.n	8009054 <osThreadFlagsSet+0x50>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);

      portYIELD_FROM_ISR (yield);
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8009030:	2300      	movs	r3, #0
 8009032:	2201      	movs	r2, #1
 8009034:	4620      	mov	r0, r4
 8009036:	f001 fd09 	bl	800aa4c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800903a:	ab03      	add	r3, sp, #12
 800903c:	2200      	movs	r2, #0
 800903e:	4611      	mov	r1, r2
 8009040:	4620      	mov	r0, r4
 8009042:	f001 fd03 	bl	800aa4c <xTaskGenericNotify>
 8009046:	e002      	b.n	800904e <osThreadFlagsSet+0x4a>
    rflags = (uint32_t)osErrorParameter;
 8009048:	f06f 0303 	mvn.w	r3, #3
 800904c:	9303      	str	r3, [sp, #12]
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 800904e:	9803      	ldr	r0, [sp, #12]
 8009050:	b005      	add	sp, #20
 8009052:	bd30      	pop	{r4, r5, pc}
      yield = pdFALSE;
 8009054:	2500      	movs	r5, #0
 8009056:	9502      	str	r5, [sp, #8]
      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009058:	ab02      	add	r3, sp, #8
 800905a:	9300      	str	r3, [sp, #0]
 800905c:	462b      	mov	r3, r5
 800905e:	2201      	movs	r2, #1
 8009060:	4620      	mov	r0, r4
 8009062:	f001 fd75 	bl	800ab50 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8009066:	9500      	str	r5, [sp, #0]
 8009068:	ab03      	add	r3, sp, #12
 800906a:	462a      	mov	r2, r5
 800906c:	4629      	mov	r1, r5
 800906e:	4620      	mov	r0, r4
 8009070:	f001 fd6e 	bl	800ab50 <xTaskGenericNotifyFromISR>
      portYIELD_FROM_ISR (yield);
 8009074:	9b02      	ldr	r3, [sp, #8]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d0e9      	beq.n	800904e <osThreadFlagsSet+0x4a>
 800907a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800907e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009082:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009086:	f3bf 8f4f 	dsb	sy
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	e7de      	b.n	800904e <osThreadFlagsSet+0x4a>
 8009090:	200007c0 	.word	0x200007c0

08009094 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009098:	b085      	sub	sp, #20
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800909a:	f3ef 8305 	mrs	r3, IPSR
 800909e:	9301      	str	r3, [sp, #4]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d14c      	bne.n	800913e <osThreadFlagsWait+0xaa>
 80090a4:	4681      	mov	r9, r0
 80090a6:	468a      	mov	sl, r1
 80090a8:	4617      	mov	r7, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090aa:	f3ef 8310 	mrs	r3, PRIMASK
 80090ae:	b913      	cbnz	r3, 80090b6 <osThreadFlagsWait+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80090b0:	f3ef 8311 	mrs	r3, BASEPRI
 80090b4:	b11b      	cbz	r3, 80090be <osThreadFlagsWait+0x2a>
 80090b6:	4b29      	ldr	r3, [pc, #164]	; (800915c <osThreadFlagsWait+0xc8>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b02      	cmp	r3, #2
 80090bc:	d045      	beq.n	800914a <osThreadFlagsWait+0xb6>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80090be:	f1b9 0f00 	cmp.w	r9, #0
 80090c2:	db45      	blt.n	8009150 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80090c4:	f01a 0f02 	tst.w	sl, #2
 80090c8:	d007      	beq.n	80090da <osThreadFlagsWait+0x46>
      clear = 0U;
 80090ca:	f8dd 8004 	ldr.w	r8, [sp, #4]
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 80090ce:	f001 f981 	bl	800a3d4 <xTaskGetTickCount>
 80090d2:	4683      	mov	fp, r0
    tout   = timeout;
 80090d4:	463e      	mov	r6, r7
    rflags = 0U;
 80090d6:	9d01      	ldr	r5, [sp, #4]
 80090d8:	e023      	b.n	8009122 <osThreadFlagsWait+0x8e>
      clear = flags;
 80090da:	46c8      	mov	r8, r9
 80090dc:	e7f7      	b.n	80090ce <osThreadFlagsWait+0x3a>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 80090de:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 80090e2:	9b03      	ldr	r3, [sp, #12]
 80090e4:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80090e6:	f01a 0f01 	tst.w	sl, #1
 80090ea:	d00d      	beq.n	8009108 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 80090ec:	ea39 0305 	bics.w	r3, r9, r5
 80090f0:	d027      	beq.n	8009142 <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 80090f2:	b387      	cbz	r7, 8009156 <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80090f4:	f001 f96e 	bl	800a3d4 <xTaskGetTickCount>
 80090f8:	eba0 030b 	sub.w	r3, r0, fp

        if (td > tout) {
 80090fc:	429e      	cmp	r6, r3
 80090fe:	d30b      	bcc.n	8009118 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 8009100:	ebab 0000 	sub.w	r0, fp, r0
 8009104:	4406      	add	r6, r0
 8009106:	e00b      	b.n	8009120 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 8009108:	ea19 0f05 	tst.w	r9, r5
 800910c:	d119      	bne.n	8009142 <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 800910e:	2f00      	cmp	r7, #0
 8009110:	d1f0      	bne.n	80090f4 <osThreadFlagsWait+0x60>
              rflags = (uint32_t)osErrorResource;
 8009112:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 8009116:	e014      	b.n	8009142 <osThreadFlagsWait+0xae>
          tout  = 0;
 8009118:	9e01      	ldr	r6, [sp, #4]
 800911a:	e001      	b.n	8009120 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 800911c:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 8009120:	b17c      	cbz	r4, 8009142 <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009122:	4633      	mov	r3, r6
 8009124:	aa03      	add	r2, sp, #12
 8009126:	4641      	mov	r1, r8
 8009128:	2000      	movs	r0, #0
 800912a:	f001 fc43 	bl	800a9b4 <xTaskNotifyWait>
 800912e:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8009130:	2801      	cmp	r0, #1
 8009132:	d0d4      	beq.n	80090de <osThreadFlagsWait+0x4a>
        if (timeout == 0) {
 8009134:	2f00      	cmp	r7, #0
 8009136:	d1f1      	bne.n	800911c <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8009138:	f06f 0502 	mvn.w	r5, #2
 800913c:	e7f0      	b.n	8009120 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 800913e:	f06f 0505 	mvn.w	r5, #5
}
 8009142:	4628      	mov	r0, r5
 8009144:	b005      	add	sp, #20
 8009146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 800914a:	f06f 0505 	mvn.w	r5, #5
 800914e:	e7f8      	b.n	8009142 <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 8009150:	f06f 0503 	mvn.w	r5, #3
 8009154:	e7f5      	b.n	8009142 <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 8009156:	f06f 0502 	mvn.w	r5, #2
 800915a:	e7f2      	b.n	8009142 <osThreadFlagsWait+0xae>
 800915c:	200007c0 	.word	0x200007c0

08009160 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009160:	4b03      	ldr	r3, [pc, #12]	; (8009170 <vApplicationGetIdleTaskMemory+0x10>)
 8009162:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009164:	4b03      	ldr	r3, [pc, #12]	; (8009174 <vApplicationGetIdleTaskMemory+0x14>)
 8009166:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009168:	2380      	movs	r3, #128	; 0x80
 800916a:	6013      	str	r3, [r2, #0]
}
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	20000764 	.word	0x20000764
 8009174:	20000564 	.word	0x20000564

08009178 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009178:	4b03      	ldr	r3, [pc, #12]	; (8009188 <vApplicationGetTimerTaskMemory+0x10>)
 800917a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800917c:	4b03      	ldr	r3, [pc, #12]	; (800918c <vApplicationGetTimerTaskMemory+0x14>)
 800917e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009180:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009184:	6013      	str	r3, [r2, #0]
}
 8009186:	4770      	bx	lr
 8009188:	20000bc4 	.word	0x20000bc4
 800918c:	200007c4 	.word	0x200007c4

08009190 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009190:	4a12      	ldr	r2, [pc, #72]	; (80091dc <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009192:	f012 0f07 	tst.w	r2, #7
 8009196:	d01e      	beq.n	80091d6 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009198:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800919a:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800919e:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
 80091a2:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091a4:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091a6:	480e      	ldr	r0, [pc, #56]	; (80091e0 <prvHeapInit+0x50>)
 80091a8:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091aa:	2100      	movs	r1, #0
 80091ac:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091ae:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80091b0:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091b2:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80091b6:	480b      	ldr	r0, [pc, #44]	; (80091e4 <prvHeapInit+0x54>)
 80091b8:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80091ba:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091bc:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091be:	1a99      	subs	r1, r3, r2
 80091c0:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091c2:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091c4:	4b08      	ldr	r3, [pc, #32]	; (80091e8 <prvHeapInit+0x58>)
 80091c6:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091c8:	4b08      	ldr	r3, [pc, #32]	; (80091ec <prvHeapInit+0x5c>)
 80091ca:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091cc:	4b08      	ldr	r3, [pc, #32]	; (80091f0 <prvHeapInit+0x60>)
 80091ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80091d2:	601a      	str	r2, [r3, #0]
}
 80091d4:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80091d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091da:	e7e4      	b.n	80091a6 <prvHeapInit+0x16>
 80091dc:	20000c24 	.word	0x20000c24
 80091e0:	20002c30 	.word	0x20002c30
 80091e4:	20000c20 	.word	0x20000c20
 80091e8:	20002c2c 	.word	0x20002c2c
 80091ec:	20002c28 	.word	0x20002c28
 80091f0:	20002c24 	.word	0x20002c24

080091f4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091f4:	4b15      	ldr	r3, [pc, #84]	; (800924c <prvInsertBlockIntoFreeList+0x58>)
 80091f6:	461a      	mov	r2, r3
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4283      	cmp	r3, r0
 80091fc:	d3fb      	bcc.n	80091f6 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091fe:	6851      	ldr	r1, [r2, #4]
 8009200:	eb02 0c01 	add.w	ip, r2, r1
 8009204:	4584      	cmp	ip, r0
 8009206:	d009      	beq.n	800921c <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009208:	6841      	ldr	r1, [r0, #4]
 800920a:	eb00 0c01 	add.w	ip, r0, r1
 800920e:	4563      	cmp	r3, ip
 8009210:	d009      	beq.n	8009226 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009212:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009214:	4290      	cmp	r0, r2
 8009216:	d018      	beq.n	800924a <prvInsertBlockIntoFreeList+0x56>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009218:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800921a:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800921c:	6840      	ldr	r0, [r0, #4]
 800921e:	4401      	add	r1, r0
 8009220:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8009222:	4610      	mov	r0, r2
 8009224:	e7f0      	b.n	8009208 <prvInsertBlockIntoFreeList+0x14>
{
 8009226:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009228:	4c09      	ldr	r4, [pc, #36]	; (8009250 <prvInsertBlockIntoFreeList+0x5c>)
 800922a:	6824      	ldr	r4, [r4, #0]
 800922c:	42a3      	cmp	r3, r4
 800922e:	d00a      	beq.n	8009246 <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	4419      	add	r1, r3
 8009234:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009236:	6813      	ldr	r3, [r2, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 800923c:	4290      	cmp	r0, r2
 800923e:	d000      	beq.n	8009242 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009240:	6010      	str	r0, [r2, #0]
	}
}
 8009242:	bc10      	pop	{r4}
 8009244:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009246:	6004      	str	r4, [r0, #0]
 8009248:	e7f8      	b.n	800923c <prvInsertBlockIntoFreeList+0x48>
 800924a:	4770      	bx	lr
 800924c:	20002c30 	.word	0x20002c30
 8009250:	20000c20 	.word	0x20000c20

08009254 <pvPortMalloc>:
{
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	4605      	mov	r5, r0
	vTaskSuspendAll();
 8009258:	f001 f8b4 	bl	800a3c4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800925c:	4b34      	ldr	r3, [pc, #208]	; (8009330 <pvPortMalloc+0xdc>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	b1a3      	cbz	r3, 800928c <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009262:	4b34      	ldr	r3, [pc, #208]	; (8009334 <pvPortMalloc+0xe0>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	421d      	tst	r5, r3
 8009268:	d14a      	bne.n	8009300 <pvPortMalloc+0xac>
			if( xWantedSize > 0 )
 800926a:	b135      	cbz	r5, 800927a <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 800926c:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800926e:	f015 0f07 	tst.w	r5, #7
 8009272:	d002      	beq.n	800927a <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009274:	f025 0507 	bic.w	r5, r5, #7
 8009278:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800927a:	2d00      	cmp	r5, #0
 800927c:	d042      	beq.n	8009304 <pvPortMalloc+0xb0>
 800927e:	4b2e      	ldr	r3, [pc, #184]	; (8009338 <pvPortMalloc+0xe4>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	42ab      	cmp	r3, r5
 8009284:	d34d      	bcc.n	8009322 <pvPortMalloc+0xce>
				pxBlock = xStart.pxNextFreeBlock;
 8009286:	4a2d      	ldr	r2, [pc, #180]	; (800933c <pvPortMalloc+0xe8>)
 8009288:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800928a:	e004      	b.n	8009296 <pvPortMalloc+0x42>
			prvHeapInit();
 800928c:	f7ff ff80 	bl	8009190 <prvHeapInit>
 8009290:	e7e7      	b.n	8009262 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 8009292:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8009294:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009296:	6863      	ldr	r3, [r4, #4]
 8009298:	42ab      	cmp	r3, r5
 800929a:	d202      	bcs.n	80092a2 <pvPortMalloc+0x4e>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1f7      	bne.n	8009292 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 80092a2:	4b23      	ldr	r3, [pc, #140]	; (8009330 <pvPortMalloc+0xdc>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	42a3      	cmp	r3, r4
 80092a8:	d03d      	beq.n	8009326 <pvPortMalloc+0xd2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80092aa:	6816      	ldr	r6, [r2, #0]
 80092ac:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80092b2:	6863      	ldr	r3, [r4, #4]
 80092b4:	1b5b      	subs	r3, r3, r5
 80092b6:	2b10      	cmp	r3, #16
 80092b8:	d910      	bls.n	80092dc <pvPortMalloc+0x88>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80092ba:	1960      	adds	r0, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092bc:	f010 0f07 	tst.w	r0, #7
 80092c0:	d008      	beq.n	80092d4 <pvPortMalloc+0x80>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80092c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c6:	f383 8811 	msr	BASEPRI, r3
 80092ca:	f3bf 8f6f 	isb	sy
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	e7fe      	b.n	80092d2 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80092d4:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80092d6:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80092d8:	f7ff ff8c 	bl	80091f4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80092dc:	6862      	ldr	r2, [r4, #4]
 80092de:	4916      	ldr	r1, [pc, #88]	; (8009338 <pvPortMalloc+0xe4>)
 80092e0:	680b      	ldr	r3, [r1, #0]
 80092e2:	1a9b      	subs	r3, r3, r2
 80092e4:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80092e6:	4916      	ldr	r1, [pc, #88]	; (8009340 <pvPortMalloc+0xec>)
 80092e8:	6809      	ldr	r1, [r1, #0]
 80092ea:	428b      	cmp	r3, r1
 80092ec:	d201      	bcs.n	80092f2 <pvPortMalloc+0x9e>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80092ee:	4914      	ldr	r1, [pc, #80]	; (8009340 <pvPortMalloc+0xec>)
 80092f0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80092f2:	4b10      	ldr	r3, [pc, #64]	; (8009334 <pvPortMalloc+0xe0>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80092fa:	2300      	movs	r3, #0
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	e002      	b.n	8009306 <pvPortMalloc+0xb2>
void *pvReturn = NULL;
 8009300:	2600      	movs	r6, #0
 8009302:	e000      	b.n	8009306 <pvPortMalloc+0xb2>
 8009304:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 8009306:	f001 f911 	bl	800a52c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800930a:	f016 0f07 	tst.w	r6, #7
 800930e:	d00c      	beq.n	800932a <pvPortMalloc+0xd6>
 8009310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009314:	f383 8811 	msr	BASEPRI, r3
 8009318:	f3bf 8f6f 	isb	sy
 800931c:	f3bf 8f4f 	dsb	sy
 8009320:	e7fe      	b.n	8009320 <pvPortMalloc+0xcc>
void *pvReturn = NULL;
 8009322:	2600      	movs	r6, #0
 8009324:	e7ef      	b.n	8009306 <pvPortMalloc+0xb2>
 8009326:	2600      	movs	r6, #0
 8009328:	e7ed      	b.n	8009306 <pvPortMalloc+0xb2>
}
 800932a:	4630      	mov	r0, r6
 800932c:	bd70      	pop	{r4, r5, r6, pc}
 800932e:	bf00      	nop
 8009330:	20000c20 	.word	0x20000c20
 8009334:	20002c24 	.word	0x20002c24
 8009338:	20002c28 	.word	0x20002c28
 800933c:	20002c30 	.word	0x20002c30
 8009340:	20002c2c 	.word	0x20002c2c

08009344 <vPortFree>:
	if( pv != NULL )
 8009344:	b380      	cbz	r0, 80093a8 <vPortFree+0x64>
{
 8009346:	b538      	push	{r3, r4, r5, lr}
 8009348:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 800934a:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800934e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009352:	4a16      	ldr	r2, [pc, #88]	; (80093ac <vPortFree+0x68>)
 8009354:	6812      	ldr	r2, [r2, #0]
 8009356:	4213      	tst	r3, r2
 8009358:	d108      	bne.n	800936c <vPortFree+0x28>
 800935a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935e:	f383 8811 	msr	BASEPRI, r3
 8009362:	f3bf 8f6f 	isb	sy
 8009366:	f3bf 8f4f 	dsb	sy
 800936a:	e7fe      	b.n	800936a <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800936c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8009370:	b141      	cbz	r1, 8009384 <vPortFree+0x40>
 8009372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	e7fe      	b.n	8009382 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009384:	ea23 0302 	bic.w	r3, r3, r2
 8009388:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800938c:	f001 f81a 	bl	800a3c4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009390:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8009394:	4a06      	ldr	r2, [pc, #24]	; (80093b0 <vPortFree+0x6c>)
 8009396:	6813      	ldr	r3, [r2, #0]
 8009398:	440b      	add	r3, r1
 800939a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800939c:	4628      	mov	r0, r5
 800939e:	f7ff ff29 	bl	80091f4 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80093a2:	f001 f8c3 	bl	800a52c <xTaskResumeAll>
}
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	20002c24 	.word	0x20002c24
 80093b0:	20002c28 	.word	0x20002c28

080093b4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093b4:	f100 0308 	add.w	r3, r0, #8
 80093b8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80093ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093be:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093c0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093c2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80093c4:	2300      	movs	r3, #0
 80093c6:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80093c8:	4770      	bx	lr

080093ca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80093ca:	2300      	movs	r3, #0
 80093cc:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80093ce:	4770      	bx	lr

080093d0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80093d0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80093d2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80093d4:	689a      	ldr	r2, [r3, #8]
 80093d6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80093d8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80093da:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80093dc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80093de:	6803      	ldr	r3, [r0, #0]
 80093e0:	3301      	adds	r3, #1
 80093e2:	6003      	str	r3, [r0, #0]
}
 80093e4:	4770      	bx	lr

080093e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093e6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80093e8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80093ea:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80093ee:	d011      	beq.n	8009414 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80093f0:	f100 0308 	add.w	r3, r0, #8
 80093f4:	461c      	mov	r4, r3
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	42aa      	cmp	r2, r5
 80093fc:	d9fa      	bls.n	80093f4 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80093fe:	6863      	ldr	r3, [r4, #4]
 8009400:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009402:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009404:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8009406:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009408:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800940a:	6803      	ldr	r3, [r0, #0]
 800940c:	3301      	adds	r3, #1
 800940e:	6003      	str	r3, [r0, #0]
}
 8009410:	bc30      	pop	{r4, r5}
 8009412:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8009414:	6904      	ldr	r4, [r0, #16]
 8009416:	e7f2      	b.n	80093fe <vListInsert+0x18>

08009418 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009418:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800941a:	6841      	ldr	r1, [r0, #4]
 800941c:	6882      	ldr	r2, [r0, #8]
 800941e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009420:	6841      	ldr	r1, [r0, #4]
 8009422:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	4282      	cmp	r2, r0
 8009428:	d006      	beq.n	8009438 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800942a:	2200      	movs	r2, #0
 800942c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	3a01      	subs	r2, #1
 8009432:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009434:	6818      	ldr	r0, [r3, #0]
}
 8009436:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009438:	6882      	ldr	r2, [r0, #8]
 800943a:	605a      	str	r2, [r3, #4]
 800943c:	e7f5      	b.n	800942a <uxListRemove+0x12>
	...

08009440 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009440:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8009442:	2300      	movs	r3, #0
 8009444:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009446:	4b0d      	ldr	r3, [pc, #52]	; (800947c <prvTaskExitError+0x3c>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800944e:	d008      	beq.n	8009462 <prvTaskExitError+0x22>
 8009450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009454:	f383 8811 	msr	BASEPRI, r3
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	f3bf 8f4f 	dsb	sy
 8009460:	e7fe      	b.n	8009460 <prvTaskExitError+0x20>
 8009462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009472:	9b01      	ldr	r3, [sp, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d0fc      	beq.n	8009472 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009478:	b002      	add	sp, #8
 800947a:	4770      	bx	lr
 800947c:	2000007c 	.word	0x2000007c

08009480 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009480:	4806      	ldr	r0, [pc, #24]	; (800949c <prvPortStartFirstTask+0x1c>)
 8009482:	6800      	ldr	r0, [r0, #0]
 8009484:	6800      	ldr	r0, [r0, #0]
 8009486:	f380 8808 	msr	MSP, r0
 800948a:	b662      	cpsie	i
 800948c:	b661      	cpsie	f
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	f3bf 8f6f 	isb	sy
 8009496:	df00      	svc	0
 8009498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800949a:	0000      	.short	0x0000
 800949c:	e000ed08 	.word	0xe000ed08

080094a0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094a4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094a8:	f021 0101 	bic.w	r1, r1, #1
 80094ac:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094b0:	4b03      	ldr	r3, [pc, #12]	; (80094c0 <pxPortInitialiseStack+0x20>)
 80094b2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094b6:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80094ba:	3840      	subs	r0, #64	; 0x40
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	08009441 	.word	0x08009441
	...

080094d0 <SVC_Handler>:
	__asm volatile (
 80094d0:	4b07      	ldr	r3, [pc, #28]	; (80094f0 <pxCurrentTCBConst2>)
 80094d2:	6819      	ldr	r1, [r3, #0]
 80094d4:	6808      	ldr	r0, [r1, #0]
 80094d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80094da:	f380 8809 	msr	PSP, r0
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f04f 0000 	mov.w	r0, #0
 80094e6:	f380 8811 	msr	BASEPRI, r0
 80094ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80094ee:	4770      	bx	lr

080094f0 <pxCurrentTCBConst2>:
 80094f0:	20002c8c 	.word	0x20002c8c

080094f4 <vPortEnterCritical>:
 80094f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009504:	4a0b      	ldr	r2, [pc, #44]	; (8009534 <vPortEnterCritical+0x40>)
 8009506:	6813      	ldr	r3, [r2, #0]
 8009508:	3301      	adds	r3, #1
 800950a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800950c:	2b01      	cmp	r3, #1
 800950e:	d000      	beq.n	8009512 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8009510:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009512:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009516:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 800951a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800951e:	d0f7      	beq.n	8009510 <vPortEnterCritical+0x1c>
 8009520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009524:	f383 8811 	msr	BASEPRI, r3
 8009528:	f3bf 8f6f 	isb	sy
 800952c:	f3bf 8f4f 	dsb	sy
 8009530:	e7fe      	b.n	8009530 <vPortEnterCritical+0x3c>
 8009532:	bf00      	nop
 8009534:	2000007c 	.word	0x2000007c

08009538 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8009538:	4b09      	ldr	r3, [pc, #36]	; (8009560 <vPortExitCritical+0x28>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	b943      	cbnz	r3, 8009550 <vPortExitCritical+0x18>
 800953e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009542:	f383 8811 	msr	BASEPRI, r3
 8009546:	f3bf 8f6f 	isb	sy
 800954a:	f3bf 8f4f 	dsb	sy
 800954e:	e7fe      	b.n	800954e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009550:	3b01      	subs	r3, #1
 8009552:	4a03      	ldr	r2, [pc, #12]	; (8009560 <vPortExitCritical+0x28>)
 8009554:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009556:	b90b      	cbnz	r3, 800955c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009558:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	2000007c 	.word	0x2000007c
	...

08009570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009570:	f3ef 8009 	mrs	r0, PSP
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	4b0d      	ldr	r3, [pc, #52]	; (80095b0 <pxCurrentTCBConst>)
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009580:	6010      	str	r0, [r2, #0]
 8009582:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009586:	f04f 0050 	mov.w	r0, #80	; 0x50
 800958a:	f380 8811 	msr	BASEPRI, r0
 800958e:	f001 f881 	bl	800a694 <vTaskSwitchContext>
 8009592:	f04f 0000 	mov.w	r0, #0
 8009596:	f380 8811 	msr	BASEPRI, r0
 800959a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800959e:	6819      	ldr	r1, [r3, #0]
 80095a0:	6808      	ldr	r0, [r1, #0]
 80095a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80095a6:	f380 8809 	msr	PSP, r0
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	4770      	bx	lr

080095b0 <pxCurrentTCBConst>:
 80095b0:	20002c8c 	.word	0x20002c8c

080095b4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80095b4:	b508      	push	{r3, lr}
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80095c6:	f000 ff25 	bl	800a414 <xTaskIncrementTick>
 80095ca:	b128      	cbz	r0, 80095d8 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80095cc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80095d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 80095d8:	2300      	movs	r3, #0
 80095da:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80095de:	bd08      	pop	{r3, pc}

080095e0 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80095e0:	b510      	push	{r4, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	9001      	str	r0, [sp, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80095e6:	4b46      	ldr	r3, [pc, #280]	; (8009700 <vPortSuppressTicksAndSleep+0x120>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4298      	cmp	r0, r3
 80095ec:	d900      	bls.n	80095f0 <vPortSuppressTicksAndSleep+0x10>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80095ee:	9301      	str	r3, [sp, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80095f0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80095f4:	691a      	ldr	r2, [r3, #16]
 80095f6:	f022 0201 	bic.w	r2, r2, #1
 80095fa:	611a      	str	r2, [r3, #16]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80095fc:	699c      	ldr	r4, [r3, #24]
 80095fe:	9b01      	ldr	r3, [sp, #4]
 8009600:	3b01      	subs	r3, #1
 8009602:	4a40      	ldr	r2, [pc, #256]	; (8009704 <vPortSuppressTicksAndSleep+0x124>)
 8009604:	6812      	ldr	r2, [r2, #0]
 8009606:	fb02 4403 	mla	r4, r2, r3, r4
		if( ulReloadValue > ulStoppedTimerCompensation )
 800960a:	4b3f      	ldr	r3, [pc, #252]	; (8009708 <vPortSuppressTicksAndSleep+0x128>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	42a3      	cmp	r3, r4
 8009610:	d200      	bcs.n	8009614 <vPortSuppressTicksAndSleep+0x34>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 8009612:	1ae4      	subs	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 8009614:	b672      	cpsid	i
		__asm volatile( "dsb" );
 8009616:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800961a:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800961e:	f001 f953 	bl	800a8c8 <eTaskConfirmSleepModeStatus>
 8009622:	b970      	cbnz	r0, 8009642 <vPortSuppressTicksAndSleep+0x62>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8009624:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009628:	699a      	ldr	r2, [r3, #24]
 800962a:	615a      	str	r2, [r3, #20]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800962c:	691a      	ldr	r2, [r3, #16]
 800962e:	f042 0201 	orr.w	r2, r2, #1
 8009632:	611a      	str	r2, [r3, #16]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8009634:	4a33      	ldr	r2, [pc, #204]	; (8009704 <vPortSuppressTicksAndSleep+0x124>)
 8009636:	6812      	ldr	r2, [r2, #0]
 8009638:	3a01      	subs	r2, #1
 800963a:	615a      	str	r2, [r3, #20]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800963c:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800963e:	b004      	add	sp, #16
 8009640:	bd10      	pop	{r4, pc}
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8009642:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009646:	615c      	str	r4, [r3, #20]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009648:	2200      	movs	r2, #0
 800964a:	619a      	str	r2, [r3, #24]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800964c:	691a      	ldr	r2, [r3, #16]
 800964e:	f042 0201 	orr.w	r2, r2, #1
 8009652:	611a      	str	r2, [r3, #16]
			xModifiableIdleTime = xExpectedIdleTime;
 8009654:	9b01      	ldr	r3, [sp, #4]
 8009656:	9303      	str	r3, [sp, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8009658:	a803      	add	r0, sp, #12
 800965a:	f7f7 fd6d 	bl	8001138 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800965e:	9b03      	ldr	r3, [sp, #12]
 8009660:	b123      	cbz	r3, 800966c <vPortSuppressTicksAndSleep+0x8c>
				__asm volatile( "dsb" ::: "memory" );
 8009662:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8009666:	bf30      	wfi
				__asm volatile( "isb" );
 8009668:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800966c:	a801      	add	r0, sp, #4
 800966e:	f7f7 fd83 	bl	8001178 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 8009672:	b662      	cpsie	i
			__asm volatile( "dsb" );
 8009674:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8009678:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800967c:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800967e:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8009682:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 8009686:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800968a:	2206      	movs	r2, #6
 800968c:	611a      	str	r2, [r3, #16]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800968e:	691b      	ldr	r3, [r3, #16]
 8009690:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009694:	d023      	beq.n	80096de <vPortSuppressTicksAndSleep+0xfe>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8009696:	4b1b      	ldr	r3, [pc, #108]	; (8009704 <vPortSuppressTicksAndSleep+0x124>)
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800969e:	699b      	ldr	r3, [r3, #24]
 80096a0:	1b1b      	subs	r3, r3, r4
 80096a2:	4413      	add	r3, r2
 80096a4:	3b01      	subs	r3, #1
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 80096a6:	4918      	ldr	r1, [pc, #96]	; (8009708 <vPortSuppressTicksAndSleep+0x128>)
 80096a8:	6809      	ldr	r1, [r1, #0]
 80096aa:	4299      	cmp	r1, r3
 80096ac:	d801      	bhi.n	80096b2 <vPortSuppressTicksAndSleep+0xd2>
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d200      	bcs.n	80096b4 <vPortSuppressTicksAndSleep+0xd4>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 80096b2:	1e53      	subs	r3, r2, #1
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 80096b4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80096b8:	6153      	str	r3, [r2, #20]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 80096ba:	9801      	ldr	r0, [sp, #4]
 80096bc:	3801      	subs	r0, #1
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80096be:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 80096c2:	2300      	movs	r3, #0
 80096c4:	61a3      	str	r3, [r4, #24]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80096c6:	6923      	ldr	r3, [r4, #16]
 80096c8:	f043 0301 	orr.w	r3, r3, #1
 80096cc:	6123      	str	r3, [r4, #16]
			vTaskStepTick( ulCompleteTickPeriods );
 80096ce:	f000 fe87 	bl	800a3e0 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80096d2:	4b0c      	ldr	r3, [pc, #48]	; (8009704 <vPortSuppressTicksAndSleep+0x124>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3b01      	subs	r3, #1
 80096d8:	6163      	str	r3, [r4, #20]
			__asm volatile( "cpsie i" ::: "memory" );
 80096da:	b662      	cpsie	i
	}
 80096dc:	e7af      	b.n	800963e <vPortSuppressTicksAndSleep+0x5e>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80096de:	4b09      	ldr	r3, [pc, #36]	; (8009704 <vPortSuppressTicksAndSleep+0x124>)
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	9901      	ldr	r1, [sp, #4]
 80096e4:	fb02 f101 	mul.w	r1, r2, r1
 80096e8:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 80096ec:	69a3      	ldr	r3, [r4, #24]
 80096ee:	1ac8      	subs	r0, r1, r3
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 80096f0:	fbb0 f0f2 	udiv	r0, r0, r2
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 80096f4:	fb00 2202 	mla	r2, r0, r2, r2
 80096f8:	1a5b      	subs	r3, r3, r1
 80096fa:	4413      	add	r3, r2
 80096fc:	6163      	str	r3, [r4, #20]
 80096fe:	e7de      	b.n	80096be <vPortSuppressTicksAndSleep+0xde>
 8009700:	20002c48 	.word	0x20002c48
 8009704:	20002c44 	.word	0x20002c44
 8009708:	20002c40 	.word	0x20002c40

0800970c <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800970c:	480f      	ldr	r0, [pc, #60]	; (800974c <vPortSetupTimerInterrupt+0x40>)
 800970e:	6803      	ldr	r3, [r0, #0]
 8009710:	490f      	ldr	r1, [pc, #60]	; (8009750 <vPortSetupTimerInterrupt+0x44>)
 8009712:	fba1 2303 	umull	r2, r3, r1, r3
 8009716:	099b      	lsrs	r3, r3, #6
 8009718:	4a0e      	ldr	r2, [pc, #56]	; (8009754 <vPortSetupTimerInterrupt+0x48>)
 800971a:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800971c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8009720:	fbb2 f3f3 	udiv	r3, r2, r3
 8009724:	4a0c      	ldr	r2, [pc, #48]	; (8009758 <vPortSetupTimerInterrupt+0x4c>)
 8009726:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8009728:	4b0c      	ldr	r3, [pc, #48]	; (800975c <vPortSetupTimerInterrupt+0x50>)
 800972a:	222d      	movs	r2, #45	; 0x2d
 800972c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800972e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8009732:	2300      	movs	r3, #0
 8009734:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009736:	6193      	str	r3, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009738:	6803      	ldr	r3, [r0, #0]
 800973a:	fba1 1303 	umull	r1, r3, r1, r3
 800973e:	099b      	lsrs	r3, r3, #6
 8009740:	3b01      	subs	r3, #1
 8009742:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009744:	2307      	movs	r3, #7
 8009746:	6113      	str	r3, [r2, #16]
}
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	20000074 	.word	0x20000074
 8009750:	10624dd3 	.word	0x10624dd3
 8009754:	20002c44 	.word	0x20002c44
 8009758:	20002c48 	.word	0x20002c48
 800975c:	20002c40 	.word	0x20002c40

08009760 <xPortStartScheduler>:
{
 8009760:	b510      	push	{r4, lr}
 8009762:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009764:	4b2a      	ldr	r3, [pc, #168]	; (8009810 <xPortStartScheduler+0xb0>)
 8009766:	781a      	ldrb	r2, [r3, #0]
 8009768:	b2d2      	uxtb	r2, r2
 800976a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800976c:	22ff      	movs	r2, #255	; 0xff
 800976e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	b2db      	uxtb	r3, r3
 8009774:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009778:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800977c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009780:	4a24      	ldr	r2, [pc, #144]	; (8009814 <xPortStartScheduler+0xb4>)
 8009782:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009784:	4b24      	ldr	r3, [pc, #144]	; (8009818 <xPortStartScheduler+0xb8>)
 8009786:	2207      	movs	r2, #7
 8009788:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800978a:	e009      	b.n	80097a0 <xPortStartScheduler+0x40>
			ulMaxPRIGROUPValue--;
 800978c:	4a22      	ldr	r2, [pc, #136]	; (8009818 <xPortStartScheduler+0xb8>)
 800978e:	6813      	ldr	r3, [r2, #0]
 8009790:	3b01      	subs	r3, #1
 8009792:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009794:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009798:	005b      	lsls	r3, r3, #1
 800979a:	b2db      	uxtb	r3, r3
 800979c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097a0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80097a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80097a8:	d1f0      	bne.n	800978c <xPortStartScheduler+0x2c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80097aa:	4b1b      	ldr	r3, [pc, #108]	; (8009818 <xPortStartScheduler+0xb8>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	d008      	beq.n	80097c4 <xPortStartScheduler+0x64>
	__asm volatile
 80097b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b6:	f383 8811 	msr	BASEPRI, r3
 80097ba:	f3bf 8f6f 	isb	sy
 80097be:	f3bf 8f4f 	dsb	sy
 80097c2:	e7fe      	b.n	80097c2 <xPortStartScheduler+0x62>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80097c4:	021b      	lsls	r3, r3, #8
 80097c6:	4a14      	ldr	r2, [pc, #80]	; (8009818 <xPortStartScheduler+0xb8>)
 80097c8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80097ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097ce:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80097d0:	9b01      	ldr	r3, [sp, #4]
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	4a0e      	ldr	r2, [pc, #56]	; (8009810 <xPortStartScheduler+0xb0>)
 80097d6:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80097d8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80097dc:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 80097e0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80097e4:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80097e8:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 80097ec:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80097f0:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 80097f4:	f7ff ff8a 	bl	800970c <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80097f8:	2400      	movs	r4, #0
 80097fa:	4b08      	ldr	r3, [pc, #32]	; (800981c <xPortStartScheduler+0xbc>)
 80097fc:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 80097fe:	f7ff fe3f 	bl	8009480 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009802:	f000 ff47 	bl	800a694 <vTaskSwitchContext>
	prvTaskExitError();
 8009806:	f7ff fe1b 	bl	8009440 <prvTaskExitError>
}
 800980a:	4620      	mov	r0, r4
 800980c:	b002      	add	sp, #8
 800980e:	bd10      	pop	{r4, pc}
 8009810:	e000e400 	.word	0xe000e400
 8009814:	20002c38 	.word	0x20002c38
 8009818:	20002c3c 	.word	0x20002c3c
 800981c:	2000007c 	.word	0x2000007c

08009820 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009820:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009824:	2b0f      	cmp	r3, #15
 8009826:	d90f      	bls.n	8009848 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009828:	4a11      	ldr	r2, [pc, #68]	; (8009870 <vPortValidateInterruptPriority+0x50>)
 800982a:	5c9b      	ldrb	r3, [r3, r2]
 800982c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800982e:	4a11      	ldr	r2, [pc, #68]	; (8009874 <vPortValidateInterruptPriority+0x54>)
 8009830:	7812      	ldrb	r2, [r2, #0]
 8009832:	429a      	cmp	r2, r3
 8009834:	d908      	bls.n	8009848 <vPortValidateInterruptPriority+0x28>
 8009836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800983a:	f383 8811 	msr	BASEPRI, r3
 800983e:	f3bf 8f6f 	isb	sy
 8009842:	f3bf 8f4f 	dsb	sy
 8009846:	e7fe      	b.n	8009846 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009848:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800984c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8009850:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009854:	4a08      	ldr	r2, [pc, #32]	; (8009878 <vPortValidateInterruptPriority+0x58>)
 8009856:	6812      	ldr	r2, [r2, #0]
 8009858:	4293      	cmp	r3, r2
 800985a:	d908      	bls.n	800986e <vPortValidateInterruptPriority+0x4e>
 800985c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009860:	f383 8811 	msr	BASEPRI, r3
 8009864:	f3bf 8f6f 	isb	sy
 8009868:	f3bf 8f4f 	dsb	sy
 800986c:	e7fe      	b.n	800986c <vPortValidateInterruptPriority+0x4c>
	}
 800986e:	4770      	bx	lr
 8009870:	e000e3f0 	.word	0xe000e3f0
 8009874:	20002c38 	.word	0x20002c38
 8009878:	20002c3c 	.word	0x20002c3c

0800987c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800987c:	b510      	push	{r4, lr}
 800987e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009880:	f7ff fe38 	bl	80094f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009884:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009886:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009888:	429a      	cmp	r2, r3
 800988a:	d004      	beq.n	8009896 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800988c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800988e:	f7ff fe53 	bl	8009538 <vPortExitCritical>

	return xReturn;
}
 8009892:	4620      	mov	r0, r4
 8009894:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009896:	2401      	movs	r4, #1
 8009898:	e7f9      	b.n	800988e <prvIsQueueFull+0x12>

0800989a <prvIsQueueEmpty>:
{
 800989a:	b510      	push	{r4, lr}
 800989c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800989e:	f7ff fe29 	bl	80094f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80098a4:	b923      	cbnz	r3, 80098b0 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 80098a6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80098a8:	f7ff fe46 	bl	8009538 <vPortExitCritical>
}
 80098ac:	4620      	mov	r0, r4
 80098ae:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 80098b0:	2400      	movs	r4, #0
 80098b2:	e7f9      	b.n	80098a8 <prvIsQueueEmpty+0xe>

080098b4 <prvCopyDataToQueue>:
{
 80098b4:	b570      	push	{r4, r5, r6, lr}
 80098b6:	4604      	mov	r4, r0
 80098b8:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098ba:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80098bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80098be:	b95a      	cbnz	r2, 80098d8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098c0:	6803      	ldr	r3, [r0, #0]
 80098c2:	b11b      	cbz	r3, 80098cc <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80098c4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098c6:	3601      	adds	r6, #1
 80098c8:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80098ca:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80098cc:	6880      	ldr	r0, [r0, #8]
 80098ce:	f001 f829 	bl	800a924 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80098d2:	2300      	movs	r3, #0
 80098d4:	60a3      	str	r3, [r4, #8]
 80098d6:	e7f6      	b.n	80098c6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80098d8:	b96d      	cbnz	r5, 80098f6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80098da:	6840      	ldr	r0, [r0, #4]
 80098dc:	f00c fb96 	bl	801600c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80098e0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80098e2:	6863      	ldr	r3, [r4, #4]
 80098e4:	4413      	add	r3, r2
 80098e6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098e8:	68a2      	ldr	r2, [r4, #8]
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d319      	bcc.n	8009922 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80098ee:	6823      	ldr	r3, [r4, #0]
 80098f0:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80098f2:	4628      	mov	r0, r5
 80098f4:	e7e7      	b.n	80098c6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80098f6:	68c0      	ldr	r0, [r0, #12]
 80098f8:	f00c fb88 	bl	801600c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80098fc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80098fe:	4251      	negs	r1, r2
 8009900:	68e3      	ldr	r3, [r4, #12]
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009906:	6822      	ldr	r2, [r4, #0]
 8009908:	4293      	cmp	r3, r2
 800990a:	d202      	bcs.n	8009912 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800990c:	68a3      	ldr	r3, [r4, #8]
 800990e:	440b      	add	r3, r1
 8009910:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8009912:	2d02      	cmp	r5, #2
 8009914:	d001      	beq.n	800991a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8009916:	2000      	movs	r0, #0
 8009918:	e7d5      	b.n	80098c6 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800991a:	b126      	cbz	r6, 8009926 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800991c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800991e:	2000      	movs	r0, #0
 8009920:	e7d1      	b.n	80098c6 <prvCopyDataToQueue+0x12>
 8009922:	4628      	mov	r0, r5
 8009924:	e7cf      	b.n	80098c6 <prvCopyDataToQueue+0x12>
 8009926:	2000      	movs	r0, #0
 8009928:	e7cd      	b.n	80098c6 <prvCopyDataToQueue+0x12>

0800992a <prvCopyDataFromQueue>:
{
 800992a:	b508      	push	{r3, lr}
 800992c:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800992e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009930:	b162      	cbz	r2, 800994c <prvCopyDataFromQueue+0x22>
 8009932:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009934:	68d9      	ldr	r1, [r3, #12]
 8009936:	4411      	add	r1, r2
 8009938:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800993a:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800993e:	4561      	cmp	r1, ip
 8009940:	d301      	bcc.n	8009946 <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009942:	6819      	ldr	r1, [r3, #0]
 8009944:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009946:	68d9      	ldr	r1, [r3, #12]
 8009948:	f00c fb60 	bl	801600c <memcpy>
}
 800994c:	bd08      	pop	{r3, pc}

0800994e <prvUnlockQueue>:
{
 800994e:	b538      	push	{r3, r4, r5, lr}
 8009950:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8009952:	f7ff fdcf 	bl	80094f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009956:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 800995a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800995c:	e001      	b.n	8009962 <prvUnlockQueue+0x14>
			--cTxLock;
 800995e:	3c01      	subs	r4, #1
 8009960:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009962:	2c00      	cmp	r4, #0
 8009964:	dd0a      	ble.n	800997c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009966:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009968:	b143      	cbz	r3, 800997c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800996a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800996e:	f000 ff0f 	bl	800a790 <xTaskRemoveFromEventList>
 8009972:	2800      	cmp	r0, #0
 8009974:	d0f3      	beq.n	800995e <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8009976:	f000 ffa1 	bl	800a8bc <vTaskMissedYield>
 800997a:	e7f0      	b.n	800995e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800997c:	23ff      	movs	r3, #255	; 0xff
 800997e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009982:	f7ff fdd9 	bl	8009538 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009986:	f7ff fdb5 	bl	80094f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800998a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 800998e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009990:	e001      	b.n	8009996 <prvUnlockQueue+0x48>
				--cRxLock;
 8009992:	3c01      	subs	r4, #1
 8009994:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009996:	2c00      	cmp	r4, #0
 8009998:	dd0a      	ble.n	80099b0 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800999a:	692b      	ldr	r3, [r5, #16]
 800999c:	b143      	cbz	r3, 80099b0 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800999e:	f105 0010 	add.w	r0, r5, #16
 80099a2:	f000 fef5 	bl	800a790 <xTaskRemoveFromEventList>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d0f3      	beq.n	8009992 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 80099aa:	f000 ff87 	bl	800a8bc <vTaskMissedYield>
 80099ae:	e7f0      	b.n	8009992 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 80099b0:	23ff      	movs	r3, #255	; 0xff
 80099b2:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 80099b6:	f7ff fdbf 	bl	8009538 <vPortExitCritical>
}
 80099ba:	bd38      	pop	{r3, r4, r5, pc}

080099bc <xQueueGenericReset>:
{
 80099bc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80099be:	b1e0      	cbz	r0, 80099fa <xQueueGenericReset+0x3e>
 80099c0:	460d      	mov	r5, r1
 80099c2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80099c4:	f7ff fd96 	bl	80094f4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099c8:	6823      	ldr	r3, [r4, #0]
 80099ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80099cc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80099ce:	fb01 3002 	mla	r0, r1, r2, r3
 80099d2:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099d4:	2000      	movs	r0, #0
 80099d6:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80099d8:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099da:	3a01      	subs	r2, #1
 80099dc:	fb02 3301 	mla	r3, r2, r1, r3
 80099e0:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80099e2:	23ff      	movs	r3, #255	; 0xff
 80099e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80099e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80099ec:	b9fd      	cbnz	r5, 8009a2e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099ee:	6923      	ldr	r3, [r4, #16]
 80099f0:	b963      	cbnz	r3, 8009a0c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80099f2:	f7ff fda1 	bl	8009538 <vPortExitCritical>
}
 80099f6:	2001      	movs	r0, #1
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
 80099fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099fe:	f383 8811 	msr	BASEPRI, r3
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009a0a:	e7fe      	b.n	8009a0a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a0c:	f104 0010 	add.w	r0, r4, #16
 8009a10:	f000 febe 	bl	800a790 <xTaskRemoveFromEventList>
 8009a14:	2800      	cmp	r0, #0
 8009a16:	d0ec      	beq.n	80099f2 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8009a18:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a20:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	e7e1      	b.n	80099f2 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a2e:	f104 0010 	add.w	r0, r4, #16
 8009a32:	f7ff fcbf 	bl	80093b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a36:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009a3a:	f7ff fcbb 	bl	80093b4 <vListInitialise>
 8009a3e:	e7d8      	b.n	80099f2 <xQueueGenericReset+0x36>

08009a40 <prvInitialiseNewQueue>:
{
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	461d      	mov	r5, r3
 8009a44:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a46:	460b      	mov	r3, r1
 8009a48:	b949      	cbnz	r1, 8009a5e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a4a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8009a4c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a4e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a50:	2101      	movs	r1, #1
 8009a52:	4620      	mov	r0, r4
 8009a54:	f7ff ffb2 	bl	80099bc <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009a58:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8009a5c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a5e:	6022      	str	r2, [r4, #0]
 8009a60:	e7f4      	b.n	8009a4c <prvInitialiseNewQueue+0xc>

08009a62 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a62:	b940      	cbnz	r0, 8009a76 <xQueueGenericCreateStatic+0x14>
 8009a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a68:	f383 8811 	msr	BASEPRI, r3
 8009a6c:	f3bf 8f6f 	isb	sy
 8009a70:	f3bf 8f4f 	dsb	sy
 8009a74:	e7fe      	b.n	8009a74 <xQueueGenericCreateStatic+0x12>
	{
 8009a76:	b510      	push	{r4, lr}
 8009a78:	b084      	sub	sp, #16
 8009a7a:	461c      	mov	r4, r3
 8009a7c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 8009a7e:	b153      	cbz	r3, 8009a96 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009a80:	b192      	cbz	r2, 8009aa8 <xQueueGenericCreateStatic+0x46>
 8009a82:	b989      	cbnz	r1, 8009aa8 <xQueueGenericCreateStatic+0x46>
 8009a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a88:	f383 8811 	msr	BASEPRI, r3
 8009a8c:	f3bf 8f6f 	isb	sy
 8009a90:	f3bf 8f4f 	dsb	sy
 8009a94:	e7fe      	b.n	8009a94 <xQueueGenericCreateStatic+0x32>
 8009a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8009aa6:	e7fe      	b.n	8009aa6 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009aa8:	b16a      	cbz	r2, 8009ac6 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009aaa:	2350      	movs	r3, #80	; 0x50
 8009aac:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009aae:	9b03      	ldr	r3, [sp, #12]
 8009ab0:	2b50      	cmp	r3, #80	; 0x50
 8009ab2:	d013      	beq.n	8009adc <xQueueGenericCreateStatic+0x7a>
 8009ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab8:	f383 8811 	msr	BASEPRI, r3
 8009abc:	f3bf 8f6f 	isb	sy
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	e7fe      	b.n	8009ac4 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d0ef      	beq.n	8009aaa <xQueueGenericCreateStatic+0x48>
 8009aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ace:	f383 8811 	msr	BASEPRI, r3
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	f3bf 8f4f 	dsb	sy
 8009ada:	e7fe      	b.n	8009ada <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009adc:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ae4:	9400      	str	r4, [sp, #0]
 8009ae6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8009aea:	4660      	mov	r0, ip
 8009aec:	f7ff ffa8 	bl	8009a40 <prvInitialiseNewQueue>
	}
 8009af0:	4620      	mov	r0, r4
 8009af2:	b004      	add	sp, #16
 8009af4:	bd10      	pop	{r4, pc}

08009af6 <xQueueGenericSend>:
{
 8009af6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009af8:	b085      	sub	sp, #20
 8009afa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8009afc:	b188      	cbz	r0, 8009b22 <xQueueGenericSend+0x2c>
 8009afe:	460f      	mov	r7, r1
 8009b00:	461d      	mov	r5, r3
 8009b02:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b04:	b1b1      	cbz	r1, 8009b34 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b06:	2d02      	cmp	r5, #2
 8009b08:	d120      	bne.n	8009b4c <xQueueGenericSend+0x56>
 8009b0a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d01d      	beq.n	8009b4c <xQueueGenericSend+0x56>
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	e7fe      	b.n	8009b20 <xQueueGenericSend+0x2a>
 8009b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b26:	f383 8811 	msr	BASEPRI, r3
 8009b2a:	f3bf 8f6f 	isb	sy
 8009b2e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009b32:	e7fe      	b.n	8009b32 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b34:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d0e5      	beq.n	8009b06 <xQueueGenericSend+0x10>
 8009b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3e:	f383 8811 	msr	BASEPRI, r3
 8009b42:	f3bf 8f6f 	isb	sy
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	e7fe      	b.n	8009b4a <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b4c:	f000 feda 	bl	800a904 <xTaskGetSchedulerState>
 8009b50:	4606      	mov	r6, r0
 8009b52:	b958      	cbnz	r0, 8009b6c <xQueueGenericSend+0x76>
 8009b54:	9b01      	ldr	r3, [sp, #4]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d048      	beq.n	8009bec <xQueueGenericSend+0xf6>
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	e7fe      	b.n	8009b6a <xQueueGenericSend+0x74>
 8009b6c:	2600      	movs	r6, #0
 8009b6e:	e03d      	b.n	8009bec <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b70:	462a      	mov	r2, r5
 8009b72:	4639      	mov	r1, r7
 8009b74:	4620      	mov	r0, r4
 8009b76:	f7ff fe9d 	bl	80098b4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b7c:	b97b      	cbnz	r3, 8009b9e <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 8009b7e:	b148      	cbz	r0, 8009b94 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8009b80:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009b84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b88:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8009b94:	f7ff fcd0 	bl	8009538 <vPortExitCritical>
				return pdPASS;
 8009b98:	2001      	movs	r0, #1
}
 8009b9a:	b005      	add	sp, #20
 8009b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009ba2:	f000 fdf5 	bl	800a790 <xTaskRemoveFromEventList>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d0f4      	beq.n	8009b94 <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 8009baa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bb2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009bb6:	f3bf 8f4f 	dsb	sy
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	e7e9      	b.n	8009b94 <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 8009bc0:	f7ff fcba 	bl	8009538 <vPortExitCritical>
					return errQUEUE_FULL;
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	e7e8      	b.n	8009b9a <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009bc8:	a802      	add	r0, sp, #8
 8009bca:	f000 fe29 	bl	800a820 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009bce:	2601      	movs	r6, #1
 8009bd0:	e019      	b.n	8009c06 <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009bd8:	e021      	b.n	8009c1e <xQueueGenericSend+0x128>
 8009bda:	2300      	movs	r3, #0
 8009bdc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009be0:	e023      	b.n	8009c2a <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 8009be2:	4620      	mov	r0, r4
 8009be4:	f7ff feb3 	bl	800994e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009be8:	f000 fca0 	bl	800a52c <xTaskResumeAll>
		taskENTER_CRITICAL();
 8009bec:	f7ff fc82 	bl	80094f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009bf0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009bf2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d3bb      	bcc.n	8009b70 <xQueueGenericSend+0x7a>
 8009bf8:	2d02      	cmp	r5, #2
 8009bfa:	d0b9      	beq.n	8009b70 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d0de      	beq.n	8009bc0 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8009c02:	2e00      	cmp	r6, #0
 8009c04:	d0e0      	beq.n	8009bc8 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 8009c06:	f7ff fc97 	bl	8009538 <vPortExitCritical>
		vTaskSuspendAll();
 8009c0a:	f000 fbdb 	bl	800a3c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c0e:	f7ff fc71 	bl	80094f4 <vPortEnterCritical>
 8009c12:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8009c16:	b252      	sxtb	r2, r2
 8009c18:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009c1c:	d0d9      	beq.n	8009bd2 <xQueueGenericSend+0xdc>
 8009c1e:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8009c22:	b252      	sxtb	r2, r2
 8009c24:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009c28:	d0d7      	beq.n	8009bda <xQueueGenericSend+0xe4>
 8009c2a:	f7ff fc85 	bl	8009538 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c2e:	a901      	add	r1, sp, #4
 8009c30:	a802      	add	r0, sp, #8
 8009c32:	f000 fe01 	bl	800a838 <xTaskCheckForTimeOut>
 8009c36:	b9d8      	cbnz	r0, 8009c70 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f7ff fe1f 	bl	800987c <prvIsQueueFull>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d0cf      	beq.n	8009be2 <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c42:	9901      	ldr	r1, [sp, #4]
 8009c44:	f104 0010 	add.w	r0, r4, #16
 8009c48:	f000 fd6e 	bl	800a728 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f7ff fe7e 	bl	800994e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009c52:	f000 fc6b 	bl	800a52c <xTaskResumeAll>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d1c8      	bne.n	8009bec <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8009c5a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c62:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	e7bd      	b.n	8009bec <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8009c70:	4620      	mov	r0, r4
 8009c72:	f7ff fe6c 	bl	800994e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c76:	f000 fc59 	bl	800a52c <xTaskResumeAll>
			return errQUEUE_FULL;
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	e78d      	b.n	8009b9a <xQueueGenericSend+0xa4>

08009c7e <xQueueGenericSendFromISR>:
{
 8009c7e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009c82:	b190      	cbz	r0, 8009caa <xQueueGenericSendFromISR+0x2c>
 8009c84:	460f      	mov	r7, r1
 8009c86:	4616      	mov	r6, r2
 8009c88:	461c      	mov	r4, r3
 8009c8a:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c8c:	b1b1      	cbz	r1, 8009cbc <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c8e:	2c02      	cmp	r4, #2
 8009c90:	d120      	bne.n	8009cd4 <xQueueGenericSendFromISR+0x56>
 8009c92:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d01d      	beq.n	8009cd4 <xQueueGenericSendFromISR+0x56>
 8009c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c9c:	f383 8811 	msr	BASEPRI, r3
 8009ca0:	f3bf 8f6f 	isb	sy
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	e7fe      	b.n	8009ca8 <xQueueGenericSendFromISR+0x2a>
 8009caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009cba:	e7fe      	b.n	8009cba <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cbc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0e5      	beq.n	8009c8e <xQueueGenericSendFromISR+0x10>
 8009cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc6:	f383 8811 	msr	BASEPRI, r3
 8009cca:	f3bf 8f6f 	isb	sy
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	e7fe      	b.n	8009cd2 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cd4:	f7ff fda4 	bl	8009820 <vPortValidateInterruptPriority>
	__asm volatile
 8009cd8:	f3ef 8811 	mrs	r8, BASEPRI
 8009cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce0:	f383 8811 	msr	BASEPRI, r3
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009cec:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8009cee:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d306      	bcc.n	8009d02 <xQueueGenericSendFromISR+0x84>
 8009cf4:	2c02      	cmp	r4, #2
 8009cf6:	d004      	beq.n	8009d02 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8009cf8:	2000      	movs	r0, #0
	__asm volatile
 8009cfa:	f388 8811 	msr	BASEPRI, r8
}
 8009cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8009d02:	f895 9045 	ldrb.w	r9, [r5, #69]	; 0x45
 8009d06:	fa4f f989 	sxtb.w	r9, r9
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d0a:	4622      	mov	r2, r4
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	4628      	mov	r0, r5
 8009d10:	f7ff fdd0 	bl	80098b4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009d14:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8009d18:	d006      	beq.n	8009d28 <xQueueGenericSendFromISR+0xaa>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009d1a:	f109 0301 	add.w	r3, r9, #1
 8009d1e:	b25b      	sxtb	r3, r3
 8009d20:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8009d24:	2001      	movs	r0, #1
 8009d26:	e7e8      	b.n	8009cfa <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d28:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d2a:	b90b      	cbnz	r3, 8009d30 <xQueueGenericSendFromISR+0xb2>
			xReturn = pdPASS;
 8009d2c:	2001      	movs	r0, #1
 8009d2e:	e7e4      	b.n	8009cfa <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d30:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8009d34:	f000 fd2c 	bl	800a790 <xTaskRemoveFromEventList>
 8009d38:	b118      	cbz	r0, 8009d42 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8009d3a:	b126      	cbz	r6, 8009d46 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009d3c:	2001      	movs	r0, #1
 8009d3e:	6030      	str	r0, [r6, #0]
 8009d40:	e7db      	b.n	8009cfa <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8009d42:	2001      	movs	r0, #1
 8009d44:	e7d9      	b.n	8009cfa <xQueueGenericSendFromISR+0x7c>
 8009d46:	2001      	movs	r0, #1
 8009d48:	e7d7      	b.n	8009cfa <xQueueGenericSendFromISR+0x7c>

08009d4a <xQueueReceive>:
{
 8009d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d4c:	b085      	sub	sp, #20
 8009d4e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009d50:	b190      	cbz	r0, 8009d78 <xQueueReceive+0x2e>
 8009d52:	460f      	mov	r7, r1
 8009d54:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d56:	b1c1      	cbz	r1, 8009d8a <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d58:	f000 fdd4 	bl	800a904 <xTaskGetSchedulerState>
 8009d5c:	4606      	mov	r6, r0
 8009d5e:	bb00      	cbnz	r0, 8009da2 <xQueueReceive+0x58>
 8009d60:	9b01      	ldr	r3, [sp, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d05e      	beq.n	8009e24 <xQueueReceive+0xda>
	__asm volatile
 8009d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6a:	f383 8811 	msr	BASEPRI, r3
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f3bf 8f4f 	dsb	sy
 8009d76:	e7fe      	b.n	8009d76 <xQueueReceive+0x2c>
 8009d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8009d88:	e7fe      	b.n	8009d88 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d8a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d0e3      	beq.n	8009d58 <xQueueReceive+0xe>
 8009d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d94:	f383 8811 	msr	BASEPRI, r3
 8009d98:	f3bf 8f6f 	isb	sy
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	e7fe      	b.n	8009da0 <xQueueReceive+0x56>
 8009da2:	2600      	movs	r6, #0
 8009da4:	e03e      	b.n	8009e24 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009da6:	4639      	mov	r1, r7
 8009da8:	4620      	mov	r0, r4
 8009daa:	f7ff fdbe 	bl	800992a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009dae:	3d01      	subs	r5, #1
 8009db0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009db2:	6923      	ldr	r3, [r4, #16]
 8009db4:	b923      	cbnz	r3, 8009dc0 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8009db6:	f7ff fbbf 	bl	8009538 <vPortExitCritical>
				return pdPASS;
 8009dba:	2001      	movs	r0, #1
}
 8009dbc:	b005      	add	sp, #20
 8009dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dc0:	f104 0010 	add.w	r0, r4, #16
 8009dc4:	f000 fce4 	bl	800a790 <xTaskRemoveFromEventList>
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	d0f4      	beq.n	8009db6 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8009dcc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009dd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dd4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009dd8:	f3bf 8f4f 	dsb	sy
 8009ddc:	f3bf 8f6f 	isb	sy
 8009de0:	e7e9      	b.n	8009db6 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8009de2:	f7ff fba9 	bl	8009538 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009de6:	2000      	movs	r0, #0
 8009de8:	e7e8      	b.n	8009dbc <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009dea:	a802      	add	r0, sp, #8
 8009dec:	f000 fd18 	bl	800a820 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009df0:	2601      	movs	r6, #1
 8009df2:	e021      	b.n	8009e38 <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8009df4:	2300      	movs	r3, #0
 8009df6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009dfa:	e029      	b.n	8009e50 <xQueueReceive+0x106>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e02:	e02b      	b.n	8009e5c <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8009e04:	4620      	mov	r0, r4
 8009e06:	f7ff fda2 	bl	800994e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e0a:	f000 fb8f 	bl	800a52c <xTaskResumeAll>
 8009e0e:	e009      	b.n	8009e24 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8009e10:	4620      	mov	r0, r4
 8009e12:	f7ff fd9c 	bl	800994e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e16:	f000 fb89 	bl	800a52c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	f7ff fd3d 	bl	800989a <prvIsQueueEmpty>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d13f      	bne.n	8009ea4 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8009e24:	f7ff fb66 	bl	80094f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e28:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e2a:	2d00      	cmp	r5, #0
 8009e2c:	d1bb      	bne.n	8009da6 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e2e:	9b01      	ldr	r3, [sp, #4]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d0d6      	beq.n	8009de2 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8009e34:	2e00      	cmp	r6, #0
 8009e36:	d0d8      	beq.n	8009dea <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8009e38:	f7ff fb7e 	bl	8009538 <vPortExitCritical>
		vTaskSuspendAll();
 8009e3c:	f000 fac2 	bl	800a3c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e40:	f7ff fb58 	bl	80094f4 <vPortEnterCritical>
 8009e44:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009e48:	b25b      	sxtb	r3, r3
 8009e4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e4e:	d0d1      	beq.n	8009df4 <xQueueReceive+0xaa>
 8009e50:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009e54:	b25b      	sxtb	r3, r3
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e5a:	d0cf      	beq.n	8009dfc <xQueueReceive+0xb2>
 8009e5c:	f7ff fb6c 	bl	8009538 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e60:	a901      	add	r1, sp, #4
 8009e62:	a802      	add	r0, sp, #8
 8009e64:	f000 fce8 	bl	800a838 <xTaskCheckForTimeOut>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d1d1      	bne.n	8009e10 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f7ff fd14 	bl	800989a <prvIsQueueEmpty>
 8009e72:	2800      	cmp	r0, #0
 8009e74:	d0c6      	beq.n	8009e04 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009e76:	9901      	ldr	r1, [sp, #4]
 8009e78:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009e7c:	f000 fc54 	bl	800a728 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e80:	4620      	mov	r0, r4
 8009e82:	f7ff fd64 	bl	800994e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e86:	f000 fb51 	bl	800a52c <xTaskResumeAll>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d1ca      	bne.n	8009e24 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 8009e8e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e96:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009e9a:	f3bf 8f4f 	dsb	sy
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	e7bf      	b.n	8009e24 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 8009ea4:	2000      	movs	r0, #0
 8009ea6:	e789      	b.n	8009dbc <xQueueReceive+0x72>

08009ea8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	2b07      	cmp	r3, #7
 8009eac:	d80c      	bhi.n	8009ec8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009eae:	4a07      	ldr	r2, [pc, #28]	; (8009ecc <vQueueAddToRegistry+0x24>)
 8009eb0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009eb4:	b10a      	cbz	r2, 8009eba <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	e7f7      	b.n	8009eaa <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009eba:	4a04      	ldr	r2, [pc, #16]	; (8009ecc <vQueueAddToRegistry+0x24>)
 8009ebc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009ec0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009ec4:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009ec6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	20002c4c 	.word	0x20002c4c

08009ed0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009ed8:	f7ff fb0c 	bl	80094f4 <vPortEnterCritical>
 8009edc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009ee0:	b25b      	sxtb	r3, r3
 8009ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ee6:	d00d      	beq.n	8009f04 <vQueueWaitForMessageRestricted+0x34>
 8009ee8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009eec:	b25b      	sxtb	r3, r3
 8009eee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ef2:	d00b      	beq.n	8009f0c <vQueueWaitForMessageRestricted+0x3c>
 8009ef4:	f7ff fb20 	bl	8009538 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009ef8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009efa:	b15b      	cbz	r3, 8009f14 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009efc:	4620      	mov	r0, r4
 8009efe:	f7ff fd26 	bl	800994e <prvUnlockQueue>
	}
 8009f02:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8009f04:	2300      	movs	r3, #0
 8009f06:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009f0a:	e7ed      	b.n	8009ee8 <vQueueWaitForMessageRestricted+0x18>
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f12:	e7ef      	b.n	8009ef4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009f14:	4632      	mov	r2, r6
 8009f16:	4629      	mov	r1, r5
 8009f18:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009f1c:	f000 fc1c 	bl	800a758 <vTaskPlaceOnEventListRestricted>
 8009f20:	e7ec      	b.n	8009efc <vQueueWaitForMessageRestricted+0x2c>
	...

08009f24 <prvGetExpectedIdleTime>:
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8009f24:	4b0a      	ldr	r3, [pc, #40]	; (8009f50 <prvGetExpectedIdleTime+0x2c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	b103      	cbz	r3, 8009f2c <prvGetExpectedIdleTime+0x8>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8009f2a:	2301      	movs	r3, #1
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8009f2c:	4a09      	ldr	r2, [pc, #36]	; (8009f54 <prvGetExpectedIdleTime+0x30>)
 8009f2e:	6812      	ldr	r2, [r2, #0]
 8009f30:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8009f32:	b950      	cbnz	r0, 8009f4a <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8009f34:	4a08      	ldr	r2, [pc, #32]	; (8009f58 <prvGetExpectedIdleTime+0x34>)
 8009f36:	6812      	ldr	r2, [r2, #0]
 8009f38:	2a01      	cmp	r2, #1
 8009f3a:	d807      	bhi.n	8009f4c <prvGetExpectedIdleTime+0x28>
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8009f3c:	b933      	cbnz	r3, 8009f4c <prvGetExpectedIdleTime+0x28>
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8009f3e:	4b07      	ldr	r3, [pc, #28]	; (8009f5c <prvGetExpectedIdleTime+0x38>)
 8009f40:	6818      	ldr	r0, [r3, #0]
 8009f42:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <prvGetExpectedIdleTime+0x3c>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	1ac0      	subs	r0, r0, r3
 8009f48:	4770      	bx	lr
			xReturn = 0;
 8009f4a:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	2000310c 	.word	0x2000310c
 8009f54:	20002c8c 	.word	0x20002c8c
 8009f58:	20002c98 	.word	0x20002c98
 8009f5c:	2000313c 	.word	0x2000313c
 8009f60:	20003184 	.word	0x20003184

08009f64 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f64:	4b08      	ldr	r3, [pc, #32]	; (8009f88 <prvResetNextTaskUnblockTime+0x24>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	b923      	cbnz	r3, 8009f76 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f6c:	4b07      	ldr	r3, [pc, #28]	; (8009f8c <prvResetNextTaskUnblockTime+0x28>)
 8009f6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f72:	601a      	str	r2, [r3, #0]
 8009f74:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f76:	4b04      	ldr	r3, [pc, #16]	; (8009f88 <prvResetNextTaskUnblockTime+0x24>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f7e:	685a      	ldr	r2, [r3, #4]
 8009f80:	4b02      	ldr	r3, [pc, #8]	; (8009f8c <prvResetNextTaskUnblockTime+0x28>)
 8009f82:	601a      	str	r2, [r3, #0]
	}
}
 8009f84:	4770      	bx	lr
 8009f86:	bf00      	nop
 8009f88:	20002c90 	.word	0x20002c90
 8009f8c:	2000313c 	.word	0x2000313c

08009f90 <prvInitialiseNewTask>:
{
 8009f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f94:	4680      	mov	r8, r0
 8009f96:	460d      	mov	r5, r1
 8009f98:	4617      	mov	r7, r2
 8009f9a:	4699      	mov	r9, r3
 8009f9c:	9e08      	ldr	r6, [sp, #32]
 8009f9e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8009fa2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009fa4:	0092      	lsls	r2, r2, #2
 8009fa6:	21a5      	movs	r1, #165	; 0xa5
 8009fa8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8009faa:	f00c f803 	bl	8015fb4 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009fae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009fb0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8009fb4:	3a01      	subs	r2, #1
 8009fb6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009fba:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8009fbe:	b3a5      	cbz	r5, 800a02a <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009fc0:	f04f 0c00 	mov.w	ip, #0
 8009fc4:	f1bc 0f0f 	cmp.w	ip, #15
 8009fc8:	d809      	bhi.n	8009fde <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009fca:	f815 300c 	ldrb.w	r3, [r5, ip]
 8009fce:	eb04 020c 	add.w	r2, r4, ip
 8009fd2:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8009fd6:	b113      	cbz	r3, 8009fde <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009fd8:	f10c 0c01 	add.w	ip, ip, #1
 8009fdc:	e7f2      	b.n	8009fc4 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009fde:	2300      	movs	r3, #0
 8009fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009fe4:	2e37      	cmp	r6, #55	; 0x37
 8009fe6:	d900      	bls.n	8009fea <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009fe8:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8009fea:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009fec:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009fee:	2500      	movs	r5, #0
 8009ff0:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ff2:	1d20      	adds	r0, r4, #4
 8009ff4:	f7ff f9e9 	bl	80093ca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ff8:	f104 0018 	add.w	r0, r4, #24
 8009ffc:	f7ff f9e5 	bl	80093ca <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a000:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a002:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 800a006:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a008:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800a00a:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a00c:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a010:	464a      	mov	r2, r9
 800a012:	4641      	mov	r1, r8
 800a014:	4638      	mov	r0, r7
 800a016:	f7ff fa43 	bl	80094a0 <pxPortInitialiseStack>
 800a01a:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800a01c:	f1ba 0f00 	cmp.w	sl, #0
 800a020:	d001      	beq.n	800a026 <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a022:	f8ca 4000 	str.w	r4, [sl]
}
 800a026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a02a:	2300      	movs	r3, #0
 800a02c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800a030:	e7d8      	b.n	8009fe4 <prvInitialiseNewTask+0x54>
	...

0800a034 <prvInitialiseTaskLists>:
{
 800a034:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a036:	2400      	movs	r4, #0
 800a038:	e007      	b.n	800a04a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a03a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800a03e:	0093      	lsls	r3, r2, #2
 800a040:	480e      	ldr	r0, [pc, #56]	; (800a07c <prvInitialiseTaskLists+0x48>)
 800a042:	4418      	add	r0, r3
 800a044:	f7ff f9b6 	bl	80093b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a048:	3401      	adds	r4, #1
 800a04a:	2c37      	cmp	r4, #55	; 0x37
 800a04c:	d9f5      	bls.n	800a03a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800a04e:	4d0c      	ldr	r5, [pc, #48]	; (800a080 <prvInitialiseTaskLists+0x4c>)
 800a050:	4628      	mov	r0, r5
 800a052:	f7ff f9af 	bl	80093b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a056:	4c0b      	ldr	r4, [pc, #44]	; (800a084 <prvInitialiseTaskLists+0x50>)
 800a058:	4620      	mov	r0, r4
 800a05a:	f7ff f9ab 	bl	80093b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a05e:	480a      	ldr	r0, [pc, #40]	; (800a088 <prvInitialiseTaskLists+0x54>)
 800a060:	f7ff f9a8 	bl	80093b4 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800a064:	4809      	ldr	r0, [pc, #36]	; (800a08c <prvInitialiseTaskLists+0x58>)
 800a066:	f7ff f9a5 	bl	80093b4 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800a06a:	4809      	ldr	r0, [pc, #36]	; (800a090 <prvInitialiseTaskLists+0x5c>)
 800a06c:	f7ff f9a2 	bl	80093b4 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800a070:	4b08      	ldr	r3, [pc, #32]	; (800a094 <prvInitialiseTaskLists+0x60>)
 800a072:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a074:	4b08      	ldr	r3, [pc, #32]	; (800a098 <prvInitialiseTaskLists+0x64>)
 800a076:	601c      	str	r4, [r3, #0]
}
 800a078:	bd38      	pop	{r3, r4, r5, pc}
 800a07a:	bf00      	nop
 800a07c:	20002c98 	.word	0x20002c98
 800a080:	20003110 	.word	0x20003110
 800a084:	20003124 	.word	0x20003124
 800a088:	20003144 	.word	0x20003144
 800a08c:	20003170 	.word	0x20003170
 800a090:	2000315c 	.word	0x2000315c
 800a094:	20002c90 	.word	0x20002c90
 800a098:	20002c94 	.word	0x20002c94

0800a09c <prvAddNewTaskToReadyList>:
{
 800a09c:	b510      	push	{r4, lr}
 800a09e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a0a0:	f7ff fa28 	bl	80094f4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800a0a4:	4a22      	ldr	r2, [pc, #136]	; (800a130 <prvAddNewTaskToReadyList+0x94>)
 800a0a6:	6813      	ldr	r3, [r2, #0]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a0ac:	4b21      	ldr	r3, [pc, #132]	; (800a134 <prvAddNewTaskToReadyList+0x98>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	b15b      	cbz	r3, 800a0ca <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800a0b2:	4b21      	ldr	r3, [pc, #132]	; (800a138 <prvAddNewTaskToReadyList+0x9c>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	b96b      	cbnz	r3, 800a0d4 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a0b8:	4b1e      	ldr	r3, [pc, #120]	; (800a134 <prvAddNewTaskToReadyList+0x98>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d807      	bhi.n	800a0d4 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800a0c4:	4b1b      	ldr	r3, [pc, #108]	; (800a134 <prvAddNewTaskToReadyList+0x98>)
 800a0c6:	601c      	str	r4, [r3, #0]
 800a0c8:	e004      	b.n	800a0d4 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800a0ca:	4b1a      	ldr	r3, [pc, #104]	; (800a134 <prvAddNewTaskToReadyList+0x98>)
 800a0cc:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a0ce:	6813      	ldr	r3, [r2, #0]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d029      	beq.n	800a128 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 800a0d4:	4a19      	ldr	r2, [pc, #100]	; (800a13c <prvAddNewTaskToReadyList+0xa0>)
 800a0d6:	6813      	ldr	r3, [r2, #0]
 800a0d8:	3301      	adds	r3, #1
 800a0da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a0dc:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800a0de:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a0e0:	4b17      	ldr	r3, [pc, #92]	; (800a140 <prvAddNewTaskToReadyList+0xa4>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4298      	cmp	r0, r3
 800a0e6:	d901      	bls.n	800a0ec <prvAddNewTaskToReadyList+0x50>
 800a0e8:	4b15      	ldr	r3, [pc, #84]	; (800a140 <prvAddNewTaskToReadyList+0xa4>)
 800a0ea:	6018      	str	r0, [r3, #0]
 800a0ec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a0f0:	1d21      	adds	r1, r4, #4
 800a0f2:	4b14      	ldr	r3, [pc, #80]	; (800a144 <prvAddNewTaskToReadyList+0xa8>)
 800a0f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a0f8:	f7ff f96a 	bl	80093d0 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800a0fc:	f7ff fa1c 	bl	8009538 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800a100:	4b0d      	ldr	r3, [pc, #52]	; (800a138 <prvAddNewTaskToReadyList+0x9c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	b17b      	cbz	r3, 800a126 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a106:	4b0b      	ldr	r3, [pc, #44]	; (800a134 <prvAddNewTaskToReadyList+0x98>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a10e:	429a      	cmp	r2, r3
 800a110:	d209      	bcs.n	800a126 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 800a112:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a11a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	f3bf 8f6f 	isb	sy
}
 800a126:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800a128:	f7ff ff84 	bl	800a034 <prvInitialiseTaskLists>
 800a12c:	e7d2      	b.n	800a0d4 <prvAddNewTaskToReadyList+0x38>
 800a12e:	bf00      	nop
 800a130:	200030f8 	.word	0x200030f8
 800a134:	20002c8c 	.word	0x20002c8c
 800a138:	20003158 	.word	0x20003158
 800a13c:	20003108 	.word	0x20003108
 800a140:	2000310c 	.word	0x2000310c
 800a144:	20002c98 	.word	0x20002c98

0800a148 <prvDeleteTCB>:
	{
 800a148:	b510      	push	{r4, lr}
 800a14a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a14c:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 800a150:	b163      	cbz	r3, 800a16c <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a152:	2b01      	cmp	r3, #1
 800a154:	d011      	beq.n	800a17a <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a156:	2b02      	cmp	r3, #2
 800a158:	d00e      	beq.n	800a178 <prvDeleteTCB+0x30>
 800a15a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15e:	f383 8811 	msr	BASEPRI, r3
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	e7fe      	b.n	800a16a <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 800a16c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800a16e:	f7ff f8e9 	bl	8009344 <vPortFree>
				vPortFree( pxTCB );
 800a172:	4620      	mov	r0, r4
 800a174:	f7ff f8e6 	bl	8009344 <vPortFree>
	}
 800a178:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800a17a:	f7ff f8e3 	bl	8009344 <vPortFree>
 800a17e:	e7fb      	b.n	800a178 <prvDeleteTCB+0x30>

0800a180 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a180:	4b0f      	ldr	r3, [pc, #60]	; (800a1c0 <prvCheckTasksWaitingTermination+0x40>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	b1d3      	cbz	r3, 800a1bc <prvCheckTasksWaitingTermination+0x3c>
{
 800a186:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800a188:	f7ff f9b4 	bl	80094f4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a18c:	4b0d      	ldr	r3, [pc, #52]	; (800a1c4 <prvCheckTasksWaitingTermination+0x44>)
 800a18e:	68db      	ldr	r3, [r3, #12]
 800a190:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a192:	1d20      	adds	r0, r4, #4
 800a194:	f7ff f940 	bl	8009418 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a198:	4a0b      	ldr	r2, [pc, #44]	; (800a1c8 <prvCheckTasksWaitingTermination+0x48>)
 800a19a:	6813      	ldr	r3, [r2, #0]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a1a0:	4a07      	ldr	r2, [pc, #28]	; (800a1c0 <prvCheckTasksWaitingTermination+0x40>)
 800a1a2:	6813      	ldr	r3, [r2, #0]
 800a1a4:	3b01      	subs	r3, #1
 800a1a6:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800a1a8:	f7ff f9c6 	bl	8009538 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	f7ff ffcb 	bl	800a148 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a1b2:	4b03      	ldr	r3, [pc, #12]	; (800a1c0 <prvCheckTasksWaitingTermination+0x40>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1e6      	bne.n	800a188 <prvCheckTasksWaitingTermination+0x8>
}
 800a1ba:	bd10      	pop	{r4, pc}
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	200030fc 	.word	0x200030fc
 800a1c4:	20003170 	.word	0x20003170
 800a1c8:	200030f8 	.word	0x200030f8

0800a1cc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a1cc:	b570      	push	{r4, r5, r6, lr}
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1d2:	4b17      	ldr	r3, [pc, #92]	; (800a230 <prvAddCurrentTaskToDelayedList+0x64>)
 800a1d4:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1d6:	4b17      	ldr	r3, [pc, #92]	; (800a234 <prvAddCurrentTaskToDelayedList+0x68>)
 800a1d8:	6818      	ldr	r0, [r3, #0]
 800a1da:	3004      	adds	r0, #4
 800a1dc:	f7ff f91c 	bl	8009418 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a1e0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800a1e4:	d00d      	beq.n	800a202 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a1e6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a1e8:	4b12      	ldr	r3, [pc, #72]	; (800a234 <prvAddCurrentTaskToDelayedList+0x68>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800a1ee:	42a6      	cmp	r6, r4
 800a1f0:	d910      	bls.n	800a214 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1f2:	4b11      	ldr	r3, [pc, #68]	; (800a238 <prvAddCurrentTaskToDelayedList+0x6c>)
 800a1f4:	6818      	ldr	r0, [r3, #0]
 800a1f6:	4b0f      	ldr	r3, [pc, #60]	; (800a234 <prvAddCurrentTaskToDelayedList+0x68>)
 800a1f8:	6819      	ldr	r1, [r3, #0]
 800a1fa:	3104      	adds	r1, #4
 800a1fc:	f7ff f8f3 	bl	80093e6 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a200:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a202:	2d00      	cmp	r5, #0
 800a204:	d0ef      	beq.n	800a1e6 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a206:	4b0b      	ldr	r3, [pc, #44]	; (800a234 <prvAddCurrentTaskToDelayedList+0x68>)
 800a208:	6819      	ldr	r1, [r3, #0]
 800a20a:	3104      	adds	r1, #4
 800a20c:	480b      	ldr	r0, [pc, #44]	; (800a23c <prvAddCurrentTaskToDelayedList+0x70>)
 800a20e:	f7ff f8df 	bl	80093d0 <vListInsertEnd>
 800a212:	e7f5      	b.n	800a200 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a214:	4b0a      	ldr	r3, [pc, #40]	; (800a240 <prvAddCurrentTaskToDelayedList+0x74>)
 800a216:	6818      	ldr	r0, [r3, #0]
 800a218:	4b06      	ldr	r3, [pc, #24]	; (800a234 <prvAddCurrentTaskToDelayedList+0x68>)
 800a21a:	6819      	ldr	r1, [r3, #0]
 800a21c:	3104      	adds	r1, #4
 800a21e:	f7ff f8e2 	bl	80093e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a222:	4b08      	ldr	r3, [pc, #32]	; (800a244 <prvAddCurrentTaskToDelayedList+0x78>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	42a3      	cmp	r3, r4
 800a228:	d9ea      	bls.n	800a200 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800a22a:	4b06      	ldr	r3, [pc, #24]	; (800a244 <prvAddCurrentTaskToDelayedList+0x78>)
 800a22c:	601c      	str	r4, [r3, #0]
}
 800a22e:	e7e7      	b.n	800a200 <prvAddCurrentTaskToDelayedList+0x34>
 800a230:	20003184 	.word	0x20003184
 800a234:	20002c8c 	.word	0x20002c8c
 800a238:	20002c94 	.word	0x20002c94
 800a23c:	2000315c 	.word	0x2000315c
 800a240:	20002c90 	.word	0x20002c90
 800a244:	2000313c 	.word	0x2000313c

0800a248 <xTaskCreateStatic>:
	{
 800a248:	b530      	push	{r4, r5, lr}
 800a24a:	b087      	sub	sp, #28
 800a24c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 800a24e:	b17c      	cbz	r4, 800a270 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a250:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a252:	b1b5      	cbz	r5, 800a282 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800a254:	255c      	movs	r5, #92	; 0x5c
 800a256:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a258:	9d04      	ldr	r5, [sp, #16]
 800a25a:	2d5c      	cmp	r5, #92	; 0x5c
 800a25c:	d01a      	beq.n	800a294 <xTaskCreateStatic+0x4c>
 800a25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	e7fe      	b.n	800a26e <xTaskCreateStatic+0x26>
 800a270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800a280:	e7fe      	b.n	800a280 <xTaskCreateStatic+0x38>
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800a292:	e7fe      	b.n	800a292 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a294:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a298:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a29a:	2402      	movs	r4, #2
 800a29c:	f885 4059 	strb.w	r4, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a2a0:	2400      	movs	r4, #0
 800a2a2:	9403      	str	r4, [sp, #12]
 800a2a4:	9502      	str	r5, [sp, #8]
 800a2a6:	ac05      	add	r4, sp, #20
 800a2a8:	9401      	str	r4, [sp, #4]
 800a2aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a2ac:	9400      	str	r4, [sp, #0]
 800a2ae:	f7ff fe6f 	bl	8009f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a2b4:	f7ff fef2 	bl	800a09c <prvAddNewTaskToReadyList>
	}
 800a2b8:	9805      	ldr	r0, [sp, #20]
 800a2ba:	b007      	add	sp, #28
 800a2bc:	bd30      	pop	{r4, r5, pc}

0800a2be <xTaskCreate>:
	{
 800a2be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	4607      	mov	r7, r0
 800a2c6:	4688      	mov	r8, r1
 800a2c8:	4614      	mov	r4, r2
 800a2ca:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a2cc:	0090      	lsls	r0, r2, #2
 800a2ce:	f7fe ffc1 	bl	8009254 <pvPortMalloc>
			if( pxStack != NULL )
 800a2d2:	b300      	cbz	r0, 800a316 <xTaskCreate+0x58>
 800a2d4:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a2d6:	205c      	movs	r0, #92	; 0x5c
 800a2d8:	f7fe ffbc 	bl	8009254 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800a2dc:	4605      	mov	r5, r0
 800a2de:	b1b0      	cbz	r0, 800a30e <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 800a2e0:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 800a2e4:	b1e5      	cbz	r5, 800a320 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	f885 3059 	strb.w	r3, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a2ec:	9303      	str	r3, [sp, #12]
 800a2ee:	9502      	str	r5, [sp, #8]
 800a2f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2f2:	9301      	str	r3, [sp, #4]
 800a2f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2f6:	9300      	str	r3, [sp, #0]
 800a2f8:	4633      	mov	r3, r6
 800a2fa:	4622      	mov	r2, r4
 800a2fc:	4641      	mov	r1, r8
 800a2fe:	4638      	mov	r0, r7
 800a300:	f7ff fe46 	bl	8009f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a304:	4628      	mov	r0, r5
 800a306:	f7ff fec9 	bl	800a09c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a30a:	2001      	movs	r0, #1
 800a30c:	e005      	b.n	800a31a <xTaskCreate+0x5c>
					vPortFree( pxStack );
 800a30e:	4648      	mov	r0, r9
 800a310:	f7ff f818 	bl	8009344 <vPortFree>
 800a314:	e7e6      	b.n	800a2e4 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
 800a31a:	b005      	add	sp, #20
 800a31c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
 800a324:	e7f9      	b.n	800a31a <xTaskCreate+0x5c>
	...

0800a328 <vTaskStartScheduler>:
{
 800a328:	b510      	push	{r4, lr}
 800a32a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a32c:	2400      	movs	r4, #0
 800a32e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a330:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a332:	aa07      	add	r2, sp, #28
 800a334:	a906      	add	r1, sp, #24
 800a336:	a805      	add	r0, sp, #20
 800a338:	f7fe ff12 	bl	8009160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a33c:	9b05      	ldr	r3, [sp, #20]
 800a33e:	9302      	str	r3, [sp, #8]
 800a340:	9b06      	ldr	r3, [sp, #24]
 800a342:	9301      	str	r3, [sp, #4]
 800a344:	9400      	str	r4, [sp, #0]
 800a346:	4623      	mov	r3, r4
 800a348:	9a07      	ldr	r2, [sp, #28]
 800a34a:	4918      	ldr	r1, [pc, #96]	; (800a3ac <vTaskStartScheduler+0x84>)
 800a34c:	4818      	ldr	r0, [pc, #96]	; (800a3b0 <vTaskStartScheduler+0x88>)
 800a34e:	f7ff ff7b 	bl	800a248 <xTaskCreateStatic>
 800a352:	4b18      	ldr	r3, [pc, #96]	; (800a3b4 <vTaskStartScheduler+0x8c>)
 800a354:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800a356:	b140      	cbz	r0, 800a36a <vTaskStartScheduler+0x42>
			xReturn = xTimerCreateTimerTask();
 800a358:	f000 fd00 	bl	800ad5c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800a35c:	2801      	cmp	r0, #1
 800a35e:	d006      	beq.n	800a36e <vTaskStartScheduler+0x46>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a360:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a364:	d018      	beq.n	800a398 <vTaskStartScheduler+0x70>
}
 800a366:	b008      	add	sp, #32
 800a368:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 800a36a:	2000      	movs	r0, #0
 800a36c:	e7f6      	b.n	800a35c <vTaskStartScheduler+0x34>
 800a36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a372:	f383 8811 	msr	BASEPRI, r3
 800a376:	f3bf 8f6f 	isb	sy
 800a37a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800a37e:	4b0e      	ldr	r3, [pc, #56]	; (800a3b8 <vTaskStartScheduler+0x90>)
 800a380:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a384:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a386:	4b0d      	ldr	r3, [pc, #52]	; (800a3bc <vTaskStartScheduler+0x94>)
 800a388:	2201      	movs	r2, #1
 800a38a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a38c:	4b0c      	ldr	r3, [pc, #48]	; (800a3c0 <vTaskStartScheduler+0x98>)
 800a38e:	2200      	movs	r2, #0
 800a390:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800a392:	f7ff f9e5 	bl	8009760 <xPortStartScheduler>
 800a396:	e7e6      	b.n	800a366 <vTaskStartScheduler+0x3e>
 800a398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a3a8:	e7fe      	b.n	800a3a8 <vTaskStartScheduler+0x80>
 800a3aa:	bf00      	nop
 800a3ac:	08016a34 	.word	0x08016a34
 800a3b0:	0800a625 	.word	0x0800a625
 800a3b4:	20003138 	.word	0x20003138
 800a3b8:	2000313c 	.word	0x2000313c
 800a3bc:	20003158 	.word	0x20003158
 800a3c0:	20003184 	.word	0x20003184

0800a3c4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800a3c4:	4a02      	ldr	r2, [pc, #8]	; (800a3d0 <vTaskSuspendAll+0xc>)
 800a3c6:	6813      	ldr	r3, [r2, #0]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	6013      	str	r3, [r2, #0]
}
 800a3cc:	4770      	bx	lr
 800a3ce:	bf00      	nop
 800a3d0:	20003104 	.word	0x20003104

0800a3d4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800a3d4:	4b01      	ldr	r3, [pc, #4]	; (800a3dc <xTaskGetTickCount+0x8>)
 800a3d6:	6818      	ldr	r0, [r3, #0]
}
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	20003184 	.word	0x20003184

0800a3e0 <vTaskStepTick>:
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800a3e0:	4b0a      	ldr	r3, [pc, #40]	; (800a40c <vTaskStepTick+0x2c>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4403      	add	r3, r0
 800a3e6:	4a0a      	ldr	r2, [pc, #40]	; (800a410 <vTaskStepTick+0x30>)
 800a3e8:	6812      	ldr	r2, [r2, #0]
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d908      	bls.n	800a400 <vTaskStepTick+0x20>
 800a3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f2:	f383 8811 	msr	BASEPRI, r3
 800a3f6:	f3bf 8f6f 	isb	sy
 800a3fa:	f3bf 8f4f 	dsb	sy
 800a3fe:	e7fe      	b.n	800a3fe <vTaskStepTick+0x1e>
		xTickCount += xTicksToJump;
 800a400:	4a02      	ldr	r2, [pc, #8]	; (800a40c <vTaskStepTick+0x2c>)
 800a402:	6813      	ldr	r3, [r2, #0]
 800a404:	4403      	add	r3, r0
 800a406:	6013      	str	r3, [r2, #0]
	}
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	20003184 	.word	0x20003184
 800a410:	2000313c 	.word	0x2000313c

0800a414 <xTaskIncrementTick>:
{
 800a414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a416:	4b3a      	ldr	r3, [pc, #232]	; (800a500 <xTaskIncrementTick+0xec>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d164      	bne.n	800a4e8 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a41e:	4b39      	ldr	r3, [pc, #228]	; (800a504 <xTaskIncrementTick+0xf0>)
 800a420:	681d      	ldr	r5, [r3, #0]
 800a422:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800a424:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a426:	b9c5      	cbnz	r5, 800a45a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800a428:	4b37      	ldr	r3, [pc, #220]	; (800a508 <xTaskIncrementTick+0xf4>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	b143      	cbz	r3, 800a442 <xTaskIncrementTick+0x2e>
 800a430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	e7fe      	b.n	800a440 <xTaskIncrementTick+0x2c>
 800a442:	4a31      	ldr	r2, [pc, #196]	; (800a508 <xTaskIncrementTick+0xf4>)
 800a444:	6811      	ldr	r1, [r2, #0]
 800a446:	4b31      	ldr	r3, [pc, #196]	; (800a50c <xTaskIncrementTick+0xf8>)
 800a448:	6818      	ldr	r0, [r3, #0]
 800a44a:	6010      	str	r0, [r2, #0]
 800a44c:	6019      	str	r1, [r3, #0]
 800a44e:	4a30      	ldr	r2, [pc, #192]	; (800a510 <xTaskIncrementTick+0xfc>)
 800a450:	6813      	ldr	r3, [r2, #0]
 800a452:	3301      	adds	r3, #1
 800a454:	6013      	str	r3, [r2, #0]
 800a456:	f7ff fd85 	bl	8009f64 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a45a:	4b2e      	ldr	r3, [pc, #184]	; (800a514 <xTaskIncrementTick+0x100>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	42ab      	cmp	r3, r5
 800a460:	d938      	bls.n	800a4d4 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 800a462:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a464:	4b2c      	ldr	r3, [pc, #176]	; (800a518 <xTaskIncrementTick+0x104>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a46a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a46e:	009a      	lsls	r2, r3, #2
 800a470:	4b2a      	ldr	r3, [pc, #168]	; (800a51c <xTaskIncrementTick+0x108>)
 800a472:	589b      	ldr	r3, [r3, r2]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d93c      	bls.n	800a4f2 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 800a478:	2701      	movs	r7, #1
 800a47a:	e03a      	b.n	800a4f2 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 800a47c:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a47e:	4b22      	ldr	r3, [pc, #136]	; (800a508 <xTaskIncrementTick+0xf4>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	b343      	cbz	r3, 800a4d8 <xTaskIncrementTick+0xc4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a486:	4b20      	ldr	r3, [pc, #128]	; (800a508 <xTaskIncrementTick+0xf4>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a48e:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800a490:	429d      	cmp	r5, r3
 800a492:	d326      	bcc.n	800a4e2 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a494:	1d26      	adds	r6, r4, #4
 800a496:	4630      	mov	r0, r6
 800a498:	f7fe ffbe 	bl	8009418 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a49c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a49e:	b11b      	cbz	r3, 800a4a8 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a4a0:	f104 0018 	add.w	r0, r4, #24
 800a4a4:	f7fe ffb8 	bl	8009418 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a4a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a4aa:	4a1d      	ldr	r2, [pc, #116]	; (800a520 <xTaskIncrementTick+0x10c>)
 800a4ac:	6812      	ldr	r2, [r2, #0]
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d901      	bls.n	800a4b6 <xTaskIncrementTick+0xa2>
 800a4b2:	4a1b      	ldr	r2, [pc, #108]	; (800a520 <xTaskIncrementTick+0x10c>)
 800a4b4:	6013      	str	r3, [r2, #0]
 800a4b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a4ba:	009a      	lsls	r2, r3, #2
 800a4bc:	4631      	mov	r1, r6
 800a4be:	4817      	ldr	r0, [pc, #92]	; (800a51c <xTaskIncrementTick+0x108>)
 800a4c0:	4410      	add	r0, r2
 800a4c2:	f7fe ff85 	bl	80093d0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a4c8:	4b13      	ldr	r3, [pc, #76]	; (800a518 <xTaskIncrementTick+0x104>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d2d4      	bcs.n	800a47c <xTaskIncrementTick+0x68>
 800a4d2:	e7d4      	b.n	800a47e <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 800a4d4:	2700      	movs	r7, #0
 800a4d6:	e7d2      	b.n	800a47e <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4d8:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <xTaskIncrementTick+0x100>)
 800a4da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a4de:	601a      	str	r2, [r3, #0]
					break;
 800a4e0:	e7c0      	b.n	800a464 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800a4e2:	4a0c      	ldr	r2, [pc, #48]	; (800a514 <xTaskIncrementTick+0x100>)
 800a4e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a4e6:	e7bd      	b.n	800a464 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 800a4e8:	4a0e      	ldr	r2, [pc, #56]	; (800a524 <xTaskIncrementTick+0x110>)
 800a4ea:	6813      	ldr	r3, [r2, #0]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800a4f0:	2700      	movs	r7, #0
		if( xYieldPending != pdFALSE )
 800a4f2:	4b0d      	ldr	r3, [pc, #52]	; (800a528 <xTaskIncrementTick+0x114>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	b103      	cbz	r3, 800a4fa <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 800a4f8:	2701      	movs	r7, #1
}
 800a4fa:	4638      	mov	r0, r7
 800a4fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20003104 	.word	0x20003104
 800a504:	20003184 	.word	0x20003184
 800a508:	20002c90 	.word	0x20002c90
 800a50c:	20002c94 	.word	0x20002c94
 800a510:	20003140 	.word	0x20003140
 800a514:	2000313c 	.word	0x2000313c
 800a518:	20002c8c 	.word	0x20002c8c
 800a51c:	20002c98 	.word	0x20002c98
 800a520:	2000310c 	.word	0x2000310c
 800a524:	20003100 	.word	0x20003100
 800a528:	20003188 	.word	0x20003188

0800a52c <xTaskResumeAll>:
{
 800a52c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800a52e:	4b35      	ldr	r3, [pc, #212]	; (800a604 <xTaskResumeAll+0xd8>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	b943      	cbnz	r3, 800a546 <xTaskResumeAll+0x1a>
 800a534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a538:	f383 8811 	msr	BASEPRI, r3
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	f3bf 8f4f 	dsb	sy
 800a544:	e7fe      	b.n	800a544 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800a546:	f7fe ffd5 	bl	80094f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800a54a:	4b2e      	ldr	r3, [pc, #184]	; (800a604 <xTaskResumeAll+0xd8>)
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	3a01      	subs	r2, #1
 800a550:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d14f      	bne.n	800a5f8 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a558:	4b2b      	ldr	r3, [pc, #172]	; (800a608 <xTaskResumeAll+0xdc>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	b90b      	cbnz	r3, 800a562 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800a55e:	2400      	movs	r4, #0
 800a560:	e04b      	b.n	800a5fa <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 800a562:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a564:	4b29      	ldr	r3, [pc, #164]	; (800a60c <xTaskResumeAll+0xe0>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	b31b      	cbz	r3, 800a5b2 <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a56a:	4b28      	ldr	r3, [pc, #160]	; (800a60c <xTaskResumeAll+0xe0>)
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a570:	f104 0018 	add.w	r0, r4, #24
 800a574:	f7fe ff50 	bl	8009418 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a578:	1d25      	adds	r5, r4, #4
 800a57a:	4628      	mov	r0, r5
 800a57c:	f7fe ff4c 	bl	8009418 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a580:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a582:	4b23      	ldr	r3, [pc, #140]	; (800a610 <xTaskResumeAll+0xe4>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4298      	cmp	r0, r3
 800a588:	d901      	bls.n	800a58e <xTaskResumeAll+0x62>
 800a58a:	4b21      	ldr	r3, [pc, #132]	; (800a610 <xTaskResumeAll+0xe4>)
 800a58c:	6018      	str	r0, [r3, #0]
 800a58e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a592:	4629      	mov	r1, r5
 800a594:	4b1f      	ldr	r3, [pc, #124]	; (800a614 <xTaskResumeAll+0xe8>)
 800a596:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a59a:	f7fe ff19 	bl	80093d0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a59e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a5a0:	4b1d      	ldr	r3, [pc, #116]	; (800a618 <xTaskResumeAll+0xec>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a6:	429a      	cmp	r2, r3
 800a5a8:	d3dc      	bcc.n	800a564 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800a5aa:	4b1c      	ldr	r3, [pc, #112]	; (800a61c <xTaskResumeAll+0xf0>)
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	601a      	str	r2, [r3, #0]
 800a5b0:	e7d8      	b.n	800a564 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800a5b2:	b10c      	cbz	r4, 800a5b8 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800a5b4:	f7ff fcd6 	bl	8009f64 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a5b8:	4b19      	ldr	r3, [pc, #100]	; (800a620 <xTaskResumeAll+0xf4>)
 800a5ba:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a5bc:	b984      	cbnz	r4, 800a5e0 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800a5be:	4b17      	ldr	r3, [pc, #92]	; (800a61c <xTaskResumeAll+0xf0>)
 800a5c0:	681c      	ldr	r4, [r3, #0]
 800a5c2:	b1d4      	cbz	r4, 800a5fa <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 800a5c4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a5c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5cc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a5d0:	f3bf 8f4f 	dsb	sy
 800a5d4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800a5d8:	2401      	movs	r4, #1
 800a5da:	e00e      	b.n	800a5fa <xTaskResumeAll+0xce>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a5dc:	3c01      	subs	r4, #1
 800a5de:	d007      	beq.n	800a5f0 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800a5e0:	f7ff ff18 	bl	800a414 <xTaskIncrementTick>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d0f9      	beq.n	800a5dc <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 800a5e8:	4b0c      	ldr	r3, [pc, #48]	; (800a61c <xTaskResumeAll+0xf0>)
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	601a      	str	r2, [r3, #0]
 800a5ee:	e7f5      	b.n	800a5dc <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 800a5f0:	4b0b      	ldr	r3, [pc, #44]	; (800a620 <xTaskResumeAll+0xf4>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	601a      	str	r2, [r3, #0]
 800a5f6:	e7e2      	b.n	800a5be <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 800a5f8:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800a5fa:	f7fe ff9d 	bl	8009538 <vPortExitCritical>
}
 800a5fe:	4620      	mov	r0, r4
 800a600:	bd38      	pop	{r3, r4, r5, pc}
 800a602:	bf00      	nop
 800a604:	20003104 	.word	0x20003104
 800a608:	200030f8 	.word	0x200030f8
 800a60c:	20003144 	.word	0x20003144
 800a610:	2000310c 	.word	0x2000310c
 800a614:	20002c98 	.word	0x20002c98
 800a618:	20002c8c 	.word	0x20002c8c
 800a61c:	20003188 	.word	0x20003188
 800a620:	20003100 	.word	0x20003100

0800a624 <prvIdleTask>:
{
 800a624:	b508      	push	{r3, lr}
 800a626:	e003      	b.n	800a630 <prvIdleTask+0xc>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800a628:	f7ff fc7c 	bl	8009f24 <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800a62c:	2801      	cmp	r0, #1
 800a62e:	d810      	bhi.n	800a652 <prvIdleTask+0x2e>
		prvCheckTasksWaitingTermination();
 800a630:	f7ff fda6 	bl	800a180 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a634:	4b14      	ldr	r3, [pc, #80]	; (800a688 <prvIdleTask+0x64>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d9f5      	bls.n	800a628 <prvIdleTask+0x4>
				taskYIELD();
 800a63c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a644:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	e7ea      	b.n	800a628 <prvIdleTask+0x4>
				vTaskSuspendAll();
 800a652:	f7ff feb7 	bl	800a3c4 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800a656:	4b0d      	ldr	r3, [pc, #52]	; (800a68c <prvIdleTask+0x68>)
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	4b0d      	ldr	r3, [pc, #52]	; (800a690 <prvIdleTask+0x6c>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d306      	bcc.n	800a670 <prvIdleTask+0x4c>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800a662:	f7ff fc5f 	bl	8009f24 <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800a666:	2801      	cmp	r0, #1
 800a668:	d80b      	bhi.n	800a682 <prvIdleTask+0x5e>
				( void ) xTaskResumeAll();
 800a66a:	f7ff ff5f 	bl	800a52c <xTaskResumeAll>
 800a66e:	e7df      	b.n	800a630 <prvIdleTask+0xc>
 800a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a674:	f383 8811 	msr	BASEPRI, r3
 800a678:	f3bf 8f6f 	isb	sy
 800a67c:	f3bf 8f4f 	dsb	sy
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800a680:	e7fe      	b.n	800a680 <prvIdleTask+0x5c>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800a682:	f7fe ffad 	bl	80095e0 <vPortSuppressTicksAndSleep>
						traceLOW_POWER_IDLE_END();
 800a686:	e7f0      	b.n	800a66a <prvIdleTask+0x46>
 800a688:	20002c98 	.word	0x20002c98
 800a68c:	2000313c 	.word	0x2000313c
 800a690:	20003184 	.word	0x20003184

0800a694 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a694:	4b1f      	ldr	r3, [pc, #124]	; (800a714 <vTaskSwitchContext+0x80>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	b11b      	cbz	r3, 800a6a2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800a69a:	4b1f      	ldr	r3, [pc, #124]	; (800a718 <vTaskSwitchContext+0x84>)
 800a69c:	2201      	movs	r2, #1
 800a69e:	601a      	str	r2, [r3, #0]
 800a6a0:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800a6a2:	4b1d      	ldr	r3, [pc, #116]	; (800a718 <vTaskSwitchContext+0x84>)
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6a8:	4b1c      	ldr	r3, [pc, #112]	; (800a71c <vTaskSwitchContext+0x88>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800a6b0:	008a      	lsls	r2, r1, #2
 800a6b2:	491b      	ldr	r1, [pc, #108]	; (800a720 <vTaskSwitchContext+0x8c>)
 800a6b4:	588a      	ldr	r2, [r1, r2]
 800a6b6:	b95a      	cbnz	r2, 800a6d0 <vTaskSwitchContext+0x3c>
 800a6b8:	b10b      	cbz	r3, 800a6be <vTaskSwitchContext+0x2a>
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	e7f6      	b.n	800a6ac <vTaskSwitchContext+0x18>
 800a6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	e7fe      	b.n	800a6ce <vTaskSwitchContext+0x3a>
 800a6d0:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800a6d4:	0082      	lsls	r2, r0, #2
 800a6d6:	440a      	add	r2, r1
 800a6d8:	6850      	ldr	r0, [r2, #4]
 800a6da:	6840      	ldr	r0, [r0, #4]
 800a6dc:	6050      	str	r0, [r2, #4]
 800a6de:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800a6e2:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800a6e6:	3208      	adds	r2, #8
 800a6e8:	4411      	add	r1, r2
 800a6ea:	4288      	cmp	r0, r1
 800a6ec:	d00b      	beq.n	800a706 <vTaskSwitchContext+0x72>
 800a6ee:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a6f2:	0091      	lsls	r1, r2, #2
 800a6f4:	4a0a      	ldr	r2, [pc, #40]	; (800a720 <vTaskSwitchContext+0x8c>)
 800a6f6:	440a      	add	r2, r1
 800a6f8:	6852      	ldr	r2, [r2, #4]
 800a6fa:	68d1      	ldr	r1, [r2, #12]
 800a6fc:	4a09      	ldr	r2, [pc, #36]	; (800a724 <vTaskSwitchContext+0x90>)
 800a6fe:	6011      	str	r1, [r2, #0]
 800a700:	4a06      	ldr	r2, [pc, #24]	; (800a71c <vTaskSwitchContext+0x88>)
 800a702:	6013      	str	r3, [r2, #0]
}
 800a704:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a706:	6840      	ldr	r0, [r0, #4]
 800a708:	4662      	mov	r2, ip
 800a70a:	0091      	lsls	r1, r2, #2
 800a70c:	4a04      	ldr	r2, [pc, #16]	; (800a720 <vTaskSwitchContext+0x8c>)
 800a70e:	440a      	add	r2, r1
 800a710:	6050      	str	r0, [r2, #4]
 800a712:	e7ec      	b.n	800a6ee <vTaskSwitchContext+0x5a>
 800a714:	20003104 	.word	0x20003104
 800a718:	20003188 	.word	0x20003188
 800a71c:	2000310c 	.word	0x2000310c
 800a720:	20002c98 	.word	0x20002c98
 800a724:	20002c8c 	.word	0x20002c8c

0800a728 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800a728:	b158      	cbz	r0, 800a742 <vTaskPlaceOnEventList+0x1a>
{
 800a72a:	b510      	push	{r4, lr}
 800a72c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a72e:	4a09      	ldr	r2, [pc, #36]	; (800a754 <vTaskPlaceOnEventList+0x2c>)
 800a730:	6811      	ldr	r1, [r2, #0]
 800a732:	3118      	adds	r1, #24
 800a734:	f7fe fe57 	bl	80093e6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a738:	2101      	movs	r1, #1
 800a73a:	4620      	mov	r0, r4
 800a73c:	f7ff fd46 	bl	800a1cc <prvAddCurrentTaskToDelayedList>
}
 800a740:	bd10      	pop	{r4, pc}
 800a742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800a752:	e7fe      	b.n	800a752 <vTaskPlaceOnEventList+0x2a>
 800a754:	20002c8c 	.word	0x20002c8c

0800a758 <vTaskPlaceOnEventListRestricted>:
	{
 800a758:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800a75a:	b170      	cbz	r0, 800a77a <vTaskPlaceOnEventListRestricted+0x22>
 800a75c:	460d      	mov	r5, r1
 800a75e:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a760:	4a0a      	ldr	r2, [pc, #40]	; (800a78c <vTaskPlaceOnEventListRestricted+0x34>)
 800a762:	6811      	ldr	r1, [r2, #0]
 800a764:	3118      	adds	r1, #24
 800a766:	f7fe fe33 	bl	80093d0 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800a76a:	b10c      	cbz	r4, 800a770 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800a76c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a770:	4621      	mov	r1, r4
 800a772:	4628      	mov	r0, r5
 800a774:	f7ff fd2a 	bl	800a1cc <prvAddCurrentTaskToDelayedList>
	}
 800a778:	bd38      	pop	{r3, r4, r5, pc}
 800a77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77e:	f383 8811 	msr	BASEPRI, r3
 800a782:	f3bf 8f6f 	isb	sy
 800a786:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800a78a:	e7fe      	b.n	800a78a <vTaskPlaceOnEventListRestricted+0x32>
 800a78c:	20002c8c 	.word	0x20002c8c

0800a790 <xTaskRemoveFromEventList>:
{
 800a790:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a792:	68c3      	ldr	r3, [r0, #12]
 800a794:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800a796:	b334      	cbz	r4, 800a7e6 <xTaskRemoveFromEventList+0x56>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a798:	f104 0518 	add.w	r5, r4, #24
 800a79c:	4628      	mov	r0, r5
 800a79e:	f7fe fe3b 	bl	8009418 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7a2:	4b19      	ldr	r3, [pc, #100]	; (800a808 <xTaskRemoveFromEventList+0x78>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	bb3b      	cbnz	r3, 800a7f8 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a7a8:	1d25      	adds	r5, r4, #4
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	f7fe fe34 	bl	8009418 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a7b0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a7b2:	4b16      	ldr	r3, [pc, #88]	; (800a80c <xTaskRemoveFromEventList+0x7c>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4298      	cmp	r0, r3
 800a7b8:	d901      	bls.n	800a7be <xTaskRemoveFromEventList+0x2e>
 800a7ba:	4b14      	ldr	r3, [pc, #80]	; (800a80c <xTaskRemoveFromEventList+0x7c>)
 800a7bc:	6018      	str	r0, [r3, #0]
 800a7be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a7c2:	4629      	mov	r1, r5
 800a7c4:	4b12      	ldr	r3, [pc, #72]	; (800a810 <xTaskRemoveFromEventList+0x80>)
 800a7c6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a7ca:	f7fe fe01 	bl	80093d0 <vListInsertEnd>
			prvResetNextTaskUnblockTime();
 800a7ce:	f7ff fbc9 	bl	8009f64 <prvResetNextTaskUnblockTime>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a7d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a7d4:	4b0f      	ldr	r3, [pc, #60]	; (800a814 <xTaskRemoveFromEventList+0x84>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d911      	bls.n	800a802 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 800a7de:	2001      	movs	r0, #1
 800a7e0:	4b0d      	ldr	r3, [pc, #52]	; (800a818 <xTaskRemoveFromEventList+0x88>)
 800a7e2:	6018      	str	r0, [r3, #0]
}
 800a7e4:	bd38      	pop	{r3, r4, r5, pc}
 800a7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800a7f6:	e7fe      	b.n	800a7f6 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a7f8:	4629      	mov	r1, r5
 800a7fa:	4808      	ldr	r0, [pc, #32]	; (800a81c <xTaskRemoveFromEventList+0x8c>)
 800a7fc:	f7fe fde8 	bl	80093d0 <vListInsertEnd>
 800a800:	e7e7      	b.n	800a7d2 <xTaskRemoveFromEventList+0x42>
		xReturn = pdFALSE;
 800a802:	2000      	movs	r0, #0
	return xReturn;
 800a804:	e7ee      	b.n	800a7e4 <xTaskRemoveFromEventList+0x54>
 800a806:	bf00      	nop
 800a808:	20003104 	.word	0x20003104
 800a80c:	2000310c 	.word	0x2000310c
 800a810:	20002c98 	.word	0x20002c98
 800a814:	20002c8c 	.word	0x20002c8c
 800a818:	20003188 	.word	0x20003188
 800a81c:	20003144 	.word	0x20003144

0800a820 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a820:	4b03      	ldr	r3, [pc, #12]	; (800a830 <vTaskInternalSetTimeOutState+0x10>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a826:	4b03      	ldr	r3, [pc, #12]	; (800a834 <vTaskInternalSetTimeOutState+0x14>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6043      	str	r3, [r0, #4]
}
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	20003140 	.word	0x20003140
 800a834:	20003184 	.word	0x20003184

0800a838 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 800a838:	b1d8      	cbz	r0, 800a872 <xTaskCheckForTimeOut+0x3a>
{
 800a83a:	b570      	push	{r4, r5, r6, lr}
 800a83c:	460c      	mov	r4, r1
 800a83e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800a840:	b301      	cbz	r1, 800a884 <xTaskCheckForTimeOut+0x4c>
	taskENTER_CRITICAL();
 800a842:	f7fe fe57 	bl	80094f4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800a846:	4b1b      	ldr	r3, [pc, #108]	; (800a8b4 <xTaskCheckForTimeOut+0x7c>)
 800a848:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a84a:	686b      	ldr	r3, [r5, #4]
 800a84c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800a84e:	6822      	ldr	r2, [r4, #0]
 800a850:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800a854:	d027      	beq.n	800a8a6 <xTaskCheckForTimeOut+0x6e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a856:	4e18      	ldr	r6, [pc, #96]	; (800a8b8 <xTaskCheckForTimeOut+0x80>)
 800a858:	6836      	ldr	r6, [r6, #0]
 800a85a:	f8d5 c000 	ldr.w	ip, [r5]
 800a85e:	45b4      	cmp	ip, r6
 800a860:	d001      	beq.n	800a866 <xTaskCheckForTimeOut+0x2e>
 800a862:	428b      	cmp	r3, r1
 800a864:	d924      	bls.n	800a8b0 <xTaskCheckForTimeOut+0x78>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a866:	4282      	cmp	r2, r0
 800a868:	d815      	bhi.n	800a896 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait = 0;
 800a86a:	2300      	movs	r3, #0
 800a86c:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800a86e:	2401      	movs	r4, #1
 800a870:	e01a      	b.n	800a8a8 <xTaskCheckForTimeOut+0x70>
 800a872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a876:	f383 8811 	msr	BASEPRI, r3
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800a882:	e7fe      	b.n	800a882 <xTaskCheckForTimeOut+0x4a>
 800a884:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a888:	f383 8811 	msr	BASEPRI, r3
 800a88c:	f3bf 8f6f 	isb	sy
 800a890:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800a894:	e7fe      	b.n	800a894 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= xElapsedTime;
 800a896:	1a5b      	subs	r3, r3, r1
 800a898:	4413      	add	r3, r2
 800a89a:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a89c:	4628      	mov	r0, r5
 800a89e:	f7ff ffbf 	bl	800a820 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a8a2:	2400      	movs	r4, #0
 800a8a4:	e000      	b.n	800a8a8 <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
 800a8a6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800a8a8:	f7fe fe46 	bl	8009538 <vPortExitCritical>
}
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 800a8b0:	2401      	movs	r4, #1
 800a8b2:	e7f9      	b.n	800a8a8 <xTaskCheckForTimeOut+0x70>
 800a8b4:	20003184 	.word	0x20003184
 800a8b8:	20003140 	.word	0x20003140

0800a8bc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800a8bc:	4b01      	ldr	r3, [pc, #4]	; (800a8c4 <vTaskMissedYield+0x8>)
 800a8be:	2201      	movs	r2, #1
 800a8c0:	601a      	str	r2, [r3, #0]
}
 800a8c2:	4770      	bx	lr
 800a8c4:	20003188 	.word	0x20003188

0800a8c8 <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800a8c8:	4b0a      	ldr	r3, [pc, #40]	; (800a8f4 <eTaskConfirmSleepModeStatus+0x2c>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	b95b      	cbnz	r3, 800a8e6 <eTaskConfirmSleepModeStatus+0x1e>
		else if( xYieldPending != pdFALSE )
 800a8ce:	4b0a      	ldr	r3, [pc, #40]	; (800a8f8 <eTaskConfirmSleepModeStatus+0x30>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	b953      	cbnz	r3, 800a8ea <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800a8d4:	4b09      	ldr	r3, [pc, #36]	; (800a8fc <eTaskConfirmSleepModeStatus+0x34>)
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	4b09      	ldr	r3, [pc, #36]	; (800a900 <eTaskConfirmSleepModeStatus+0x38>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d005      	beq.n	800a8ee <eTaskConfirmSleepModeStatus+0x26>
	eSleepModeStatus eReturn = eStandardSleep;
 800a8e2:	2001      	movs	r0, #1
 800a8e4:	4770      	bx	lr
			eReturn = eAbortSleep;
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	4770      	bx	lr
			eReturn = eAbortSleep;
 800a8ea:	2000      	movs	r0, #0
 800a8ec:	4770      	bx	lr
				eReturn = eNoTasksWaitingTimeout;
 800a8ee:	2002      	movs	r0, #2
	}
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	20003144 	.word	0x20003144
 800a8f8:	20003188 	.word	0x20003188
 800a8fc:	2000315c 	.word	0x2000315c
 800a900:	200030f8 	.word	0x200030f8

0800a904 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800a904:	4b05      	ldr	r3, [pc, #20]	; (800a91c <xTaskGetSchedulerState+0x18>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	b133      	cbz	r3, 800a918 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a90a:	4b05      	ldr	r3, [pc, #20]	; (800a920 <xTaskGetSchedulerState+0x1c>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	b10b      	cbz	r3, 800a914 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800a910:	2000      	movs	r0, #0
	}
 800a912:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800a914:	2002      	movs	r0, #2
 800a916:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a918:	2001      	movs	r0, #1
 800a91a:	4770      	bx	lr
 800a91c:	20003158 	.word	0x20003158
 800a920:	20003104 	.word	0x20003104

0800a924 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800a924:	2800      	cmp	r0, #0
 800a926:	d03b      	beq.n	800a9a0 <xTaskPriorityDisinherit+0x7c>
	{
 800a928:	b538      	push	{r3, r4, r5, lr}
 800a92a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800a92c:	4b1e      	ldr	r3, [pc, #120]	; (800a9a8 <xTaskPriorityDisinherit+0x84>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4283      	cmp	r3, r0
 800a932:	d008      	beq.n	800a946 <xTaskPriorityDisinherit+0x22>
 800a934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a938:	f383 8811 	msr	BASEPRI, r3
 800a93c:	f3bf 8f6f 	isb	sy
 800a940:	f3bf 8f4f 	dsb	sy
 800a944:	e7fe      	b.n	800a944 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800a946:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a948:	b943      	cbnz	r3, 800a95c <xTaskPriorityDisinherit+0x38>
 800a94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a94e:	f383 8811 	msr	BASEPRI, r3
 800a952:	f3bf 8f6f 	isb	sy
 800a956:	f3bf 8f4f 	dsb	sy
 800a95a:	e7fe      	b.n	800a95a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800a95c:	3b01      	subs	r3, #1
 800a95e:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a960:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800a962:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800a964:	4291      	cmp	r1, r2
 800a966:	d01d      	beq.n	800a9a4 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a968:	b10b      	cbz	r3, 800a96e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800a96a:	2000      	movs	r0, #0
	}
 800a96c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a96e:	1d05      	adds	r5, r0, #4
 800a970:	4628      	mov	r0, r5
 800a972:	f7fe fd51 	bl	8009418 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a976:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800a978:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a97a:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 800a97e:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800a980:	4b0a      	ldr	r3, [pc, #40]	; (800a9ac <xTaskPriorityDisinherit+0x88>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4298      	cmp	r0, r3
 800a986:	d901      	bls.n	800a98c <xTaskPriorityDisinherit+0x68>
 800a988:	4b08      	ldr	r3, [pc, #32]	; (800a9ac <xTaskPriorityDisinherit+0x88>)
 800a98a:	6018      	str	r0, [r3, #0]
 800a98c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a990:	4629      	mov	r1, r5
 800a992:	4b07      	ldr	r3, [pc, #28]	; (800a9b0 <xTaskPriorityDisinherit+0x8c>)
 800a994:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a998:	f7fe fd1a 	bl	80093d0 <vListInsertEnd>
					xReturn = pdTRUE;
 800a99c:	2001      	movs	r0, #1
 800a99e:	e7e5      	b.n	800a96c <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 800a9a0:	2000      	movs	r0, #0
	}
 800a9a2:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800a9a4:	2000      	movs	r0, #0
 800a9a6:	e7e1      	b.n	800a96c <xTaskPriorityDisinherit+0x48>
 800a9a8:	20002c8c 	.word	0x20002c8c
 800a9ac:	2000310c 	.word	0x2000310c
 800a9b0:	20002c98 	.word	0x20002c98

0800a9b4 <xTaskNotifyWait>:
	{
 800a9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9b6:	4606      	mov	r6, r0
 800a9b8:	460f      	mov	r7, r1
 800a9ba:	4614      	mov	r4, r2
 800a9bc:	461d      	mov	r5, r3
		taskENTER_CRITICAL();
 800a9be:	f7fe fd99 	bl	80094f4 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a9c2:	4b21      	ldr	r3, [pc, #132]	; (800aa48 <xTaskNotifyWait+0x94>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800a9ca:	b2d2      	uxtb	r2, r2
 800a9cc:	2a02      	cmp	r2, #2
 800a9ce:	d00a      	beq.n	800a9e6 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a9d0:	4a1d      	ldr	r2, [pc, #116]	; (800aa48 <xTaskNotifyWait+0x94>)
 800a9d2:	6811      	ldr	r1, [r2, #0]
 800a9d4:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800a9d6:	ea23 0306 	bic.w	r3, r3, r6
 800a9da:	654b      	str	r3, [r1, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a9dc:	6813      	ldr	r3, [r2, #0]
 800a9de:	2201      	movs	r2, #1
 800a9e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 800a9e4:	b9cd      	cbnz	r5, 800aa1a <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 800a9e6:	f7fe fda7 	bl	8009538 <vPortExitCritical>
		taskENTER_CRITICAL();
 800a9ea:	f7fe fd83 	bl	80094f4 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 800a9ee:	b11c      	cbz	r4, 800a9f8 <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a9f0:	4b15      	ldr	r3, [pc, #84]	; (800aa48 <xTaskNotifyWait+0x94>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f6:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a9f8:	4b13      	ldr	r3, [pc, #76]	; (800aa48 <xTaskNotifyWait+0x94>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	2b02      	cmp	r3, #2
 800aa04:	d018      	beq.n	800aa38 <xTaskNotifyWait+0x84>
				xReturn = pdFALSE;
 800aa06:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aa08:	4b0f      	ldr	r3, [pc, #60]	; (800aa48 <xTaskNotifyWait+0x94>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 800aa12:	f7fe fd91 	bl	8009538 <vPortExitCritical>
	}
 800aa16:	4620      	mov	r0, r4
 800aa18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	4628      	mov	r0, r5
 800aa1e:	f7ff fbd5 	bl	800a1cc <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 800aa22:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800aa26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa2a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800aa2e:	f3bf 8f4f 	dsb	sy
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	e7d6      	b.n	800a9e6 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800aa38:	4b03      	ldr	r3, [pc, #12]	; (800aa48 <xTaskNotifyWait+0x94>)
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800aa3e:	ea23 0307 	bic.w	r3, r3, r7
 800aa42:	6553      	str	r3, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 800aa44:	2401      	movs	r4, #1
 800aa46:	e7df      	b.n	800aa08 <xTaskNotifyWait+0x54>
 800aa48:	20002c8c 	.word	0x20002c8c

0800aa4c <xTaskGenericNotify>:
	{
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 800aa4e:	b1a8      	cbz	r0, 800aa7c <xTaskGenericNotify+0x30>
 800aa50:	460f      	mov	r7, r1
 800aa52:	4614      	mov	r4, r2
 800aa54:	461d      	mov	r5, r3
 800aa56:	4606      	mov	r6, r0
		taskENTER_CRITICAL();
 800aa58:	f7fe fd4c 	bl	80094f4 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800aa5c:	b10d      	cbz	r5, 800aa62 <xTaskGenericNotify+0x16>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800aa5e:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800aa60:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800aa62:	f896 3058 	ldrb.w	r3, [r6, #88]	; 0x58
 800aa66:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800aa68:	2202      	movs	r2, #2
 800aa6a:	f886 2058 	strb.w	r2, [r6, #88]	; 0x58
			switch( eAction )
 800aa6e:	2c04      	cmp	r4, #4
 800aa70:	d81f      	bhi.n	800aab2 <xTaskGenericNotify+0x66>
 800aa72:	e8df f004 	tbb	[pc, r4]
 800aa76:	0c2b      	.short	0x0c2b
 800aa78:	1611      	.short	0x1611
 800aa7a:	19          	.byte	0x19
 800aa7b:	00          	.byte	0x00
 800aa7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa80:	f383 8811 	msr	BASEPRI, r3
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800aa8c:	e7fe      	b.n	800aa8c <xTaskGenericNotify+0x40>
					pxTCB->ulNotifiedValue |= ulValue;
 800aa8e:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800aa90:	433a      	orrs	r2, r7
 800aa92:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800aa94:	2401      	movs	r4, #1
					break;
 800aa96:	e01a      	b.n	800aace <xTaskGenericNotify+0x82>
					( pxTCB->ulNotifiedValue )++;
 800aa98:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800aa9a:	3201      	adds	r2, #1
 800aa9c:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800aa9e:	2401      	movs	r4, #1
					break;
 800aaa0:	e015      	b.n	800aace <xTaskGenericNotify+0x82>
					pxTCB->ulNotifiedValue = ulValue;
 800aaa2:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800aaa4:	2401      	movs	r4, #1
					break;
 800aaa6:	e012      	b.n	800aace <xTaskGenericNotify+0x82>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800aaa8:	2b02      	cmp	r3, #2
 800aaaa:	d016      	beq.n	800aada <xTaskGenericNotify+0x8e>
						pxTCB->ulNotifiedValue = ulValue;
 800aaac:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800aaae:	2401      	movs	r4, #1
 800aab0:	e00d      	b.n	800aace <xTaskGenericNotify+0x82>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800aab2:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800aab4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800aab8:	d011      	beq.n	800aade <xTaskGenericNotify+0x92>
 800aaba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aabe:	f383 8811 	msr	BASEPRI, r3
 800aac2:	f3bf 8f6f 	isb	sy
 800aac6:	f3bf 8f4f 	dsb	sy
 800aaca:	e7fe      	b.n	800aaca <xTaskGenericNotify+0x7e>
			switch( eAction )
 800aacc:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d007      	beq.n	800aae2 <xTaskGenericNotify+0x96>
		taskEXIT_CRITICAL();
 800aad2:	f7fe fd31 	bl	8009538 <vPortExitCritical>
	}
 800aad6:	4620      	mov	r0, r4
 800aad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						xReturn = pdFAIL;
 800aada:	2400      	movs	r4, #0
 800aadc:	e7f7      	b.n	800aace <xTaskGenericNotify+0x82>
	BaseType_t xReturn = pdPASS;
 800aade:	2401      	movs	r4, #1
 800aae0:	e7f5      	b.n	800aace <xTaskGenericNotify+0x82>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aae2:	1d35      	adds	r5, r6, #4
 800aae4:	4628      	mov	r0, r5
 800aae6:	f7fe fc97 	bl	8009418 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800aaea:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800aaec:	4b15      	ldr	r3, [pc, #84]	; (800ab44 <xTaskGenericNotify+0xf8>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4298      	cmp	r0, r3
 800aaf2:	d901      	bls.n	800aaf8 <xTaskGenericNotify+0xac>
 800aaf4:	4b13      	ldr	r3, [pc, #76]	; (800ab44 <xTaskGenericNotify+0xf8>)
 800aaf6:	6018      	str	r0, [r3, #0]
 800aaf8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800aafc:	4629      	mov	r1, r5
 800aafe:	4b12      	ldr	r3, [pc, #72]	; (800ab48 <xTaskGenericNotify+0xfc>)
 800ab00:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ab04:	f7fe fc64 	bl	80093d0 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ab08:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800ab0a:	b143      	cbz	r3, 800ab1e <xTaskGenericNotify+0xd2>
 800ab0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab10:	f383 8811 	msr	BASEPRI, r3
 800ab14:	f3bf 8f6f 	isb	sy
 800ab18:	f3bf 8f4f 	dsb	sy
 800ab1c:	e7fe      	b.n	800ab1c <xTaskGenericNotify+0xd0>
					prvResetNextTaskUnblockTime();
 800ab1e:	f7ff fa21 	bl	8009f64 <prvResetNextTaskUnblockTime>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab22:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800ab24:	4b09      	ldr	r3, [pc, #36]	; (800ab4c <xTaskGenericNotify+0x100>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d9d1      	bls.n	800aad2 <xTaskGenericNotify+0x86>
					taskYIELD_IF_USING_PREEMPTION();
 800ab2e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ab32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab36:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800ab3a:	f3bf 8f4f 	dsb	sy
 800ab3e:	f3bf 8f6f 	isb	sy
 800ab42:	e7c6      	b.n	800aad2 <xTaskGenericNotify+0x86>
 800ab44:	2000310c 	.word	0x2000310c
 800ab48:	20002c98 	.word	0x20002c98
 800ab4c:	20002c8c 	.word	0x20002c8c

0800ab50 <xTaskGenericNotifyFromISR>:
		configASSERT( xTaskToNotify );
 800ab50:	b310      	cbz	r0, 800ab98 <xTaskGenericNotifyFromISR+0x48>
	{
 800ab52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab56:	460e      	mov	r6, r1
 800ab58:	4614      	mov	r4, r2
 800ab5a:	461d      	mov	r5, r3
 800ab5c:	4607      	mov	r7, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab5e:	f7fe fe5f 	bl	8009820 <vPortValidateInterruptPriority>
	__asm volatile
 800ab62:	f3ef 8311 	mrs	r3, BASEPRI
 800ab66:	f04f 0250 	mov.w	r2, #80	; 0x50
 800ab6a:	f382 8811 	msr	BASEPRI, r2
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f3bf 8f4f 	dsb	sy
 800ab76:	4698      	mov	r8, r3
			if( pulPreviousNotificationValue != NULL )
 800ab78:	b10d      	cbz	r5, 800ab7e <xTaskGenericNotifyFromISR+0x2e>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ab7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab7c:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ab7e:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 800ab82:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ab84:	2202      	movs	r2, #2
 800ab86:	f887 2058 	strb.w	r2, [r7, #88]	; 0x58
			switch( eAction )
 800ab8a:	2c04      	cmp	r4, #4
 800ab8c:	d81f      	bhi.n	800abce <xTaskGenericNotifyFromISR+0x7e>
 800ab8e:	e8df f004 	tbb	[pc, r4]
 800ab92:	0c2b      	.short	0x0c2b
 800ab94:	1611      	.short	0x1611
 800ab96:	19          	.byte	0x19
 800ab97:	00          	.byte	0x00
	__asm volatile
 800ab98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800aba8:	e7fe      	b.n	800aba8 <xTaskGenericNotifyFromISR+0x58>
					pxTCB->ulNotifiedValue |= ulValue;
 800abaa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abac:	4332      	orrs	r2, r6
 800abae:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800abb0:	2401      	movs	r4, #1
					break;
 800abb2:	e01a      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
					( pxTCB->ulNotifiedValue )++;
 800abb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abb6:	3201      	adds	r2, #1
 800abb8:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800abba:	2401      	movs	r4, #1
					break;
 800abbc:	e015      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
					pxTCB->ulNotifiedValue = ulValue;
 800abbe:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800abc0:	2401      	movs	r4, #1
					break;
 800abc2:	e012      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	d017      	beq.n	800abf8 <xTaskGenericNotifyFromISR+0xa8>
						pxTCB->ulNotifiedValue = ulValue;
 800abc8:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800abca:	2401      	movs	r4, #1
 800abcc:	e00d      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800abce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abd0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800abd4:	d012      	beq.n	800abfc <xTaskGenericNotifyFromISR+0xac>
 800abd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abda:	f383 8811 	msr	BASEPRI, r3
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	f3bf 8f4f 	dsb	sy
 800abe6:	e7fe      	b.n	800abe6 <xTaskGenericNotifyFromISR+0x96>
			switch( eAction )
 800abe8:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800abea:	2b01      	cmp	r3, #1
 800abec:	d008      	beq.n	800ac00 <xTaskGenericNotifyFromISR+0xb0>
	__asm volatile
 800abee:	f388 8811 	msr	BASEPRI, r8
	}
 800abf2:	4620      	mov	r0, r4
 800abf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						xReturn = pdFAIL;
 800abf8:	2400      	movs	r4, #0
 800abfa:	e7f6      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
	BaseType_t xReturn = pdPASS;
 800abfc:	2401      	movs	r4, #1
 800abfe:	e7f4      	b.n	800abea <xTaskGenericNotifyFromISR+0x9a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ac00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac02:	b143      	cbz	r3, 800ac16 <xTaskGenericNotifyFromISR+0xc6>
	__asm volatile
 800ac04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac08:	f383 8811 	msr	BASEPRI, r3
 800ac0c:	f3bf 8f6f 	isb	sy
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	e7fe      	b.n	800ac14 <xTaskGenericNotifyFromISR+0xc4>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac16:	4b15      	ldr	r3, [pc, #84]	; (800ac6c <xTaskGenericNotifyFromISR+0x11c>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	bb0b      	cbnz	r3, 800ac60 <xTaskGenericNotifyFromISR+0x110>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac1c:	1d3d      	adds	r5, r7, #4
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f7fe fbfa 	bl	8009418 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac26:	4b12      	ldr	r3, [pc, #72]	; (800ac70 <xTaskGenericNotifyFromISR+0x120>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	4298      	cmp	r0, r3
 800ac2c:	d901      	bls.n	800ac32 <xTaskGenericNotifyFromISR+0xe2>
 800ac2e:	4b10      	ldr	r3, [pc, #64]	; (800ac70 <xTaskGenericNotifyFromISR+0x120>)
 800ac30:	6018      	str	r0, [r3, #0]
 800ac32:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ac36:	4629      	mov	r1, r5
 800ac38:	4b0e      	ldr	r3, [pc, #56]	; (800ac74 <xTaskGenericNotifyFromISR+0x124>)
 800ac3a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ac3e:	f7fe fbc7 	bl	80093d0 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac44:	4b0c      	ldr	r3, [pc, #48]	; (800ac78 <xTaskGenericNotifyFromISR+0x128>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d9cf      	bls.n	800abee <xTaskGenericNotifyFromISR+0x9e>
					if( pxHigherPriorityTaskWoken != NULL )
 800ac4e:	9b06      	ldr	r3, [sp, #24]
 800ac50:	b113      	cbz	r3, 800ac58 <xTaskGenericNotifyFromISR+0x108>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800ac52:	2301      	movs	r3, #1
 800ac54:	9a06      	ldr	r2, [sp, #24]
 800ac56:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 800ac58:	4b08      	ldr	r3, [pc, #32]	; (800ac7c <xTaskGenericNotifyFromISR+0x12c>)
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	601a      	str	r2, [r3, #0]
 800ac5e:	e7c6      	b.n	800abee <xTaskGenericNotifyFromISR+0x9e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ac60:	f107 0118 	add.w	r1, r7, #24
 800ac64:	4806      	ldr	r0, [pc, #24]	; (800ac80 <xTaskGenericNotifyFromISR+0x130>)
 800ac66:	f7fe fbb3 	bl	80093d0 <vListInsertEnd>
 800ac6a:	e7ea      	b.n	800ac42 <xTaskGenericNotifyFromISR+0xf2>
 800ac6c:	20003104 	.word	0x20003104
 800ac70:	2000310c 	.word	0x2000310c
 800ac74:	20002c98 	.word	0x20002c98
 800ac78:	20002c8c 	.word	0x20002c8c
 800ac7c:	20003188 	.word	0x20003188
 800ac80:	20003144 	.word	0x20003144

0800ac84 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac84:	4b06      	ldr	r3, [pc, #24]	; (800aca0 <prvGetNextExpireTime+0x1c>)
 800ac86:	681a      	ldr	r2, [r3, #0]
 800ac88:	6813      	ldr	r3, [r2, #0]
 800ac8a:	b92b      	cbnz	r3, 800ac98 <prvGetNextExpireTime+0x14>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ac90:	b923      	cbnz	r3, 800ac9c <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac92:	68d3      	ldr	r3, [r2, #12]
 800ac94:	6818      	ldr	r0, [r3, #0]
 800ac96:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac98:	2300      	movs	r3, #0
 800ac9a:	e7f8      	b.n	800ac8e <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ac9c:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800ac9e:	4770      	bx	lr
 800aca0:	2000318c 	.word	0x2000318c

0800aca4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aca4:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aca6:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aca8:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800acaa:	4291      	cmp	r1, r2
 800acac:	d80c      	bhi.n	800acc8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acae:	1ad2      	subs	r2, r2, r3
 800acb0:	6983      	ldr	r3, [r0, #24]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d301      	bcc.n	800acba <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800acb6:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800acb8:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800acba:	1d01      	adds	r1, r0, #4
 800acbc:	4b09      	ldr	r3, [pc, #36]	; (800ace4 <prvInsertTimerInActiveList+0x40>)
 800acbe:	6818      	ldr	r0, [r3, #0]
 800acc0:	f7fe fb91 	bl	80093e6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800acc4:	2000      	movs	r0, #0
 800acc6:	e7f7      	b.n	800acb8 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800acc8:	429a      	cmp	r2, r3
 800acca:	d201      	bcs.n	800acd0 <prvInsertTimerInActiveList+0x2c>
 800accc:	4299      	cmp	r1, r3
 800acce:	d206      	bcs.n	800acde <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800acd0:	1d01      	adds	r1, r0, #4
 800acd2:	4b05      	ldr	r3, [pc, #20]	; (800ace8 <prvInsertTimerInActiveList+0x44>)
 800acd4:	6818      	ldr	r0, [r3, #0]
 800acd6:	f7fe fb86 	bl	80093e6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800acda:	2000      	movs	r0, #0
 800acdc:	e7ec      	b.n	800acb8 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800acde:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800ace0:	e7ea      	b.n	800acb8 <prvInsertTimerInActiveList+0x14>
 800ace2:	bf00      	nop
 800ace4:	20003190 	.word	0x20003190
 800ace8:	2000318c 	.word	0x2000318c

0800acec <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800acec:	b530      	push	{r4, r5, lr}
 800acee:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800acf0:	f7fe fc00 	bl	80094f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800acf4:	4b11      	ldr	r3, [pc, #68]	; (800ad3c <prvCheckForValidListAndQueue+0x50>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	b11b      	cbz	r3, 800ad02 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800acfa:	f7fe fc1d 	bl	8009538 <vPortExitCritical>
}
 800acfe:	b003      	add	sp, #12
 800ad00:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800ad02:	4d0f      	ldr	r5, [pc, #60]	; (800ad40 <prvCheckForValidListAndQueue+0x54>)
 800ad04:	4628      	mov	r0, r5
 800ad06:	f7fe fb55 	bl	80093b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ad0a:	4c0e      	ldr	r4, [pc, #56]	; (800ad44 <prvCheckForValidListAndQueue+0x58>)
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f7fe fb51 	bl	80093b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ad12:	4b0d      	ldr	r3, [pc, #52]	; (800ad48 <prvCheckForValidListAndQueue+0x5c>)
 800ad14:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ad16:	4b0d      	ldr	r3, [pc, #52]	; (800ad4c <prvCheckForValidListAndQueue+0x60>)
 800ad18:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	4b0c      	ldr	r3, [pc, #48]	; (800ad50 <prvCheckForValidListAndQueue+0x64>)
 800ad20:	4a0c      	ldr	r2, [pc, #48]	; (800ad54 <prvCheckForValidListAndQueue+0x68>)
 800ad22:	2110      	movs	r1, #16
 800ad24:	200a      	movs	r0, #10
 800ad26:	f7fe fe9c 	bl	8009a62 <xQueueGenericCreateStatic>
 800ad2a:	4b04      	ldr	r3, [pc, #16]	; (800ad3c <prvCheckForValidListAndQueue+0x50>)
 800ad2c:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d0e3      	beq.n	800acfa <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ad32:	4909      	ldr	r1, [pc, #36]	; (800ad58 <prvCheckForValidListAndQueue+0x6c>)
 800ad34:	f7ff f8b8 	bl	8009ea8 <vQueueAddToRegistry>
 800ad38:	e7df      	b.n	800acfa <prvCheckForValidListAndQueue+0xe>
 800ad3a:	bf00      	nop
 800ad3c:	200032b0 	.word	0x200032b0
 800ad40:	20003234 	.word	0x20003234
 800ad44:	20003248 	.word	0x20003248
 800ad48:	2000318c 	.word	0x2000318c
 800ad4c:	20003190 	.word	0x20003190
 800ad50:	20003260 	.word	0x20003260
 800ad54:	20003194 	.word	0x20003194
 800ad58:	08016a3c 	.word	0x08016a3c

0800ad5c <xTimerCreateTimerTask>:
{
 800ad5c:	b510      	push	{r4, lr}
 800ad5e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800ad60:	f7ff ffc4 	bl	800acec <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800ad64:	4b12      	ldr	r3, [pc, #72]	; (800adb0 <xTimerCreateTimerTask+0x54>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	b1cb      	cbz	r3, 800ad9e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ad6a:	2400      	movs	r4, #0
 800ad6c:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ad6e:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ad70:	aa07      	add	r2, sp, #28
 800ad72:	a906      	add	r1, sp, #24
 800ad74:	a805      	add	r0, sp, #20
 800ad76:	f7fe f9ff 	bl	8009178 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ad7a:	9b05      	ldr	r3, [sp, #20]
 800ad7c:	9302      	str	r3, [sp, #8]
 800ad7e:	9b06      	ldr	r3, [sp, #24]
 800ad80:	9301      	str	r3, [sp, #4]
 800ad82:	2302      	movs	r3, #2
 800ad84:	9300      	str	r3, [sp, #0]
 800ad86:	4623      	mov	r3, r4
 800ad88:	9a07      	ldr	r2, [sp, #28]
 800ad8a:	490a      	ldr	r1, [pc, #40]	; (800adb4 <xTimerCreateTimerTask+0x58>)
 800ad8c:	480a      	ldr	r0, [pc, #40]	; (800adb8 <xTimerCreateTimerTask+0x5c>)
 800ad8e:	f7ff fa5b 	bl	800a248 <xTaskCreateStatic>
 800ad92:	4b0a      	ldr	r3, [pc, #40]	; (800adbc <xTimerCreateTimerTask+0x60>)
 800ad94:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800ad96:	b110      	cbz	r0, 800ad9e <xTimerCreateTimerTask+0x42>
}
 800ad98:	2001      	movs	r0, #1
 800ad9a:	b008      	add	sp, #32
 800ad9c:	bd10      	pop	{r4, pc}
 800ad9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800adae:	e7fe      	b.n	800adae <xTimerCreateTimerTask+0x52>
 800adb0:	200032b0 	.word	0x200032b0
 800adb4:	08016a44 	.word	0x08016a44
 800adb8:	0800b0c1 	.word	0x0800b0c1
 800adbc:	200032b4 	.word	0x200032b4

0800adc0 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800adc0:	b1b8      	cbz	r0, 800adf2 <xTimerGenericCommand+0x32>
 800adc2:	469c      	mov	ip, r3
 800adc4:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800adc6:	4818      	ldr	r0, [pc, #96]	; (800ae28 <xTimerGenericCommand+0x68>)
 800adc8:	6800      	ldr	r0, [r0, #0]
 800adca:	b358      	cbz	r0, 800ae24 <xTimerGenericCommand+0x64>
{
 800adcc:	b500      	push	{lr}
 800adce:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800add0:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800add2:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800add4:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800add6:	2905      	cmp	r1, #5
 800add8:	dc1c      	bgt.n	800ae14 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800adda:	f7ff fd93 	bl	800a904 <xTaskGetSchedulerState>
 800adde:	2802      	cmp	r0, #2
 800ade0:	d010      	beq.n	800ae04 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ade2:	2300      	movs	r3, #0
 800ade4:	461a      	mov	r2, r3
 800ade6:	4669      	mov	r1, sp
 800ade8:	480f      	ldr	r0, [pc, #60]	; (800ae28 <xTimerGenericCommand+0x68>)
 800adea:	6800      	ldr	r0, [r0, #0]
 800adec:	f7fe fe83 	bl	8009af6 <xQueueGenericSend>
 800adf0:	e015      	b.n	800ae1e <xTimerGenericCommand+0x5e>
 800adf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf6:	f383 8811 	msr	BASEPRI, r3
 800adfa:	f3bf 8f6f 	isb	sy
 800adfe:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800ae02:	e7fe      	b.n	800ae02 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ae04:	2300      	movs	r3, #0
 800ae06:	9a06      	ldr	r2, [sp, #24]
 800ae08:	4669      	mov	r1, sp
 800ae0a:	4807      	ldr	r0, [pc, #28]	; (800ae28 <xTimerGenericCommand+0x68>)
 800ae0c:	6800      	ldr	r0, [r0, #0]
 800ae0e:	f7fe fe72 	bl	8009af6 <xQueueGenericSend>
 800ae12:	e004      	b.n	800ae1e <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ae14:	2300      	movs	r3, #0
 800ae16:	4662      	mov	r2, ip
 800ae18:	4669      	mov	r1, sp
 800ae1a:	f7fe ff30 	bl	8009c7e <xQueueGenericSendFromISR>
}
 800ae1e:	b005      	add	sp, #20
 800ae20:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 800ae24:	2000      	movs	r0, #0
}
 800ae26:	4770      	bx	lr
 800ae28:	200032b0 	.word	0x200032b0

0800ae2c <prvSwitchTimerLists>:
{
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae30:	4b1b      	ldr	r3, [pc, #108]	; (800aea0 <prvSwitchTimerLists+0x74>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	b362      	cbz	r2, 800ae92 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae3c:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae3e:	1d25      	adds	r5, r4, #4
 800ae40:	4628      	mov	r0, r5
 800ae42:	f7fe fae9 	bl	8009418 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae46:	6a23      	ldr	r3, [r4, #32]
 800ae48:	4620      	mov	r0, r4
 800ae4a:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae4c:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ae50:	f013 0f04 	tst.w	r3, #4
 800ae54:	d0ec      	beq.n	800ae30 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae56:	69a3      	ldr	r3, [r4, #24]
 800ae58:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800ae5a:	429e      	cmp	r6, r3
 800ae5c:	d207      	bcs.n	800ae6e <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae5e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae60:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae62:	4629      	mov	r1, r5
 800ae64:	4b0e      	ldr	r3, [pc, #56]	; (800aea0 <prvSwitchTimerLists+0x74>)
 800ae66:	6818      	ldr	r0, [r3, #0]
 800ae68:	f7fe fabd 	bl	80093e6 <vListInsert>
 800ae6c:	e7e0      	b.n	800ae30 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae6e:	2100      	movs	r1, #0
 800ae70:	9100      	str	r1, [sp, #0]
 800ae72:	460b      	mov	r3, r1
 800ae74:	4632      	mov	r2, r6
 800ae76:	4620      	mov	r0, r4
 800ae78:	f7ff ffa2 	bl	800adc0 <xTimerGenericCommand>
				configASSERT( xResult );
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	d1d7      	bne.n	800ae30 <prvSwitchTimerLists+0x4>
 800ae80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	e7fe      	b.n	800ae90 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800ae92:	4a04      	ldr	r2, [pc, #16]	; (800aea4 <prvSwitchTimerLists+0x78>)
 800ae94:	6810      	ldr	r0, [r2, #0]
 800ae96:	4902      	ldr	r1, [pc, #8]	; (800aea0 <prvSwitchTimerLists+0x74>)
 800ae98:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800ae9a:	6013      	str	r3, [r2, #0]
}
 800ae9c:	b002      	add	sp, #8
 800ae9e:	bd70      	pop	{r4, r5, r6, pc}
 800aea0:	2000318c 	.word	0x2000318c
 800aea4:	20003190 	.word	0x20003190

0800aea8 <prvSampleTimeNow>:
{
 800aea8:	b538      	push	{r3, r4, r5, lr}
 800aeaa:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800aeac:	f7ff fa92 	bl	800a3d4 <xTaskGetTickCount>
 800aeb0:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800aeb2:	4b07      	ldr	r3, [pc, #28]	; (800aed0 <prvSampleTimeNow+0x28>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4283      	cmp	r3, r0
 800aeb8:	d805      	bhi.n	800aec6 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800aeba:	2300      	movs	r3, #0
 800aebc:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800aebe:	4b04      	ldr	r3, [pc, #16]	; (800aed0 <prvSampleTimeNow+0x28>)
 800aec0:	601c      	str	r4, [r3, #0]
}
 800aec2:	4620      	mov	r0, r4
 800aec4:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800aec6:	f7ff ffb1 	bl	800ae2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aeca:	2301      	movs	r3, #1
 800aecc:	602b      	str	r3, [r5, #0]
 800aece:	e7f6      	b.n	800aebe <prvSampleTimeNow+0x16>
 800aed0:	2000325c 	.word	0x2000325c

0800aed4 <prvProcessExpiredTimer>:
{
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	4606      	mov	r6, r0
 800aeda:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aedc:	4917      	ldr	r1, [pc, #92]	; (800af3c <prvProcessExpiredTimer+0x68>)
 800aede:	6809      	ldr	r1, [r1, #0]
 800aee0:	68c9      	ldr	r1, [r1, #12]
 800aee2:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aee4:	1d20      	adds	r0, r4, #4
 800aee6:	f7fe fa97 	bl	8009418 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aeea:	f894 c028 	ldrb.w	ip, [r4, #40]	; 0x28
 800aeee:	f01c 0f04 	tst.w	ip, #4
 800aef2:	d108      	bne.n	800af06 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aef4:	f02c 0c01 	bic.w	ip, ip, #1
 800aef8:	f884 c028 	strb.w	ip, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aefc:	6a23      	ldr	r3, [r4, #32]
 800aefe:	4620      	mov	r0, r4
 800af00:	4798      	blx	r3
}
 800af02:	b002      	add	sp, #8
 800af04:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800af06:	69a1      	ldr	r1, [r4, #24]
 800af08:	4633      	mov	r3, r6
 800af0a:	462a      	mov	r2, r5
 800af0c:	4431      	add	r1, r6
 800af0e:	4620      	mov	r0, r4
 800af10:	f7ff fec8 	bl	800aca4 <prvInsertTimerInActiveList>
 800af14:	2800      	cmp	r0, #0
 800af16:	d0f1      	beq.n	800aefc <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af18:	2100      	movs	r1, #0
 800af1a:	9100      	str	r1, [sp, #0]
 800af1c:	460b      	mov	r3, r1
 800af1e:	4632      	mov	r2, r6
 800af20:	4620      	mov	r0, r4
 800af22:	f7ff ff4d 	bl	800adc0 <xTimerGenericCommand>
			configASSERT( xResult );
 800af26:	2800      	cmp	r0, #0
 800af28:	d1e8      	bne.n	800aefc <prvProcessExpiredTimer+0x28>
 800af2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2e:	f383 8811 	msr	BASEPRI, r3
 800af32:	f3bf 8f6f 	isb	sy
 800af36:	f3bf 8f4f 	dsb	sy
 800af3a:	e7fe      	b.n	800af3a <prvProcessExpiredTimer+0x66>
 800af3c:	2000318c 	.word	0x2000318c

0800af40 <prvProcessTimerOrBlockTask>:
{
 800af40:	b570      	push	{r4, r5, r6, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	4606      	mov	r6, r0
 800af46:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800af48:	f7ff fa3c 	bl	800a3c4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800af4c:	a801      	add	r0, sp, #4
 800af4e:	f7ff ffab 	bl	800aea8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800af52:	9b01      	ldr	r3, [sp, #4]
 800af54:	bb33      	cbnz	r3, 800afa4 <prvProcessTimerOrBlockTask+0x64>
 800af56:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800af58:	b90c      	cbnz	r4, 800af5e <prvProcessTimerOrBlockTask+0x1e>
 800af5a:	42b0      	cmp	r0, r6
 800af5c:	d219      	bcs.n	800af92 <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 800af5e:	b124      	cbz	r4, 800af6a <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800af60:	4a12      	ldr	r2, [pc, #72]	; (800afac <prvProcessTimerOrBlockTask+0x6c>)
 800af62:	6812      	ldr	r2, [r2, #0]
 800af64:	6812      	ldr	r2, [r2, #0]
 800af66:	b9da      	cbnz	r2, 800afa0 <prvProcessTimerOrBlockTask+0x60>
 800af68:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800af6a:	4622      	mov	r2, r4
 800af6c:	1b71      	subs	r1, r6, r5
 800af6e:	4b10      	ldr	r3, [pc, #64]	; (800afb0 <prvProcessTimerOrBlockTask+0x70>)
 800af70:	6818      	ldr	r0, [r3, #0]
 800af72:	f7fe ffad 	bl	8009ed0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800af76:	f7ff fad9 	bl	800a52c <xTaskResumeAll>
 800af7a:	b9a8      	cbnz	r0, 800afa8 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 800af7c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800af80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af84:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800af88:	f3bf 8f4f 	dsb	sy
 800af8c:	f3bf 8f6f 	isb	sy
 800af90:	e00a      	b.n	800afa8 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800af92:	f7ff facb 	bl	800a52c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800af96:	4629      	mov	r1, r5
 800af98:	4630      	mov	r0, r6
 800af9a:	f7ff ff9b 	bl	800aed4 <prvProcessExpiredTimer>
 800af9e:	e003      	b.n	800afa8 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800afa0:	461c      	mov	r4, r3
 800afa2:	e7e2      	b.n	800af6a <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
 800afa4:	f7ff fac2 	bl	800a52c <xTaskResumeAll>
}
 800afa8:	b002      	add	sp, #8
 800afaa:	bd70      	pop	{r4, r5, r6, pc}
 800afac:	20003190 	.word	0x20003190
 800afb0:	200032b0 	.word	0x200032b0

0800afb4 <prvProcessReceivedCommands>:
{
 800afb4:	b510      	push	{r4, lr}
 800afb6:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800afb8:	e002      	b.n	800afc0 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800afba:	9b04      	ldr	r3, [sp, #16]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	da0f      	bge.n	800afe0 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800afc0:	2200      	movs	r2, #0
 800afc2:	a904      	add	r1, sp, #16
 800afc4:	4b3d      	ldr	r3, [pc, #244]	; (800b0bc <prvProcessReceivedCommands+0x108>)
 800afc6:	6818      	ldr	r0, [r3, #0]
 800afc8:	f7fe febf 	bl	8009d4a <xQueueReceive>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d073      	beq.n	800b0b8 <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800afd0:	9b04      	ldr	r3, [sp, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	daf1      	bge.n	800afba <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800afd6:	9907      	ldr	r1, [sp, #28]
 800afd8:	9806      	ldr	r0, [sp, #24]
 800afda:	9b05      	ldr	r3, [sp, #20]
 800afdc:	4798      	blx	r3
 800afde:	e7ec      	b.n	800afba <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800afe0:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800afe2:	6963      	ldr	r3, [r4, #20]
 800afe4:	b113      	cbz	r3, 800afec <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afe6:	1d20      	adds	r0, r4, #4
 800afe8:	f7fe fa16 	bl	8009418 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afec:	a803      	add	r0, sp, #12
 800afee:	f7ff ff5b 	bl	800aea8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 800aff2:	9b04      	ldr	r3, [sp, #16]
 800aff4:	2b09      	cmp	r3, #9
 800aff6:	d8e3      	bhi.n	800afc0 <prvProcessReceivedCommands+0xc>
 800aff8:	e8df f003 	tbb	[pc, r3]
 800affc:	30050505 	.word	0x30050505
 800b000:	05055037 	.word	0x05055037
 800b004:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b006:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b00a:	f043 0301 	orr.w	r3, r3, #1
 800b00e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b012:	9b05      	ldr	r3, [sp, #20]
 800b014:	69a1      	ldr	r1, [r4, #24]
 800b016:	4602      	mov	r2, r0
 800b018:	4419      	add	r1, r3
 800b01a:	4620      	mov	r0, r4
 800b01c:	f7ff fe42 	bl	800aca4 <prvInsertTimerInActiveList>
 800b020:	2800      	cmp	r0, #0
 800b022:	d0cd      	beq.n	800afc0 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b024:	6a23      	ldr	r3, [r4, #32]
 800b026:	4620      	mov	r0, r4
 800b028:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b02a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b02e:	f013 0f04 	tst.w	r3, #4
 800b032:	d0c5      	beq.n	800afc0 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b034:	69a2      	ldr	r2, [r4, #24]
 800b036:	2100      	movs	r1, #0
 800b038:	9100      	str	r1, [sp, #0]
 800b03a:	460b      	mov	r3, r1
 800b03c:	9805      	ldr	r0, [sp, #20]
 800b03e:	4402      	add	r2, r0
 800b040:	4620      	mov	r0, r4
 800b042:	f7ff febd 	bl	800adc0 <xTimerGenericCommand>
							configASSERT( xResult );
 800b046:	2800      	cmp	r0, #0
 800b048:	d1ba      	bne.n	800afc0 <prvProcessReceivedCommands+0xc>
 800b04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b04e:	f383 8811 	msr	BASEPRI, r3
 800b052:	f3bf 8f6f 	isb	sy
 800b056:	f3bf 8f4f 	dsb	sy
 800b05a:	e7fe      	b.n	800b05a <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b05c:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b060:	f023 0301 	bic.w	r3, r3, #1
 800b064:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 800b068:	e7aa      	b.n	800afc0 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b06a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b06e:	f043 0301 	orr.w	r3, r3, #1
 800b072:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b076:	9905      	ldr	r1, [sp, #20]
 800b078:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b07a:	b131      	cbz	r1, 800b08a <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b07c:	4603      	mov	r3, r0
 800b07e:	4602      	mov	r2, r0
 800b080:	4401      	add	r1, r0
 800b082:	4620      	mov	r0, r4
 800b084:	f7ff fe0e 	bl	800aca4 <prvInsertTimerInActiveList>
					break;
 800b088:	e79a      	b.n	800afc0 <prvProcessReceivedCommands+0xc>
 800b08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b08e:	f383 8811 	msr	BASEPRI, r3
 800b092:	f3bf 8f6f 	isb	sy
 800b096:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b09a:	e7fe      	b.n	800b09a <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b09c:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800b0a0:	f013 0f02 	tst.w	r3, #2
 800b0a4:	d004      	beq.n	800b0b0 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b0a6:	f023 0301 	bic.w	r3, r3, #1
 800b0aa:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800b0ae:	e787      	b.n	800afc0 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f7fe f947 	bl	8009344 <vPortFree>
 800b0b6:	e783      	b.n	800afc0 <prvProcessReceivedCommands+0xc>
}
 800b0b8:	b008      	add	sp, #32
 800b0ba:	bd10      	pop	{r4, pc}
 800b0bc:	200032b0 	.word	0x200032b0

0800b0c0 <prvTimerTask>:
{
 800b0c0:	b500      	push	{lr}
 800b0c2:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0c4:	a801      	add	r0, sp, #4
 800b0c6:	f7ff fddd 	bl	800ac84 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b0ca:	9901      	ldr	r1, [sp, #4]
 800b0cc:	f7ff ff38 	bl	800af40 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800b0d0:	f7ff ff70 	bl	800afb4 <prvProcessReceivedCommands>
	for( ;; )
 800b0d4:	e7f6      	b.n	800b0c4 <prvTimerTask+0x4>
	...

0800b0d8 <LmHandlerPackageIsInitialized>:
    }
}

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800b0d8:	2804      	cmp	r0, #4
 800b0da:	d807      	bhi.n	800b0ec <LmHandlerPackageIsInitialized+0x14>
{
 800b0dc:	b508      	push	{r3, lr}
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800b0de:	4b05      	ldr	r3, [pc, #20]	; (800b0f4 <LmHandlerPackageIsInitialized+0x1c>)
 800b0e0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b0e4:	689b      	ldr	r3, [r3, #8]
 800b0e6:	b11b      	cbz	r3, 800b0f0 <LmHandlerPackageIsInitialized+0x18>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800b0e8:	4798      	blx	r3
    }
    else
    {
        return false;
    }
}
 800b0ea:	bd08      	pop	{r3, pc}
        return false;
 800b0ec:	2000      	movs	r0, #0
}
 800b0ee:	4770      	bx	lr
        return false;
 800b0f0:	2000      	movs	r0, #0
 800b0f2:	e7fa      	b.n	800b0ea <LmHandlerPackageIsInitialized+0x12>
 800b0f4:	200033d0 	.word	0x200033d0

0800b0f8 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800b0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fa:	4605      	mov	r5, r0
 800b0fc:	460f      	mov	r7, r1
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b0fe:	2400      	movs	r4, #0
 800b100:	e005      	b.n	800b10e <LmHandlerPackagesNotify+0x16>
        {
            switch( notifyType )
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800b102:	69db      	ldr	r3, [r3, #28]
 800b104:	b10b      	cbz	r3, 800b10a <LmHandlerPackagesNotify+0x12>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800b106:	4638      	mov	r0, r7
 800b108:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b10a:	3401      	adds	r4, #1
 800b10c:	b264      	sxtb	r4, r4
 800b10e:	2c04      	cmp	r4, #4
 800b110:	dc34      	bgt.n	800b17c <LmHandlerPackagesNotify+0x84>
        if( LmHandlerPackages[i] != NULL )
 800b112:	4626      	mov	r6, r4
 800b114:	4b1a      	ldr	r3, [pc, #104]	; (800b180 <LmHandlerPackagesNotify+0x88>)
 800b116:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d0f5      	beq.n	800b10a <LmHandlerPackagesNotify+0x12>
            switch( notifyType )
 800b11e:	2d03      	cmp	r5, #3
 800b120:	d8f3      	bhi.n	800b10a <LmHandlerPackagesNotify+0x12>
 800b122:	a201      	add	r2, pc, #4	; (adr r2, 800b128 <LmHandlerPackagesNotify+0x30>)
 800b124:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800b128:	0800b103 	.word	0x0800b103
 800b12c:	0800b139 	.word	0x0800b139
 800b130:	0800b165 	.word	0x0800b165
 800b134:	0800b171 	.word	0x0800b171
                        break;
                    }
                case PACKAGE_MCPS_INDICATION:
                    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800b138:	6a1a      	ldr	r2, [r3, #32]
 800b13a:	2a00      	cmp	r2, #0
 800b13c:	d0e5      	beq.n	800b10a <LmHandlerPackagesNotify+0x12>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800b13e:	781a      	ldrb	r2, [r3, #0]
 800b140:	78fb      	ldrb	r3, [r7, #3]
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800b142:	429a      	cmp	r2, r3
 800b144:	d007      	beq.n	800b156 <LmHandlerPackagesNotify+0x5e>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800b146:	2c00      	cmp	r4, #0
 800b148:	d1df      	bne.n	800b10a <LmHandlerPackagesNotify+0x12>
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
 800b14a:	4b0d      	ldr	r3, [pc, #52]	; (800b180 <LmHandlerPackagesNotify+0x88>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	4798      	blx	r3
 800b152:	2800      	cmp	r0, #0
 800b154:	d0d9      	beq.n	800b10a <LmHandlerPackagesNotify+0x12>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800b156:	4b0a      	ldr	r3, [pc, #40]	; (800b180 <LmHandlerPackagesNotify+0x88>)
 800b158:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	4638      	mov	r0, r7
 800b160:	4798      	blx	r3
 800b162:	e7d2      	b.n	800b10a <LmHandlerPackagesNotify+0x12>
                        }
                        break;
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800b164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0cf      	beq.n	800b10a <LmHandlerPackagesNotify+0x12>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800b16a:	4638      	mov	r0, r7
 800b16c:	4798      	blx	r3
 800b16e:	e7cc      	b.n	800b10a <LmHandlerPackagesNotify+0x12>
                        }
                        break;
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800b170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b172:	2b00      	cmp	r3, #0
 800b174:	d0c9      	beq.n	800b10a <LmHandlerPackagesNotify+0x12>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800b176:	4638      	mov	r0, r7
 800b178:	4798      	blx	r3
 800b17a:	e7c6      	b.n	800b10a <LmHandlerPackagesNotify+0x12>
                        break;
                    }
            }
        }
    }
}
 800b17c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b17e:	bf00      	nop
 800b180:	200033d0 	.word	0x200033d0

0800b184 <MlmeIndication>:
{
 800b184:	b510      	push	{r4, lr}
 800b186:	4604      	mov	r4, r0
    RxParams.IsMcpsIndication = 0;
 800b188:	4b11      	ldr	r3, [pc, #68]	; (800b1d0 <MlmeIndication+0x4c>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800b18e:	7842      	ldrb	r2, [r0, #1]
 800b190:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800b192:	f990 2002 	ldrsb.w	r2, [r0, #2]
 800b196:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800b198:	f9b1 2000 	ldrsh.w	r2, [r1]
 800b19c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800b19e:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800b1a2:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800b1a4:	78ca      	ldrb	r2, [r1, #3]
 800b1a6:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800b1a8:	6842      	ldr	r2, [r0, #4]
 800b1aa:	60da      	str	r2, [r3, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800b1ac:	4b09      	ldr	r3, [pc, #36]	; (800b1d4 <MlmeIndication+0x50>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b2:	b13b      	cbz	r3, 800b1c4 <MlmeIndication+0x40>
 800b1b4:	7802      	ldrb	r2, [r0, #0]
 800b1b6:	2a0b      	cmp	r2, #11
 800b1b8:	d004      	beq.n	800b1c4 <MlmeIndication+0x40>
 800b1ba:	2a0f      	cmp	r2, #15
 800b1bc:	d002      	beq.n	800b1c4 <MlmeIndication+0x40>
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800b1be:	4904      	ldr	r1, [pc, #16]	; (800b1d0 <MlmeIndication+0x4c>)
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800b1c4:	4621      	mov	r1, r4
 800b1c6:	2003      	movs	r0, #3
 800b1c8:	f7ff ff96 	bl	800b0f8 <LmHandlerPackagesNotify>
}
 800b1cc:	bd10      	pop	{r4, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20000098 	.word	0x20000098
 800b1d4:	200033cc 	.word	0x200033cc

0800b1d8 <McpsConfirm>:
{
 800b1d8:	b510      	push	{r4, lr}
 800b1da:	4604      	mov	r4, r0
    TxParams.IsMcpsConfirm = 1;
 800b1dc:	4b0d      	ldr	r3, [pc, #52]	; (800b214 <McpsConfirm+0x3c>)
 800b1de:	2201      	movs	r2, #1
 800b1e0:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800b1e2:	7842      	ldrb	r2, [r0, #1]
 800b1e4:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800b1e6:	f990 2002 	ldrsb.w	r2, [r0, #2]
 800b1ea:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800b1ec:	68c2      	ldr	r2, [r0, #12]
 800b1ee:	60da      	str	r2, [r3, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800b1f0:	f990 2003 	ldrsb.w	r2, [r0, #3]
 800b1f4:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800b1f6:	6902      	ldr	r2, [r0, #16]
 800b1f8:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b1fa:	7902      	ldrb	r2, [r0, #4]
 800b1fc:	725a      	strb	r2, [r3, #9]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800b1fe:	4b06      	ldr	r3, [pc, #24]	; (800b218 <McpsConfirm+0x40>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b204:	b10b      	cbz	r3, 800b20a <McpsConfirm+0x32>
        LmHandlerCallbacks->OnTxData( &TxParams );
 800b206:	4803      	ldr	r0, [pc, #12]	; (800b214 <McpsConfirm+0x3c>)
 800b208:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800b20a:	4621      	mov	r1, r4
 800b20c:	2000      	movs	r0, #0
 800b20e:	f7ff ff73 	bl	800b0f8 <LmHandlerPackagesNotify>
}
 800b212:	bd10      	pop	{r4, pc}
 800b214:	200000ac 	.word	0x200000ac
 800b218:	200033cc 	.word	0x200033cc

0800b21c <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800b21c:	b510      	push	{r4, lr}
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b21e:	2400      	movs	r4, #0
 800b220:	e001      	b.n	800b226 <LmHandlerPackageIsTxPending+0xa>
 800b222:	3401      	adds	r4, #1
 800b224:	b264      	sxtb	r4, r4
 800b226:	2c04      	cmp	r4, #4
 800b228:	dc0c      	bgt.n	800b244 <LmHandlerPackageIsTxPending+0x28>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
 800b22a:	4b08      	ldr	r3, [pc, #32]	; (800b24c <LmHandlerPackageIsTxPending+0x30>)
 800b22c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d0f6      	beq.n	800b222 <LmHandlerPackageIsTxPending+0x6>
 800b234:	2c00      	cmp	r4, #0
 800b236:	d0f4      	beq.n	800b222 <LmHandlerPackageIsTxPending+0x6>
#else
        if( LmHandlerPackages[i] != NULL )
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	4798      	blx	r3
 800b23c:	4603      	mov	r3, r0
 800b23e:	2800      	cmp	r0, #0
 800b240:	d0ef      	beq.n	800b222 <LmHandlerPackageIsTxPending+0x6>
 800b242:	e000      	b.n	800b246 <LmHandlerPackageIsTxPending+0x2a>
            {
                return true;
            }
        }
    }
    return false;
 800b244:	2300      	movs	r3, #0
}
 800b246:	4618      	mov	r0, r3
 800b248:	bd10      	pop	{r4, pc}
 800b24a:	bf00      	nop
 800b24c:	200033d0 	.word	0x200033d0

0800b250 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800b250:	b538      	push	{r3, r4, r5, lr}
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b252:	2400      	movs	r4, #0
 800b254:	e001      	b.n	800b25a <LmHandlerPackagesProcess+0xa>
 800b256:	3401      	adds	r4, #1
 800b258:	b264      	sxtb	r4, r4
 800b25a:	2c04      	cmp	r4, #4
 800b25c:	dc12      	bgt.n	800b284 <LmHandlerPackagesProcess+0x34>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800b25e:	4b0a      	ldr	r3, [pc, #40]	; (800b288 <LmHandlerPackagesProcess+0x38>)
 800b260:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d0f6      	beq.n	800b256 <LmHandlerPackagesProcess+0x6>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800b268:	695b      	ldr	r3, [r3, #20]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d0f3      	beq.n	800b256 <LmHandlerPackagesProcess+0x6>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800b26e:	b2e0      	uxtb	r0, r4
 800b270:	f7ff ff32 	bl	800b0d8 <LmHandlerPackageIsInitialized>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800b274:	2800      	cmp	r0, #0
 800b276:	d0ee      	beq.n	800b256 <LmHandlerPackagesProcess+0x6>
        {
            LmHandlerPackages[i]->Process( );
 800b278:	4b03      	ldr	r3, [pc, #12]	; (800b288 <LmHandlerPackagesProcess+0x38>)
 800b27a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b27e:	695b      	ldr	r3, [r3, #20]
 800b280:	4798      	blx	r3
 800b282:	e7e8      	b.n	800b256 <LmHandlerPackagesProcess+0x6>
        }
    }
}
 800b284:	bd38      	pop	{r3, r4, r5, pc}
 800b286:	bf00      	nop
 800b288:	200033d0 	.word	0x200033d0

0800b28c <LmHandlerDeviceTimeReq>:
{
 800b28c:	b500      	push	{lr}
 800b28e:	b087      	sub	sp, #28
    mlmeReq.Type = MLME_DEVICE_TIME;
 800b290:	230a      	movs	r3, #10
 800b292:	f88d 3004 	strb.w	r3, [sp, #4]
    status = LoRaMacMlmeRequest( &mlmeReq );
 800b296:	a801      	add	r0, sp, #4
 800b298:	f003 fef2 	bl	800f080 <LoRaMacMlmeRequest>
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800b29c:	9a05      	ldr	r2, [sp, #20]
 800b29e:	4b04      	ldr	r3, [pc, #16]	; (800b2b0 <LmHandlerDeviceTimeReq+0x24>)
 800b2a0:	601a      	str	r2, [r3, #0]
    if( status == LORAMAC_STATUS_OK )
 800b2a2:	b910      	cbnz	r0, 800b2aa <LmHandlerDeviceTimeReq+0x1e>
}
 800b2a4:	b007      	add	sp, #28
 800b2a6:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800b2aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2ae:	e7f9      	b.n	800b2a4 <LmHandlerDeviceTimeReq+0x18>
 800b2b0:	200033c8 	.word	0x200033c8

0800b2b4 <LmHandlerProcess>:
{
 800b2b4:	b508      	push	{r3, lr}
    LoRaMacProcess( );
 800b2b6:	f002 ffe7 	bl	800e288 <LoRaMacProcess>
    LmHandlerPackagesProcess( );
 800b2ba:	f7ff ffc9 	bl	800b250 <LmHandlerPackagesProcess>
    if( LmHandlerPackageIsTxPending( ) == true )
 800b2be:	f7ff ffad 	bl	800b21c <LmHandlerPackageIsTxPending>
}
 800b2c2:	bd08      	pop	{r3, pc}

0800b2c4 <LmHandlerGetDutyCycleWaitTime>:
}
 800b2c4:	4b01      	ldr	r3, [pc, #4]	; (800b2cc <LmHandlerGetDutyCycleWaitTime+0x8>)
 800b2c6:	6818      	ldr	r0, [r3, #0]
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	200033c8 	.word	0x200033c8

0800b2d0 <LmHandlerJoinStatus>:
{
 800b2d0:	b500      	push	{lr}
 800b2d2:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	f88d 3000 	strb.w	r3, [sp]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800b2da:	4668      	mov	r0, sp
 800b2dc:	f003 fab8 	bl	800e850 <LoRaMacMibGetRequestConfirm>
    if( status == LORAMAC_STATUS_OK )
 800b2e0:	b920      	cbnz	r0, 800b2ec <LmHandlerJoinStatus+0x1c>
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800b2e2:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800b2e6:	b110      	cbz	r0, 800b2ee <LmHandlerJoinStatus+0x1e>
            return LORAMAC_HANDLER_SET;
 800b2e8:	2001      	movs	r0, #1
 800b2ea:	e000      	b.n	800b2ee <LmHandlerJoinStatus+0x1e>
        return LORAMAC_HANDLER_RESET;
 800b2ec:	2000      	movs	r0, #0
}
 800b2ee:	b00b      	add	sp, #44	; 0x2c
 800b2f0:	f85d fb04 	ldr.w	pc, [sp], #4

0800b2f4 <LmHandlerRequestClass>:
{
 800b2f4:	b510      	push	{r4, lr}
 800b2f6:	b08a      	sub	sp, #40	; 0x28
 800b2f8:	4604      	mov	r4, r0
    if( LoRaMacIsBusy() == true )
 800b2fa:	f002 ffa3 	bl	800e244 <LoRaMacIsBusy>
 800b2fe:	bbb0      	cbnz	r0, 800b36e <LmHandlerRequestClass+0x7a>
    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800b300:	f7ff ffe6 	bl	800b2d0 <LmHandlerJoinStatus>
 800b304:	2801      	cmp	r0, #1
 800b306:	d135      	bne.n	800b374 <LmHandlerRequestClass+0x80>
    mibReq.Type = MIB_DEVICE_CLASS;
 800b308:	2300      	movs	r3, #0
 800b30a:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800b30e:	4668      	mov	r0, sp
 800b310:	f003 fa9e 	bl	800e850 <LoRaMacMibGetRequestConfirm>
 800b314:	bb88      	cbnz	r0, 800b37a <LmHandlerRequestClass+0x86>
    currentClass = mibReq.Param.Class;
 800b316:	f89d 3004 	ldrb.w	r3, [sp, #4]
    if( currentClass != newClass )
 800b31a:	42a3      	cmp	r3, r4
 800b31c:	d030      	beq.n	800b380 <LmHandlerRequestClass+0x8c>
        switch( newClass )
 800b31e:	2c01      	cmp	r4, #1
 800b320:	d030      	beq.n	800b384 <LmHandlerRequestClass+0x90>
 800b322:	2c02      	cmp	r4, #2
 800b324:	d014      	beq.n	800b350 <LmHandlerRequestClass+0x5c>
 800b326:	b114      	cbz	r4, 800b32e <LmHandlerRequestClass+0x3a>
 800b328:	2000      	movs	r0, #0
}
 800b32a:	b00a      	add	sp, #40	; 0x28
 800b32c:	bd10      	pop	{r4, pc}
                    if( currentClass != CLASS_A )
 800b32e:	b90b      	cbnz	r3, 800b334 <LmHandlerRequestClass+0x40>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b330:	2000      	movs	r0, #0
 800b332:	e7fa      	b.n	800b32a <LmHandlerRequestClass+0x36>
                        mibReq.Param.Class = newClass;
 800b334:	f88d 4004 	strb.w	r4, [sp, #4]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800b338:	4668      	mov	r0, sp
 800b33a:	f003 fbe3 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b33e:	bb20      	cbnz	r0, 800b38a <LmHandlerRequestClass+0x96>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800b340:	4b18      	ldr	r3, [pc, #96]	; (800b3a4 <LmHandlerRequestClass+0xb0>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b346:	b31b      	cbz	r3, 800b390 <LmHandlerRequestClass+0x9c>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800b348:	4620      	mov	r0, r4
 800b34a:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b34c:	2000      	movs	r0, #0
 800b34e:	e7ec      	b.n	800b32a <LmHandlerRequestClass+0x36>
                    if( currentClass != CLASS_A )
 800b350:	bb03      	cbnz	r3, 800b394 <LmHandlerRequestClass+0xa0>
                        mibReq.Param.Class = newClass;
 800b352:	f88d 4004 	strb.w	r4, [sp, #4]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800b356:	4668      	mov	r0, sp
 800b358:	f003 fbd4 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b35c:	b9e8      	cbnz	r0, 800b39a <LmHandlerRequestClass+0xa6>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800b35e:	4b11      	ldr	r3, [pc, #68]	; (800b3a4 <LmHandlerRequestClass+0xb0>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b364:	b1e3      	cbz	r3, 800b3a0 <LmHandlerRequestClass+0xac>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800b366:	4620      	mov	r0, r4
 800b368:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b36a:	2000      	movs	r0, #0
 800b36c:	e7dd      	b.n	800b32a <LmHandlerRequestClass+0x36>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800b36e:	f06f 0001 	mvn.w	r0, #1
 800b372:	e7da      	b.n	800b32a <LmHandlerRequestClass+0x36>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b374:	f06f 0002 	mvn.w	r0, #2
 800b378:	e7d7      	b.n	800b32a <LmHandlerRequestClass+0x36>
        return LORAMAC_HANDLER_ERROR;
 800b37a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b37e:	e7d4      	b.n	800b32a <LmHandlerRequestClass+0x36>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b380:	2000      	movs	r0, #0
 800b382:	e7d2      	b.n	800b32a <LmHandlerRequestClass+0x36>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800b384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b388:	e7cf      	b.n	800b32a <LmHandlerRequestClass+0x36>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800b38a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b38e:	e7cc      	b.n	800b32a <LmHandlerRequestClass+0x36>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b390:	2000      	movs	r0, #0
 800b392:	e7ca      	b.n	800b32a <LmHandlerRequestClass+0x36>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800b394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b398:	e7c7      	b.n	800b32a <LmHandlerRequestClass+0x36>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800b39a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b39e:	e7c4      	b.n	800b32a <LmHandlerRequestClass+0x36>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	e7c2      	b.n	800b32a <LmHandlerRequestClass+0x36>
 800b3a4:	200033cc 	.word	0x200033cc

0800b3a8 <LmHandlerJoin>:
{
 800b3a8:	b510      	push	{r4, lr}
 800b3aa:	b090      	sub	sp, #64	; 0x40
    mlmeReq.Type = MLME_JOIN;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800b3b2:	4b35      	ldr	r3, [pc, #212]	; (800b488 <LmHandlerJoin+0xe0>)
 800b3b4:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800b3b8:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800b3bc:	f993 c005 	ldrsb.w	ip, [r3, #5]
 800b3c0:	f88d c032 	strb.w	ip, [sp, #50]	; 0x32
    if( mode == ACTIVATION_TYPE_OTAA )
 800b3c4:	2802      	cmp	r0, #2
 800b3c6:	d023      	beq.n	800b410 <LmHandlerJoin+0x68>
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800b3c8:	2001      	movs	r0, #1
 800b3ca:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800b3ce:	4b2f      	ldr	r3, [pc, #188]	; (800b48c <LmHandlerJoin+0xe4>)
 800b3d0:	71d8      	strb	r0, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800b3d2:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800b3d4:	f883 c005 	strb.w	ip, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b3d8:	2000      	movs	r0, #0
 800b3da:	7198      	strb	r0, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800b3dc:	7219      	strb	r1, [r3, #8]
        if( CtxRestoreDone == false )
 800b3de:	4b2c      	ldr	r3, [pc, #176]	; (800b490 <LmHandlerJoin+0xe8>)
 800b3e0:	781b      	ldrb	r3, [r3, #0]
 800b3e2:	b30b      	cbz	r3, 800b428 <LmHandlerJoin+0x80>
        LoRaMacStart();
 800b3e4:	f003 f972 	bl	800e6cc <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	f88d 3004 	strb.w	r3, [sp, #4]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800b3ee:	f88d 3008 	strb.w	r3, [sp, #8]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800b3f2:	a801      	add	r0, sp, #4
 800b3f4:	f003 fb86 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
        if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800b3f8:	4b26      	ldr	r3, [pc, #152]	; (800b494 <LmHandlerJoin+0xec>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3fe:	b10b      	cbz	r3, 800b404 <LmHandlerJoin+0x5c>
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800b400:	4822      	ldr	r0, [pc, #136]	; (800b48c <LmHandlerJoin+0xe4>)
 800b402:	4798      	blx	r3
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800b404:	4b20      	ldr	r3, [pc, #128]	; (800b488 <LmHandlerJoin+0xe0>)
 800b406:	7858      	ldrb	r0, [r3, #1]
 800b408:	f7ff ff74 	bl	800b2f4 <LmHandlerRequestClass>
}
 800b40c:	b010      	add	sp, #64	; 0x40
 800b40e:	bd10      	pop	{r4, pc}
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800b410:	2202      	movs	r2, #2
 800b412:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800b416:	4b1d      	ldr	r3, [pc, #116]	; (800b48c <LmHandlerJoin+0xe4>)
 800b418:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800b41a:	7219      	strb	r1, [r3, #8]
        LoRaMacStart();
 800b41c:	f003 f956 	bl	800e6cc <LoRaMacStart>
        LoRaMacMlmeRequest( &mlmeReq );
 800b420:	a80b      	add	r0, sp, #44	; 0x2c
 800b422:	f003 fe2d 	bl	800f080 <LoRaMacMlmeRequest>
 800b426:	e7f1      	b.n	800b40c <LmHandlerJoin+0x64>
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800b428:	231e      	movs	r3, #30
 800b42a:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800b42e:	f88d 2008 	strb.w	r2, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b432:	a801      	add	r0, sp, #4
 800b434:	f003 fb66 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DATARATE;
 800b438:	231f      	movs	r3, #31
 800b43a:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800b43e:	4c12      	ldr	r4, [pc, #72]	; (800b488 <LmHandlerJoin+0xe0>)
 800b440:	f994 3004 	ldrsb.w	r3, [r4, #4]
 800b444:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b448:	a801      	add	r0, sp, #4
 800b44a:	f003 fb5b 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800b44e:	2321      	movs	r3, #33	; 0x21
 800b450:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800b454:	f994 3005 	ldrsb.w	r3, [r4, #5]
 800b458:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b45c:	a801      	add	r0, sp, #4
 800b45e:	f003 fb51 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800b462:	2320      	movs	r3, #32
 800b464:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800b468:	f994 3005 	ldrsb.w	r3, [r4, #5]
 800b46c:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b470:	a801      	add	r0, sp, #4
 800b472:	f003 fb47 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800b476:	2328      	movs	r3, #40	; 0x28
 800b478:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800b47c:	4b06      	ldr	r3, [pc, #24]	; (800b498 <LmHandlerJoin+0xf0>)
 800b47e:	9302      	str	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b480:	a801      	add	r0, sp, #4
 800b482:	f003 fb3f 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b486:	e7ad      	b.n	800b3e4 <LmHandlerJoin+0x3c>
 800b488:	200033e4 	.word	0x200033e4
 800b48c:	20000080 	.word	0x20000080
 800b490:	200033c4 	.word	0x200033c4
 800b494:	200033cc 	.word	0x200033cc
 800b498:	01000300 	.word	0x01000300

0800b49c <LmHandlerIsBusy>:
{
 800b49c:	b508      	push	{r3, lr}
    if( LoRaMacIsBusy( ) == true )
 800b49e:	f002 fed1 	bl	800e244 <LoRaMacIsBusy>
 800b4a2:	b100      	cbz	r0, 800b4a6 <LmHandlerIsBusy+0xa>
}
 800b4a4:	bd08      	pop	{r3, pc}
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800b4a6:	f7ff ff13 	bl	800b2d0 <LmHandlerJoinStatus>
 800b4aa:	2801      	cmp	r0, #1
 800b4ac:	d108      	bne.n	800b4c0 <LmHandlerIsBusy+0x24>
    if( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true )
 800b4ae:	4b08      	ldr	r3, [pc, #32]	; (800b4d0 <LmHandlerIsBusy+0x34>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	4798      	blx	r3
 800b4b6:	2800      	cmp	r0, #0
 800b4b8:	d1f4      	bne.n	800b4a4 <LmHandlerIsBusy+0x8>
    if( LmHandlerPackageIsTxPending( ) == true )
 800b4ba:	f7ff feaf 	bl	800b21c <LmHandlerPackageIsTxPending>
 800b4be:	e7f1      	b.n	800b4a4 <LmHandlerIsBusy+0x8>
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800b4c0:	4b04      	ldr	r3, [pc, #16]	; (800b4d4 <LmHandlerIsBusy+0x38>)
 800b4c2:	7a19      	ldrb	r1, [r3, #8]
 800b4c4:	79d8      	ldrb	r0, [r3, #7]
 800b4c6:	f7ff ff6f 	bl	800b3a8 <LmHandlerJoin>
        return true;
 800b4ca:	2001      	movs	r0, #1
 800b4cc:	e7ea      	b.n	800b4a4 <LmHandlerIsBusy+0x8>
 800b4ce:	bf00      	nop
 800b4d0:	200033d0 	.word	0x200033d0
 800b4d4:	20000080 	.word	0x20000080

0800b4d8 <LmHandlerSend>:
{
 800b4d8:	b570      	push	{r4, r5, r6, lr}
 800b4da:	b086      	sub	sp, #24
 800b4dc:	4604      	mov	r4, r0
 800b4de:	460d      	mov	r5, r1
 800b4e0:	4616      	mov	r6, r2
    if( LoRaMacIsBusy() == true )
 800b4e2:	f002 feaf 	bl	800e244 <LoRaMacIsBusy>
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d172      	bne.n	800b5d0 <LmHandlerSend+0xf8>
    if( LoRaMacIsStopped() == true )
 800b4ea:	f002 fec1 	bl	800e270 <LoRaMacIsStopped>
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	d171      	bne.n	800b5d6 <LmHandlerSend+0xfe>
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800b4f2:	f7ff feed 	bl	800b2d0 <LmHandlerJoinStatus>
 800b4f6:	2801      	cmp	r0, #1
 800b4f8:	d144      	bne.n	800b584 <LmHandlerSend+0xac>
    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true )
 800b4fa:	4b3b      	ldr	r3, [pc, #236]	; (800b5e8 <LmHandlerSend+0x110>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	68db      	ldr	r3, [r3, #12]
 800b500:	4798      	blx	r3
 800b502:	b138      	cbz	r0, 800b514 <LmHandlerSend+0x3c>
        && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800b504:	7823      	ldrb	r3, [r4, #0]
 800b506:	4a38      	ldr	r2, [pc, #224]	; (800b5e8 <LmHandlerSend+0x110>)
 800b508:	6812      	ldr	r2, [r2, #0]
 800b50a:	7812      	ldrb	r2, [r2, #0]
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d001      	beq.n	800b514 <LmHandlerSend+0x3c>
 800b510:	2b00      	cmp	r3, #0
 800b512:	d163      	bne.n	800b5dc <LmHandlerSend+0x104>
    TxParams.MsgType = isTxConfirmed;
 800b514:	4b35      	ldr	r3, [pc, #212]	; (800b5ec <LmHandlerSend+0x114>)
 800b516:	721d      	strb	r5, [r3, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800b518:	3d00      	subs	r5, #0
 800b51a:	bf18      	it	ne
 800b51c:	2501      	movne	r5, #1
 800b51e:	f88d 5004 	strb.w	r5, [sp, #4]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800b522:	4b33      	ldr	r3, [pc, #204]	; (800b5f0 <LmHandlerSend+0x118>)
 800b524:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b528:	f88d 3012 	strb.w	r3, [sp, #18]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800b52c:	4669      	mov	r1, sp
 800b52e:	7860      	ldrb	r0, [r4, #1]
 800b530:	f003 f92c 	bl	800e78c <LoRaMacQueryTxPossible>
 800b534:	b370      	cbz	r0, 800b594 <LmHandlerSend+0xbc>
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800b536:	2300      	movs	r3, #0
 800b538:	f88d 3004 	strb.w	r3, [sp, #4]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800b53c:	9303      	str	r3, [sp, #12]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800b53e:	f8ad 3010 	strh.w	r3, [sp, #16]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800b542:	f06f 0506 	mvn.w	r5, #6
    TxParams.AppData = *appData;
 800b546:	4b29      	ldr	r3, [pc, #164]	; (800b5ec <LmHandlerSend+0x114>)
 800b548:	f103 0c10 	add.w	ip, r3, #16
 800b54c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b550:	e88c 0003 	stmia.w	ip, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800b554:	4a26      	ldr	r2, [pc, #152]	; (800b5f0 <LmHandlerSend+0x118>)
 800b556:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800b55a:	729a      	strb	r2, [r3, #10]
    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800b55c:	4631      	mov	r1, r6
 800b55e:	a801      	add	r0, sp, #4
 800b560:	f003 fe6e 	bl	800f240 <LoRaMacMcpsRequest>
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800b564:	9a05      	ldr	r2, [sp, #20]
 800b566:	4b23      	ldr	r3, [pc, #140]	; (800b5f4 <LmHandlerSend+0x11c>)
 800b568:	601a      	str	r2, [r3, #0]
    switch( status )
 800b56a:	2811      	cmp	r0, #17
 800b56c:	d82d      	bhi.n	800b5ca <LmHandlerSend+0xf2>
 800b56e:	e8df f000 	tbb	[pc, r0]
 800b572:	1c21      	.short	0x1c21
 800b574:	2c2c2c2c 	.word	0x2c2c2c2c
 800b578:	2c2c382c 	.word	0x2c2c382c
 800b57c:	2c2c292c 	.word	0x2c2c292c
 800b580:	261c1c1c 	.word	0x261c1c1c
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800b584:	4b1c      	ldr	r3, [pc, #112]	; (800b5f8 <LmHandlerSend+0x120>)
 800b586:	7a19      	ldrb	r1, [r3, #8]
 800b588:	79d8      	ldrb	r0, [r3, #7]
 800b58a:	f7ff ff0d 	bl	800b3a8 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b58e:	f06f 0502 	mvn.w	r5, #2
 800b592:	e00c      	b.n	800b5ae <LmHandlerSend+0xd6>
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800b594:	7823      	ldrb	r3, [r4, #0]
 800b596:	f88d 3008 	strb.w	r3, [sp, #8]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800b59a:	7863      	ldrb	r3, [r4, #1]
 800b59c:	f8ad 3010 	strh.w	r3, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800b5a0:	6863      	ldr	r3, [r4, #4]
 800b5a2:	9303      	str	r3, [sp, #12]
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800b5a4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b5a8:	e7cd      	b.n	800b546 <LmHandlerSend+0x6e>
    switch( status )
 800b5aa:	f06f 0501 	mvn.w	r5, #1
}
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	b006      	add	sp, #24
 800b5b2:	bd70      	pop	{r4, r5, r6, pc}
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800b5b4:	f115 0f07 	cmn.w	r5, #7
 800b5b8:	d0f9      	beq.n	800b5ae <LmHandlerSend+0xd6>
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800b5ba:	2500      	movs	r5, #0
 800b5bc:	e7f7      	b.n	800b5ae <LmHandlerSend+0xd6>
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800b5be:	f06f 0504 	mvn.w	r5, #4
            break;
 800b5c2:	e7f4      	b.n	800b5ae <LmHandlerSend+0xd6>
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800b5c4:	f06f 0505 	mvn.w	r5, #5
            break;
 800b5c8:	e7f1      	b.n	800b5ae <LmHandlerSend+0xd6>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800b5ca:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
            break;
 800b5ce:	e7ee      	b.n	800b5ae <LmHandlerSend+0xd6>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800b5d0:	f06f 0501 	mvn.w	r5, #1
 800b5d4:	e7eb      	b.n	800b5ae <LmHandlerSend+0xd6>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b5d6:	f06f 0502 	mvn.w	r5, #2
 800b5da:	e7e8      	b.n	800b5ae <LmHandlerSend+0xd6>
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800b5dc:	f06f 0503 	mvn.w	r5, #3
 800b5e0:	e7e5      	b.n	800b5ae <LmHandlerSend+0xd6>
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b5e2:	f06f 0502 	mvn.w	r5, #2
 800b5e6:	e7e2      	b.n	800b5ae <LmHandlerSend+0xd6>
 800b5e8:	200033d0 	.word	0x200033d0
 800b5ec:	200000ac 	.word	0x200000ac
 800b5f0:	200033e4 	.word	0x200033e4
 800b5f4:	200033c8 	.word	0x200033c8
 800b5f8:	20000080 	.word	0x20000080

0800b5fc <LmHandlerGetCurrentClass>:
    if( deviceClass == NULL )
 800b5fc:	b170      	cbz	r0, 800b61c <LmHandlerGetCurrentClass+0x20>
{
 800b5fe:	b510      	push	{r4, lr}
 800b600:	b08a      	sub	sp, #40	; 0x28
 800b602:	4604      	mov	r4, r0
    mibReq.Type = MIB_DEVICE_CLASS;
 800b604:	2300      	movs	r3, #0
 800b606:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800b60a:	4668      	mov	r0, sp
 800b60c:	f003 f920 	bl	800e850 <LoRaMacMibGetRequestConfirm>
 800b610:	b938      	cbnz	r0, 800b622 <LmHandlerGetCurrentClass+0x26>
    *deviceClass = mibReq.Param.Class;
 800b612:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b616:	7023      	strb	r3, [r4, #0]
}
 800b618:	b00a      	add	sp, #40	; 0x28
 800b61a:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800b61c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800b620:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800b622:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b626:	e7f7      	b.n	800b618 <LmHandlerGetCurrentClass+0x1c>

0800b628 <McpsIndication>:
{
 800b628:	b510      	push	{r4, lr}
 800b62a:	b086      	sub	sp, #24
    DeviceClass_t deviceClass = CLASS_A;
 800b62c:	2300      	movs	r3, #0
 800b62e:	f88d 300f 	strb.w	r3, [sp, #15]
    RxParams.IsMcpsIndication = 1;
 800b632:	4a21      	ldr	r2, [pc, #132]	; (800b6b8 <McpsIndication+0x90>)
 800b634:	2301      	movs	r3, #1
 800b636:	7013      	strb	r3, [r2, #0]
    RxParams.Status = mcpsIndication->Status;
 800b638:	7843      	ldrb	r3, [r0, #1]
 800b63a:	7053      	strb	r3, [r2, #1]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d12e      	bne.n	800b69e <McpsIndication+0x76>
 800b640:	4604      	mov	r4, r0
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b642:	f990 2004 	ldrsb.w	r2, [r0, #4]
 800b646:	4b1c      	ldr	r3, [pc, #112]	; (800b6b8 <McpsIndication+0x90>)
 800b648:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800b64a:	f9b1 2000 	ldrsh.w	r2, [r1]
 800b64e:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800b650:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800b654:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800b656:	78ca      	ldrb	r2, [r1, #3]
 800b658:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b65a:	6902      	ldr	r2, [r0, #16]
 800b65c:	60da      	str	r2, [r3, #12]
    appData.Port = mcpsIndication->Port;
 800b65e:	78c3      	ldrb	r3, [r0, #3]
 800b660:	f88d 3010 	strb.w	r3, [sp, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b664:	7b03      	ldrb	r3, [r0, #12]
 800b666:	f88d 3011 	strb.w	r3, [sp, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800b66a:	6883      	ldr	r3, [r0, #8]
 800b66c:	9305      	str	r3, [sp, #20]
    if( LmHandlerCallbacks->OnRxData != NULL )
 800b66e:	4b13      	ldr	r3, [pc, #76]	; (800b6bc <McpsIndication+0x94>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b674:	b113      	cbz	r3, 800b67c <McpsIndication+0x54>
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800b676:	4910      	ldr	r1, [pc, #64]	; (800b6b8 <McpsIndication+0x90>)
 800b678:	a804      	add	r0, sp, #16
 800b67a:	4798      	blx	r3
    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800b67c:	4b0f      	ldr	r3, [pc, #60]	; (800b6bc <McpsIndication+0x94>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b682:	b113      	cbz	r3, 800b68a <McpsIndication+0x62>
 800b684:	7e22      	ldrb	r2, [r4, #24]
 800b686:	b102      	cbz	r2, 800b68a <McpsIndication+0x62>
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800b688:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800b68a:	4621      	mov	r1, r4
 800b68c:	2001      	movs	r0, #1
 800b68e:	f7ff fd33 	bl	800b0f8 <LmHandlerPackagesNotify>
    LmHandlerGetCurrentClass( &deviceClass );
 800b692:	f10d 000f 	add.w	r0, sp, #15
 800b696:	f7ff ffb1 	bl	800b5fc <LmHandlerGetCurrentClass>
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800b69a:	7963      	ldrb	r3, [r4, #5]
 800b69c:	b90b      	cbnz	r3, 800b6a2 <McpsIndication+0x7a>
}
 800b69e:	b006      	add	sp, #24
 800b6a0:	bd10      	pop	{r4, pc}
        LmHandlerAppData_t appData =
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	f88d 1004 	strb.w	r1, [sp, #4]
 800b6a8:	f88d 1005 	strb.w	r1, [sp, #5]
 800b6ac:	9102      	str	r1, [sp, #8]
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	a801      	add	r0, sp, #4
 800b6b2:	f7ff ff11 	bl	800b4d8 <LmHandlerSend>
 800b6b6:	e7f2      	b.n	800b69e <McpsIndication+0x76>
 800b6b8:	20000098 	.word	0x20000098
 800b6bc:	200033cc 	.word	0x200033cc

0800b6c0 <LmHandlerGetTxDatarate>:
    if( txDatarate == NULL )
 800b6c0:	b180      	cbz	r0, 800b6e4 <LmHandlerGetTxDatarate+0x24>
{
 800b6c2:	b510      	push	{r4, lr}
 800b6c4:	b08a      	sub	sp, #40	; 0x28
 800b6c6:	4604      	mov	r4, r0
    mibGet.Type = MIB_CHANNELS_DATARATE;
 800b6c8:	231f      	movs	r3, #31
 800b6ca:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800b6ce:	4668      	mov	r0, sp
 800b6d0:	f003 f8be 	bl	800e850 <LoRaMacMibGetRequestConfirm>
 800b6d4:	b948      	cbnz	r0, 800b6ea <LmHandlerGetTxDatarate+0x2a>
    *txDatarate = mibGet.Param.ChannelsDatarate;
 800b6d6:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 800b6da:	7023      	strb	r3, [r4, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800b6dc:	4a04      	ldr	r2, [pc, #16]	; (800b6f0 <LmHandlerGetTxDatarate+0x30>)
 800b6de:	7113      	strb	r3, [r2, #4]
}
 800b6e0:	b00a      	add	sp, #40	; 0x28
 800b6e2:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800b6e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800b6e8:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800b6ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ee:	e7f7      	b.n	800b6e0 <LmHandlerGetTxDatarate+0x20>
 800b6f0:	200033e4 	.word	0x200033e4

0800b6f4 <LmHandlerSetSystemMaxRxError>:
{
 800b6f4:	b500      	push	{lr}
 800b6f6:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800b6f8:	2322      	movs	r3, #34	; 0x22
 800b6fa:	f88d 3000 	strb.w	r3, [sp]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800b6fe:	9001      	str	r0, [sp, #4]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800b700:	4668      	mov	r0, sp
 800b702:	f003 f9ff 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b706:	b910      	cbnz	r0, 800b70e <LmHandlerSetSystemMaxRxError+0x1a>
}
 800b708:	b00b      	add	sp, #44	; 0x2c
 800b70a:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800b70e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b712:	e7f9      	b.n	800b708 <LmHandlerSetSystemMaxRxError+0x14>

0800b714 <LmHandlerConfigure>:
{
 800b714:	b570      	push	{r4, r5, r6, lr}
 800b716:	b08e      	sub	sp, #56	; 0x38
 800b718:	4601      	mov	r1, r0
    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800b71a:	4c6c      	ldr	r4, [pc, #432]	; (800b8cc <LmHandlerConfigure+0x1b8>)
 800b71c:	2218      	movs	r2, #24
 800b71e:	4620      	mov	r0, r4
 800b720:	f008 f891 	bl	8013846 <memcpy1>
    loraInfo = LoraInfo_GetPtr();
 800b724:	f7f7 fe88 	bl	8003438 <LoraInfo_GetPtr>
    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800b728:	7822      	ldrb	r2, [r4, #0]
 800b72a:	2301      	movs	r3, #1
 800b72c:	4093      	lsls	r3, r2
 800b72e:	6841      	ldr	r1, [r0, #4]
 800b730:	420b      	tst	r3, r1
 800b732:	d106      	bne.n	800b742 <LmHandlerConfigure+0x2e>
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800b734:	4b66      	ldr	r3, [pc, #408]	; (800b8d0 <LmHandlerConfigure+0x1bc>)
 800b736:	2201      	movs	r2, #1
 800b738:	2100      	movs	r1, #0
 800b73a:	4608      	mov	r0, r1
 800b73c:	f009 ff60 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800b740:	e7fe      	b.n	800b740 <LmHandlerConfigure+0x2c>
    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800b742:	4964      	ldr	r1, [pc, #400]	; (800b8d4 <LmHandlerConfigure+0x1c0>)
 800b744:	4864      	ldr	r0, [pc, #400]	; (800b8d8 <LmHandlerConfigure+0x1c4>)
 800b746:	f002 fde7 	bl	800e318 <LoRaMacInitialization>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	f040 80b7 	bne.w	800b8be <LmHandlerConfigure+0x1aa>
    mibReq.Type = MIB_NVM_CTXS;
 800b750:	2326      	movs	r3, #38	; 0x26
 800b752:	f88d 3010 	strb.w	r3, [sp, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800b756:	a804      	add	r0, sp, #16
 800b758:	f003 f9d4 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d17c      	bne.n	800b85a <LmHandlerConfigure+0x146>
        CtxRestoreDone = true;
 800b760:	4b5e      	ldr	r3, [pc, #376]	; (800b8dc <LmHandlerConfigure+0x1c8>)
 800b762:	2201      	movs	r2, #1
 800b764:	701a      	strb	r2, [r3, #0]
    if( CtxRestoreDone == true )
 800b766:	4b5d      	ldr	r3, [pc, #372]	; (800b8dc <LmHandlerConfigure+0x1c8>)
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	f000 809e 	beq.w	800b8ac <LmHandlerConfigure+0x198>
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800b770:	4b5b      	ldr	r3, [pc, #364]	; (800b8e0 <LmHandlerConfigure+0x1cc>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	69db      	ldr	r3, [r3, #28]
 800b776:	b10b      	cbz	r3, 800b77c <LmHandlerConfigure+0x68>
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800b778:	2000      	movs	r0, #0
 800b77a:	4798      	blx	r3
        mibReq.Type = MIB_NVM_CTXS;
 800b77c:	2326      	movs	r3, #38	; 0x26
 800b77e:	f88d 3010 	strb.w	r3, [sp, #16]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800b782:	a804      	add	r0, sp, #16
 800b784:	f003 f864 	bl	800e850 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800b788:	9a05      	ldr	r2, [sp, #20]
        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800b78a:	f892 1048 	ldrb.w	r1, [r2, #72]	; 0x48
 800b78e:	4b4f      	ldr	r3, [pc, #316]	; (800b8cc <LmHandlerConfigure+0x1b8>)
 800b790:	7019      	strb	r1, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800b792:	f892 1118 	ldrb.w	r1, [r2, #280]	; 0x118
 800b796:	7059      	strb	r1, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800b798:	f892 211a 	ldrb.w	r2, [r2, #282]	; 0x11a
 800b79c:	709a      	strb	r2, [r3, #2]
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800b79e:	4b4d      	ldr	r3, [pc, #308]	; (800b8d4 <LmHandlerConfigure+0x1c0>)
 800b7a0:	68d9      	ldr	r1, [r3, #12]
 800b7a2:	6898      	ldr	r0, [r3, #8]
 800b7a4:	f007 ff62 	bl	801366c <SecureElementInitMcuID>
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	f040 808b 	bne.w	800b8c4 <LmHandlerConfigure+0x1b0>
    mibReq.Type = MIB_DEV_ADDR;
 800b7ae:	2306      	movs	r3, #6
 800b7b0:	f88d 3010 	strb.w	r3, [sp, #16]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800b7b4:	a804      	add	r0, sp, #16
 800b7b6:	f003 f84b 	bl	800e850 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b7ba:	4c4a      	ldr	r4, [pc, #296]	; (800b8e4 <LmHandlerConfigure+0x1d0>)
 800b7bc:	9b05      	ldr	r3, [sp, #20]
 800b7be:	6163      	str	r3, [r4, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800b7c0:	a804      	add	r0, sp, #16
 800b7c2:	f003 f99f 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_DEV_EUI;
 800b7c6:	2302      	movs	r3, #2
 800b7c8:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800b7cc:	9405      	str	r4, [sp, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800b7ce:	a804      	add	r0, sp, #16
 800b7d0:	f003 f83e 	bl	800e850 <LoRaMacMibGetRequestConfirm>
    mibReq.Type = MIB_JOIN_EUI;
 800b7d4:	2303      	movs	r3, #3
 800b7d6:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800b7da:	3408      	adds	r4, #8
 800b7dc:	9405      	str	r4, [sp, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800b7de:	a804      	add	r0, sp, #16
 800b7e0:	f003 f836 	bl	800e850 <LoRaMacMibGetRequestConfirm>
    SecureElementPrintKeys();
 800b7e4:	f007 ffdc 	bl	80137a0 <SecureElementPrintKeys>
    mibReq.Type = MIB_PUBLIC_NETWORK;
 800b7e8:	260f      	movs	r6, #15
 800b7ea:	f88d 6010 	strb.w	r6, [sp, #16]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	f88d 3014 	strb.w	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800b7f4:	a804      	add	r0, sp, #16
 800b7f6:	f003 f985 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_REPEATER_SUPPORT;
 800b7fa:	2310      	movs	r3, #16
 800b7fc:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800b800:	2500      	movs	r5, #0
 800b802:	f88d 5014 	strb.w	r5, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800b806:	eb0d 0003 	add.w	r0, sp, r3
 800b80a:	f003 f97b 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ADR;
 800b80e:	2304      	movs	r3, #4
 800b810:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800b814:	4c2d      	ldr	r4, [pc, #180]	; (800b8cc <LmHandlerConfigure+0x1b8>)
 800b816:	78a3      	ldrb	r3, [r4, #2]
 800b818:	f88d 3014 	strb.w	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800b81c:	a804      	add	r0, sp, #16
 800b81e:	f003 f971 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800b822:	2339      	movs	r3, #57	; 0x39
 800b824:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800b828:	6963      	ldr	r3, [r4, #20]
 800b82a:	9305      	str	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800b82c:	a804      	add	r0, sp, #16
 800b82e:	f003 f969 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800b832:	f88d 6008 	strb.w	r6, [sp, #8]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800b836:	a902      	add	r1, sp, #8
 800b838:	7820      	ldrb	r0, [r4, #0]
 800b83a:	f004 fe95 	bl	8010568 <RegionGetPhyParam>
 800b83e:	9001      	str	r0, [sp, #4]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800b840:	1b43      	subs	r3, r0, r5
 800b842:	bf18      	it	ne
 800b844:	2301      	movne	r3, #1
 800b846:	71e3      	strb	r3, [r4, #7]
    LmHandlerSetSystemMaxRxError( 20 );
 800b848:	2014      	movs	r0, #20
 800b84a:	f7ff ff53 	bl	800b6f4 <LmHandlerSetSystemMaxRxError>
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800b84e:	79e0      	ldrb	r0, [r4, #7]
 800b850:	f003 fdb2 	bl	800f3b8 <LoRaMacTestSetDutyCycleOn>
    return LORAMAC_HANDLER_SUCCESS;
 800b854:	4628      	mov	r0, r5
}
 800b856:	b00e      	add	sp, #56	; 0x38
 800b858:	bd70      	pop	{r4, r5, r6, pc}
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800b85a:	2327      	movs	r3, #39	; 0x27
 800b85c:	f88d 3010 	strb.w	r3, [sp, #16]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800b860:	4b1f      	ldr	r3, [pc, #124]	; (800b8e0 <LmHandlerConfigure+0x1cc>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	691b      	ldr	r3, [r3, #16]
 800b866:	b14b      	cbz	r3, 800b87c <LmHandlerConfigure+0x168>
            LoRaMacMibGetRequestConfirm( &mibReq );
 800b868:	a804      	add	r0, sp, #16
 800b86a:	f002 fff1 	bl	800e850 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800b86e:	4b1c      	ldr	r3, [pc, #112]	; (800b8e0 <LmHandlerConfigure+0x1cc>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 800b878:	9805      	ldr	r0, [sp, #20]
 800b87a:	4798      	blx	r3
        mibReq.Type = MIB_NVM_CTXS;
 800b87c:	2326      	movs	r3, #38	; 0x26
 800b87e:	f88d 3010 	strb.w	r3, [sp, #16]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800b882:	a804      	add	r0, sp, #16
 800b884:	f003 f93e 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b888:	2800      	cmp	r0, #0
 800b88a:	f47f af6c 	bne.w	800b766 <LmHandlerConfigure+0x52>
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b88e:	2301      	movs	r3, #1
 800b890:	f88d 3010 	strb.w	r3, [sp, #16]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800b894:	a804      	add	r0, sp, #16
 800b896:	f002 ffdb 	bl	800e850 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800b89a:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f43f af61 	beq.w	800b766 <LmHandlerConfigure+0x52>
                CtxRestoreDone = true;
 800b8a4:	4b0d      	ldr	r3, [pc, #52]	; (800b8dc <LmHandlerConfigure+0x1c8>)
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	701a      	strb	r2, [r3, #0]
 800b8aa:	e75c      	b.n	800b766 <LmHandlerConfigure+0x52>
        mibReq.Type = MIB_NET_ID;
 800b8ac:	2305      	movs	r3, #5
 800b8ae:	f88d 3010 	strb.w	r3, [sp, #16]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	9305      	str	r3, [sp, #20]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800b8b6:	a804      	add	r0, sp, #16
 800b8b8:	f003 f924 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
 800b8bc:	e76f      	b.n	800b79e <LmHandlerConfigure+0x8a>
        return LORAMAC_HANDLER_ERROR;
 800b8be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8c2:	e7c8      	b.n	800b856 <LmHandlerConfigure+0x142>
        return LORAMAC_HANDLER_ERROR;
 800b8c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8c8:	e7c5      	b.n	800b856 <LmHandlerConfigure+0x142>
 800b8ca:	bf00      	nop
 800b8cc:	200033e4 	.word	0x200033e4
 800b8d0:	08016a4c 	.word	0x08016a4c
 800b8d4:	200033fc 	.word	0x200033fc
 800b8d8:	20003414 	.word	0x20003414
 800b8dc:	200033c4 	.word	0x200033c4
 800b8e0:	200033cc 	.word	0x200033cc
 800b8e4:	200033ac 	.word	0x200033ac

0800b8e8 <LmHandlerPackageRegister>:
{
 800b8e8:	b530      	push	{r4, r5, lr}
 800b8ea:	b083      	sub	sp, #12
 800b8ec:	460d      	mov	r5, r1
    LmhPackage_t *package = NULL;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	9301      	str	r3, [sp, #4]
    switch( id )
 800b8f2:	4604      	mov	r4, r0
 800b8f4:	b9c8      	cbnz	r0, 800b92a <LmHandlerPackageRegister+0x42>
                package = LmhpCompliancePackageFactory( );
 800b8f6:	f000 fb21 	bl	800bf3c <LmhpCompliancePackageFactory>
 800b8fa:	9001      	str	r0, [sp, #4]
    if( package != NULL )
 800b8fc:	9b01      	ldr	r3, [sp, #4]
 800b8fe:	b1e3      	cbz	r3, 800b93a <LmHandlerPackageRegister+0x52>
        LmHandlerPackages[id] = package;
 800b900:	4a0f      	ldr	r2, [pc, #60]	; (800b940 <LmHandlerPackageRegister+0x58>)
 800b902:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800b906:	4a0f      	ldr	r2, [pc, #60]	; (800b944 <LmHandlerPackageRegister+0x5c>)
 800b908:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800b90a:	4a0f      	ldr	r2, [pc, #60]	; (800b948 <LmHandlerPackageRegister+0x60>)
 800b90c:	631a      	str	r2, [r3, #48]	; 0x30
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800b90e:	4a0f      	ldr	r2, [pc, #60]	; (800b94c <LmHandlerPackageRegister+0x64>)
 800b910:	635a      	str	r2, [r3, #52]	; 0x34
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800b912:	4a0f      	ldr	r2, [pc, #60]	; (800b950 <LmHandlerPackageRegister+0x68>)
 800b914:	6812      	ldr	r2, [r2, #0]
 800b916:	6992      	ldr	r2, [r2, #24]
 800b918:	619a      	str	r2, [r3, #24]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	22f2      	movs	r2, #242	; 0xf2
 800b91e:	490d      	ldr	r1, [pc, #52]	; (800b954 <LmHandlerPackageRegister+0x6c>)
 800b920:	4628      	mov	r0, r5
 800b922:	4798      	blx	r3
        return LORAMAC_HANDLER_SUCCESS;
 800b924:	2000      	movs	r0, #0
}
 800b926:	b003      	add	sp, #12
 800b928:	bd30      	pop	{r4, r5, pc}
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800b92a:	a901      	add	r1, sp, #4
 800b92c:	f000 fb0c 	bl	800bf48 <LmhpPackagesRegister>
 800b930:	2800      	cmp	r0, #0
 800b932:	d0e3      	beq.n	800b8fc <LmHandlerPackageRegister+0x14>
                    return LORAMAC_HANDLER_ERROR;
 800b934:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b938:	e7f5      	b.n	800b926 <LmHandlerPackageRegister+0x3e>
        return LORAMAC_HANDLER_ERROR;
 800b93a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b93e:	e7f2      	b.n	800b926 <LmHandlerPackageRegister+0x3e>
 800b940:	200033d0 	.word	0x200033d0
 800b944:	0800b3a9 	.word	0x0800b3a9
 800b948:	0800b4d9 	.word	0x0800b4d9
 800b94c:	0800b28d 	.word	0x0800b28d
 800b950:	200033cc 	.word	0x200033cc
 800b954:	200032b8 	.word	0x200032b8

0800b958 <LmHandlerInit>:
{
 800b958:	b500      	push	{lr}
 800b95a:	b083      	sub	sp, #12
 800b95c:	9101      	str	r1, [sp, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800b95e:	4b15      	ldr	r3, [pc, #84]	; (800b9b4 <LmHandlerInit+0x5c>)
 800b960:	6018      	str	r0, [r3, #0]
    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800b962:	4b15      	ldr	r3, [pc, #84]	; (800b9b8 <LmHandlerInit+0x60>)
 800b964:	4a15      	ldr	r2, [pc, #84]	; (800b9bc <LmHandlerInit+0x64>)
 800b966:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800b968:	4a15      	ldr	r2, [pc, #84]	; (800b9c0 <LmHandlerInit+0x68>)
 800b96a:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800b96c:	4a15      	ldr	r2, [pc, #84]	; (800b9c4 <LmHandlerInit+0x6c>)
 800b96e:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800b970:	4a15      	ldr	r2, [pc, #84]	; (800b9c8 <LmHandlerInit+0x70>)
 800b972:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800b974:	6802      	ldr	r2, [r0, #0]
 800b976:	4b15      	ldr	r3, [pc, #84]	; (800b9cc <LmHandlerInit+0x74>)
 800b978:	601a      	str	r2, [r3, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800b97a:	6842      	ldr	r2, [r0, #4]
 800b97c:	605a      	str	r2, [r3, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800b97e:	6882      	ldr	r2, [r0, #8]
 800b980:	609a      	str	r2, [r3, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800b982:	68c2      	ldr	r2, [r0, #12]
 800b984:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800b986:	4a12      	ldr	r2, [pc, #72]	; (800b9d0 <LmHandlerInit+0x78>)
 800b988:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800b98a:	6982      	ldr	r2, [r0, #24]
 800b98c:	615a      	str	r2, [r3, #20]
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800b98e:	4911      	ldr	r1, [pc, #68]	; (800b9d4 <LmHandlerInit+0x7c>)
 800b990:	2000      	movs	r0, #0
 800b992:	f7ff ffa9 	bl	800b8e8 <LmHandlerPackageRegister>
 800b996:	b930      	cbnz	r0, 800b9a6 <LmHandlerInit+0x4e>
    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800b998:	a801      	add	r0, sp, #4
 800b99a:	f000 fad3 	bl	800bf44 <LmhpPackagesRegistrationInit>
 800b99e:	b928      	cbnz	r0, 800b9ac <LmHandlerInit+0x54>
}
 800b9a0:	b003      	add	sp, #12
 800b9a2:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800b9a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9aa:	e7f9      	b.n	800b9a0 <LmHandlerInit+0x48>
        return LORAMAC_HANDLER_ERROR;
 800b9ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9b0:	e7f6      	b.n	800b9a0 <LmHandlerInit+0x48>
 800b9b2:	bf00      	nop
 800b9b4:	200033cc 	.word	0x200033cc
 800b9b8:	20003414 	.word	0x20003414
 800b9bc:	0800b1d9 	.word	0x0800b1d9
 800b9c0:	0800b629 	.word	0x0800b629
 800b9c4:	0800ba59 	.word	0x0800ba59
 800b9c8:	0800b185 	.word	0x0800b185
 800b9cc:	200033fc 	.word	0x200033fc
 800b9d0:	08010511 	.word	0x08010511
 800b9d4:	2000008c 	.word	0x2000008c

0800b9d8 <LmHandlerGetVersion>:
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
    if( featureVersion == NULL )
 800b9d8:	b161      	cbz	r1, 800b9f4 <LmHandlerGetVersion+0x1c>
    {
        return LORAMAC_HANDLER_ERROR;
    }

    switch( lmhType )
 800b9da:	b118      	cbz	r0, 800b9e4 <LmHandlerGetVersion+0xc>
 800b9dc:	2801      	cmp	r0, #1
 800b9de:	d005      	beq.n	800b9ec <LmHandlerGetVersion+0x14>
 800b9e0:	2000      	movs	r0, #0
 800b9e2:	4770      	bx	lr
    {
        case LORAMAC_HANDLER_L2_VERSION:
            *featureVersion = LORAMAC_VERSION;
 800b9e4:	4a05      	ldr	r2, [pc, #20]	; (800b9fc <LmHandlerGetVersion+0x24>)
 800b9e6:	600a      	str	r2, [r1, #0]
            break;
        default:
            break;
    }

    return LORAMAC_HANDLER_SUCCESS;
 800b9e8:	2000      	movs	r0, #0
            break;
 800b9ea:	4770      	bx	lr
            *featureVersion = REGION_VERSION;
 800b9ec:	4a04      	ldr	r2, [pc, #16]	; (800ba00 <LmHandlerGetVersion+0x28>)
 800b9ee:	600a      	str	r2, [r1, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800b9f0:	2000      	movs	r0, #0
            break;
 800b9f2:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800b9f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800b9f8:	4770      	bx	lr
 800b9fa:	bf00      	nop
 800b9fc:	01000300 	.word	0x01000300
 800ba00:	01010003 	.word	0x01010003

0800ba04 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800ba04:	b508      	push	{r3, lr}
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800ba06:	f003 fcf5 	bl	800f3f4 <LoRaMacDeInitialization>
 800ba0a:	b900      	cbnz	r0, 800ba0e <LmHandlerStop+0xa>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}
 800ba0c:	bd08      	pop	{r3, pc}
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ba0e:	f06f 0001 	mvn.w	r0, #1
 800ba12:	e7fb      	b.n	800ba0c <LmHandlerStop+0x8>

0800ba14 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800ba14:	b508      	push	{r3, lr}
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800ba16:	f002 fe87 	bl	800e728 <LoRaMacHalt>
 800ba1a:	b900      	cbnz	r0, 800ba1e <LmHandlerHalt+0xa>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}
 800ba1c:	bd08      	pop	{r3, pc}
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ba1e:	f06f 0001 	mvn.w	r0, #1
 800ba22:	e7fb      	b.n	800ba1c <LmHandlerHalt+0x8>

0800ba24 <LmHandlerGetTxPower>:
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800ba24:	b180      	cbz	r0, 800ba48 <LmHandlerGetTxPower+0x24>
{
 800ba26:	b510      	push	{r4, lr}
 800ba28:	b08a      	sub	sp, #40	; 0x28
 800ba2a:	4604      	mov	r4, r0
    {
        return LORAMAC_HANDLER_ERROR;
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800ba2c:	2320      	movs	r3, #32
 800ba2e:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ba32:	4668      	mov	r0, sp
 800ba34:	f002 ff0c 	bl	800e850 <LoRaMacMibGetRequestConfirm>
 800ba38:	b948      	cbnz	r0, 800ba4e <LmHandlerGetTxPower+0x2a>
    {
        return LORAMAC_HANDLER_ERROR;
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800ba3a:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 800ba3e:	7023      	strb	r3, [r4, #0]
    LmHandlerParams.TxPower = *txPower;
 800ba40:	4a04      	ldr	r2, [pc, #16]	; (800ba54 <LmHandlerGetTxPower+0x30>)
 800ba42:	7153      	strb	r3, [r2, #5]
    return LORAMAC_HANDLER_SUCCESS;
}
 800ba44:	b00a      	add	sp, #40	; 0x28
 800ba46:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800ba48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800ba4c:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800ba4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba52:	e7f7      	b.n	800ba44 <LmHandlerGetTxPower+0x20>
 800ba54:	200033e4 	.word	0x200033e4

0800ba58 <MlmeConfirm>:
{
 800ba58:	b510      	push	{r4, lr}
 800ba5a:	b08a      	sub	sp, #40	; 0x28
 800ba5c:	4604      	mov	r4, r0
    TxParams.IsMcpsConfirm = 0;
 800ba5e:	4b2c      	ldr	r3, [pc, #176]	; (800bb10 <MlmeConfirm+0xb8>)
 800ba60:	2200      	movs	r2, #0
 800ba62:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800ba64:	7842      	ldrb	r2, [r0, #1]
 800ba66:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800ba68:	4b2a      	ldr	r3, [pc, #168]	; (800bb14 <MlmeConfirm+0xbc>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba6e:	b10b      	cbz	r3, 800ba74 <MlmeConfirm+0x1c>
        LmHandlerCallbacks->OnTxData( &TxParams );
 800ba70:	4827      	ldr	r0, [pc, #156]	; (800bb10 <MlmeConfirm+0xb8>)
 800ba72:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800ba74:	4621      	mov	r1, r4
 800ba76:	2002      	movs	r0, #2
 800ba78:	f7ff fb3e 	bl	800b0f8 <LmHandlerPackagesNotify>
    switch( mlmeConfirm->MlmeRequest )
 800ba7c:	7823      	ldrb	r3, [r4, #0]
 800ba7e:	2b05      	cmp	r3, #5
 800ba80:	d037      	beq.n	800baf2 <MlmeConfirm+0x9a>
 800ba82:	2b0c      	cmp	r3, #12
 800ba84:	d03d      	beq.n	800bb02 <MlmeConfirm+0xaa>
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d001      	beq.n	800ba8e <MlmeConfirm+0x36>
}
 800ba8a:	b00a      	add	sp, #40	; 0x28
 800ba8c:	bd10      	pop	{r4, pc}
                mibReq.Type = MIB_DEV_ADDR;
 800ba8e:	2306      	movs	r3, #6
 800ba90:	f88d 3000 	strb.w	r3, [sp]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800ba94:	4668      	mov	r0, sp
 800ba96:	f002 fedb 	bl	800e850 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800ba9a:	9901      	ldr	r1, [sp, #4]
 800ba9c:	4b1e      	ldr	r3, [pc, #120]	; (800bb18 <MlmeConfirm+0xc0>)
 800ba9e:	79d8      	ldrb	r0, [r3, #7]
 800baa0:	f007 fdc2 	bl	8013628 <SecureElementSetDevAddr>
 800baa4:	b910      	cbnz	r0, 800baac <MlmeConfirm+0x54>
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800baa6:	9a01      	ldr	r2, [sp, #4]
 800baa8:	4b1c      	ldr	r3, [pc, #112]	; (800bb1c <MlmeConfirm+0xc4>)
 800baaa:	615a      	str	r2, [r3, #20]
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800baac:	4c1a      	ldr	r4, [pc, #104]	; (800bb18 <MlmeConfirm+0xc0>)
 800baae:	1d20      	adds	r0, r4, #4
 800bab0:	f7ff fe06 	bl	800b6c0 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800bab4:	1d60      	adds	r0, r4, #5
 800bab6:	f7ff ffb5 	bl	800ba24 <LmHandlerGetTxPower>
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800baba:	4b15      	ldr	r3, [pc, #84]	; (800bb10 <MlmeConfirm+0xb8>)
 800babc:	785b      	ldrb	r3, [r3, #1]
 800babe:	b18b      	cbz	r3, 800bae4 <MlmeConfirm+0x8c>
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800bac0:	4b15      	ldr	r3, [pc, #84]	; (800bb18 <MlmeConfirm+0xc0>)
 800bac2:	22ff      	movs	r2, #255	; 0xff
 800bac4:	719a      	strb	r2, [r3, #6]
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800bac6:	4b13      	ldr	r3, [pc, #76]	; (800bb14 <MlmeConfirm+0xbc>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bacc:	b10b      	cbz	r3, 800bad2 <MlmeConfirm+0x7a>
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800bace:	4812      	ldr	r0, [pc, #72]	; (800bb18 <MlmeConfirm+0xc0>)
 800bad0:	4798      	blx	r3
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800bad2:	4b0f      	ldr	r3, [pc, #60]	; (800bb10 <MlmeConfirm+0xb8>)
 800bad4:	785b      	ldrb	r3, [r3, #1]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1d7      	bne.n	800ba8a <MlmeConfirm+0x32>
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800bada:	4b0f      	ldr	r3, [pc, #60]	; (800bb18 <MlmeConfirm+0xc0>)
 800badc:	79d8      	ldrb	r0, [r3, #7]
 800bade:	f007 fe71 	bl	80137c4 <SecureElementPrintSessionKeys>
            break;
 800bae2:	e7d2      	b.n	800ba8a <MlmeConfirm+0x32>
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800bae4:	2200      	movs	r2, #0
 800bae6:	71a2      	strb	r2, [r4, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800bae8:	4b0d      	ldr	r3, [pc, #52]	; (800bb20 <MlmeConfirm+0xc8>)
 800baea:	7858      	ldrb	r0, [r3, #1]
 800baec:	f7ff fc02 	bl	800b2f4 <LmHandlerRequestClass>
 800baf0:	e7e9      	b.n	800bac6 <MlmeConfirm+0x6e>
                RxParams.LinkCheck = true;
 800baf2:	4b0c      	ldr	r3, [pc, #48]	; (800bb24 <MlmeConfirm+0xcc>)
 800baf4:	2201      	movs	r2, #1
 800baf6:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800baf8:	7a22      	ldrb	r2, [r4, #8]
 800bafa:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800bafc:	7a62      	ldrb	r2, [r4, #9]
 800bafe:	74da      	strb	r2, [r3, #19]
            break;
 800bb00:	e7c3      	b.n	800ba8a <MlmeConfirm+0x32>
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800bb02:	7863      	ldrb	r3, [r4, #1]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d0c0      	beq.n	800ba8a <MlmeConfirm+0x32>
                    LmHandlerDeviceTimeReq( );
 800bb08:	f7ff fbc0 	bl	800b28c <LmHandlerDeviceTimeReq>
}
 800bb0c:	e7bd      	b.n	800ba8a <MlmeConfirm+0x32>
 800bb0e:	bf00      	nop
 800bb10:	200000ac 	.word	0x200000ac
 800bb14:	200033cc 	.word	0x200033cc
 800bb18:	20000080 	.word	0x20000080
 800bb1c:	200033ac 	.word	0x200033ac
 800bb20:	200033e4 	.word	0x200033e4
 800bb24:	20000098 	.word	0x20000098

0800bb28 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	b08a      	sub	sp, #40	; 0x28
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
    int32_t status = NVM_DATA_OK;

    lmhStatus = LmHandlerHalt();
 800bb2c:	f7ff ff72 	bl	800ba14 <LmHandlerHalt>

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800bb30:	4604      	mov	r4, r0
 800bb32:	b148      	cbz	r0, 800bb48 <LmHandlerNvmDataStore+0x20>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800bb34:	b92c      	cbnz	r4, 800bb42 <LmHandlerNvmDataStore+0x1a>
 800bb36:	4b18      	ldr	r3, [pc, #96]	; (800bb98 <LmHandlerNvmDataStore+0x70>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	69db      	ldr	r3, [r3, #28]
 800bb3c:	b10b      	cbz	r3, 800bb42 <LmHandlerNvmDataStore+0x1a>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800bb3e:	2001      	movs	r0, #1
 800bb40:	4798      	blx	r3

    return lmhStatus;
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800bb42:	4620      	mov	r0, r4
 800bb44:	b00a      	add	sp, #40	; 0x28
 800bb46:	bd10      	pop	{r4, pc}
        status = NvmDataMgmtStoreBegin();
 800bb48:	f004 fcea 	bl	8010520 <NvmDataMgmtStoreBegin>
        if( status == NVM_DATA_NO_UPDATED_DATA )
 800bb4c:	f110 0f02 	cmn.w	r0, #2
 800bb50:	d012      	beq.n	800bb78 <LmHandlerNvmDataStore+0x50>
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800bb52:	b9d0      	cbnz	r0, 800bb8a <LmHandlerNvmDataStore+0x62>
 800bb54:	4b10      	ldr	r3, [pc, #64]	; (800bb98 <LmHandlerNvmDataStore+0x70>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	695b      	ldr	r3, [r3, #20]
 800bb5a:	b1cb      	cbz	r3, 800bb90 <LmHandlerNvmDataStore+0x68>
            mibReq.Type = MIB_NVM_CTXS;
 800bb5c:	2326      	movs	r3, #38	; 0x26
 800bb5e:	f88d 3000 	strb.w	r3, [sp]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800bb62:	4668      	mov	r0, sp
 800bb64:	f002 fe74 	bl	800e850 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800bb68:	4b0b      	ldr	r3, [pc, #44]	; (800bb98 <LmHandlerNvmDataStore+0x70>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	695b      	ldr	r3, [r3, #20]
 800bb6e:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 800bb72:	9801      	ldr	r0, [sp, #4]
 800bb74:	4798      	blx	r3
 800bb76:	e001      	b.n	800bb7c <LmHandlerNvmDataStore+0x54>
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800bb78:	f06f 0407 	mvn.w	r4, #7
        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800bb7c:	f004 fce0 	bl	8010540 <NvmDataMgmtStoreEnd>
 800bb80:	2800      	cmp	r0, #0
 800bb82:	d0d7      	beq.n	800bb34 <LmHandlerNvmDataStore+0xc>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800bb84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bb88:	e7db      	b.n	800bb42 <LmHandlerNvmDataStore+0x1a>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800bb8a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bb8e:	e7f5      	b.n	800bb7c <LmHandlerNvmDataStore+0x54>
 800bb90:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bb94:	e7f2      	b.n	800bb7c <LmHandlerNvmDataStore+0x54>
 800bb96:	bf00      	nop
 800bb98:	200033cc 	.word	0x200033cc

0800bb9c <LmhpComplianceInit>:
    return &LmhpCompliancePackage;
}

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	b140      	cbz	r0, 800bbb2 <LmhpComplianceInit+0x16>
 800bba0:	b139      	cbz	r1, 800bbb2 <LmhpComplianceInit+0x16>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t * )params;
 800bba2:	4807      	ldr	r0, [pc, #28]	; (800bbc0 <LmhpComplianceInit+0x24>)
 800bba4:	6003      	str	r3, [r0, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800bba6:	4b07      	ldr	r3, [pc, #28]	; (800bbc4 <LmhpComplianceInit+0x28>)
 800bba8:	6099      	str	r1, [r3, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800bbaa:	715a      	strb	r2, [r3, #5]
        ComplianceTestState.Initialized = true;
 800bbac:	2201      	movs	r2, #1
 800bbae:	701a      	strb	r2, [r3, #0]
 800bbb0:	4770      	bx	lr
    }
    else
    {
        LmhpComplianceParams = NULL;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4a02      	ldr	r2, [pc, #8]	; (800bbc0 <LmhpComplianceInit+0x24>)
 800bbb6:	6013      	str	r3, [r2, #0]
        ComplianceTestState.Initialized = false;
 800bbb8:	4a02      	ldr	r2, [pc, #8]	; (800bbc4 <LmhpComplianceInit+0x28>)
 800bbba:	7013      	strb	r3, [r2, #0]
    }
}
 800bbbc:	4770      	bx	lr
 800bbbe:	bf00      	nop
 800bbc0:	20003450 	.word	0x20003450
 800bbc4:	20003424 	.word	0x20003424

0800bbc8 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
    return ComplianceTestState.Initialized;
}
 800bbc8:	4b01      	ldr	r3, [pc, #4]	; (800bbd0 <LmhpComplianceIsInitialized+0x8>)
 800bbca:	7818      	ldrb	r0, [r3, #0]
 800bbcc:	4770      	bx	lr
 800bbce:	bf00      	nop
 800bbd0:	20003424 	.word	0x20003424

0800bbd4 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
    if( ComplianceTestState.Initialized == false )
 800bbd4:	4b02      	ldr	r3, [pc, #8]	; (800bbe0 <LmhpComplianceIsRunning+0xc>)
 800bbd6:	7818      	ldrb	r0, [r3, #0]
 800bbd8:	b100      	cbz	r0, 800bbdc <LmhpComplianceIsRunning+0x8>
    {
        return false;
    }

    return ComplianceTestState.IsRunning;
 800bbda:	7858      	ldrb	r0, [r3, #1]
}
 800bbdc:	4770      	bx	lr
 800bbde:	bf00      	nop
 800bbe0:	20003424 	.word	0x20003424

0800bbe4 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm( McpsConfirm_t *mcpsConfirm )
{
    if( ComplianceTestState.Initialized == false )
 800bbe4:	4b08      	ldr	r3, [pc, #32]	; (800bc08 <LmhpComplianceOnMcpsConfirm+0x24>)
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	b12b      	cbz	r3, 800bbf6 <LmhpComplianceOnMcpsConfirm+0x12>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800bbea:	4b07      	ldr	r3, [pc, #28]	; (800bc08 <LmhpComplianceOnMcpsConfirm+0x24>)
 800bbec:	785b      	ldrb	r3, [r3, #1]
 800bbee:	b113      	cbz	r3, 800bbf6 <LmhpComplianceOnMcpsConfirm+0x12>
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800bbf0:	7803      	ldrb	r3, [r0, #0]
    if( ( ComplianceTestState.IsRunning == true ) &&
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d000      	beq.n	800bbf8 <LmhpComplianceOnMcpsConfirm+0x14>
        ( mcpsConfirm->AckReceived != 0 ) )
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
    }
}
 800bbf6:	4770      	bx	lr
        ( mcpsConfirm->AckReceived != 0 ) )
 800bbf8:	7903      	ldrb	r3, [r0, #4]
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0fb      	beq.n	800bbf6 <LmhpComplianceOnMcpsConfirm+0x12>
        ComplianceTestState.DownLinkCounter++;
 800bbfe:	4a02      	ldr	r2, [pc, #8]	; (800bc08 <LmhpComplianceOnMcpsConfirm+0x24>)
 800bc00:	8993      	ldrh	r3, [r2, #12]
 800bc02:	3301      	adds	r3, #1
 800bc04:	8193      	strh	r3, [r2, #12]
 800bc06:	e7f6      	b.n	800bbf6 <LmhpComplianceOnMcpsConfirm+0x12>
 800bc08:	20003424 	.word	0x20003424

0800bc0c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
    if( ComplianceTestState.Initialized == false )
 800bc0c:	4b08      	ldr	r3, [pc, #32]	; (800bc30 <LmhpComplianceOnMlmeConfirm+0x24>)
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	b12b      	cbz	r3, 800bc1e <LmhpComplianceOnMlmeConfirm+0x12>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800bc12:	4b07      	ldr	r3, [pc, #28]	; (800bc30 <LmhpComplianceOnMlmeConfirm+0x24>)
 800bc14:	785b      	ldrb	r3, [r3, #1]
 800bc16:	b113      	cbz	r3, 800bc1e <LmhpComplianceOnMlmeConfirm+0x12>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800bc18:	7803      	ldrb	r3, [r0, #0]
 800bc1a:	2b05      	cmp	r3, #5
 800bc1c:	d000      	beq.n	800bc20 <LmhpComplianceOnMlmeConfirm+0x14>
    {
        ComplianceTestState.LinkCheck = true;
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
    }
}
 800bc1e:	4770      	bx	lr
        ComplianceTestState.LinkCheck = true;
 800bc20:	4b03      	ldr	r3, [pc, #12]	; (800bc30 <LmhpComplianceOnMlmeConfirm+0x24>)
 800bc22:	2201      	movs	r2, #1
 800bc24:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800bc26:	7a02      	ldrb	r2, [r0, #8]
 800bc28:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800bc2a:	7a42      	ldrb	r2, [r0, #9]
 800bc2c:	741a      	strb	r2, [r3, #16]
 800bc2e:	e7f6      	b.n	800bc1e <LmhpComplianceOnMlmeConfirm+0x12>
 800bc30:	20003424 	.word	0x20003424

0800bc34 <LmhpComplianceProcess>:
}

static void LmhpComplianceProcess( void )
{
    /* Nothing to process */
}
 800bc34:	4770      	bx	lr
	...

0800bc38 <LmhpComplianceTxProcess>:
    if( ComplianceTestState.Initialized == false )
 800bc38:	4b26      	ldr	r3, [pc, #152]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d040      	beq.n	800bcc2 <LmhpComplianceTxProcess+0x8a>
    if( ComplianceTestState.IsRunning == false )
 800bc40:	4b24      	ldr	r3, [pc, #144]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc42:	785b      	ldrb	r3, [r3, #1]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d03f      	beq.n	800bcc8 <LmhpComplianceTxProcess+0x90>
{
 800bc48:	b500      	push	{lr}
 800bc4a:	b083      	sub	sp, #12
    if( ComplianceTestState.LinkCheck == true )
 800bc4c:	4b21      	ldr	r3, [pc, #132]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc4e:	7b9b      	ldrb	r3, [r3, #14]
 800bc50:	b323      	cbz	r3, 800bc9c <LmhpComplianceTxProcess+0x64>
        ComplianceTestState.LinkCheck = false;
 800bc52:	4b20      	ldr	r3, [pc, #128]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc54:	2200      	movs	r2, #0
 800bc56:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800bc58:	2203      	movs	r2, #3
 800bc5a:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800bc5c:	689a      	ldr	r2, [r3, #8]
 800bc5e:	2105      	movs	r1, #5
 800bc60:	7011      	strb	r1, [r2, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800bc62:	7bd9      	ldrb	r1, [r3, #15]
 800bc64:	7051      	strb	r1, [r2, #1]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800bc66:	7c19      	ldrb	r1, [r3, #16]
 800bc68:	7091      	strb	r1, [r2, #2]
        ComplianceTestState.State = 1;
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	709a      	strb	r2, [r3, #2]
    LmHandlerAppData_t appData =
 800bc6e:	23e0      	movs	r3, #224	; 0xe0
 800bc70:	f88d 3000 	strb.w	r3, [sp]
        .BufferSize = ComplianceTestState.DataBufferSize,
 800bc74:	4b17      	ldr	r3, [pc, #92]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc76:	799a      	ldrb	r2, [r3, #6]
    LmHandlerAppData_t appData =
 800bc78:	f88d 2001 	strb.w	r2, [sp, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800bc7c:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800bc7e:	9301      	str	r3, [sp, #4]
    TimerStart( &ComplianceTxNextPacketTimer );
 800bc80:	4815      	ldr	r0, [pc, #84]	; (800bcd8 <LmhpComplianceTxProcess+0xa0>)
 800bc82:	f009 ff8f 	bl	8015ba4 <UTIL_TIMER_Start>
    if( LmhpCompliancePackage.OnSendRequest == NULL)
 800bc86:	4b15      	ldr	r3, [pc, #84]	; (800bcdc <LmhpComplianceTxProcess+0xa4>)
 800bc88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc8a:	b1fb      	cbz	r3, 800bccc <LmhpComplianceTxProcess+0x94>
    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, true );
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	4911      	ldr	r1, [pc, #68]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc90:	78c9      	ldrb	r1, [r1, #3]
 800bc92:	4668      	mov	r0, sp
 800bc94:	4798      	blx	r3
}
 800bc96:	b003      	add	sp, #12
 800bc98:	f85d fb04 	ldr.w	pc, [sp], #4
        switch( ComplianceTestState.State )
 800bc9c:	4b0d      	ldr	r3, [pc, #52]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bc9e:	789b      	ldrb	r3, [r3, #2]
 800bca0:	2b01      	cmp	r3, #1
 800bca2:	d005      	beq.n	800bcb0 <LmhpComplianceTxProcess+0x78>
 800bca4:	2b04      	cmp	r3, #4
 800bca6:	d1e2      	bne.n	800bc6e <LmhpComplianceTxProcess+0x36>
                ComplianceTestState.State = 1;
 800bca8:	4b0a      	ldr	r3, [pc, #40]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bcaa:	2201      	movs	r2, #1
 800bcac:	709a      	strb	r2, [r3, #2]
                break;
 800bcae:	e7de      	b.n	800bc6e <LmhpComplianceTxProcess+0x36>
                ComplianceTestState.DataBufferSize = 2;
 800bcb0:	4b08      	ldr	r3, [pc, #32]	; (800bcd4 <LmhpComplianceTxProcess+0x9c>)
 800bcb2:	2202      	movs	r2, #2
 800bcb4:	719a      	strb	r2, [r3, #6]
                ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800bcb6:	899a      	ldrh	r2, [r3, #12]
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	0a11      	lsrs	r1, r2, #8
 800bcbc:	7019      	strb	r1, [r3, #0]
                ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800bcbe:	705a      	strb	r2, [r3, #1]
                break;
 800bcc0:	e7d5      	b.n	800bc6e <LmhpComplianceTxProcess+0x36>
        return LORAMAC_HANDLER_ERROR;
 800bcc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcc6:	4770      	bx	lr
        return LORAMAC_HANDLER_SUCCESS;
 800bcc8:	2000      	movs	r0, #0
}
 800bcca:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800bccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcd0:	e7e1      	b.n	800bc96 <LmhpComplianceTxProcess+0x5e>
 800bcd2:	bf00      	nop
 800bcd4:	20003424 	.word	0x20003424
 800bcd8:	20003438 	.word	0x20003438
 800bcdc:	200000c8 	.word	0x200000c8

0800bce0 <LmhpComplianceOnMcpsIndication>:
    if( ComplianceTestState.Initialized == false )
 800bce0:	4b8f      	ldr	r3, [pc, #572]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	f000 8119 	beq.w	800bf1c <LmhpComplianceOnMcpsIndication+0x23c>
    if( mcpsIndication->RxData == false )
 800bcea:	7b43      	ldrb	r3, [r0, #13]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	f000 8115 	beq.w	800bf1c <LmhpComplianceOnMcpsIndication+0x23c>
    if( ( ComplianceTestState.IsRunning == true ) &&
 800bcf2:	4b8b      	ldr	r3, [pc, #556]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bcf4:	785b      	ldrb	r3, [r3, #1]
 800bcf6:	b12b      	cbz	r3, 800bd04 <LmhpComplianceOnMcpsIndication+0x24>
        ( mcpsIndication->AckReceived == 0 ) )
 800bcf8:	7b82      	ldrb	r2, [r0, #14]
    if( ( ComplianceTestState.IsRunning == true ) &&
 800bcfa:	b91a      	cbnz	r2, 800bd04 <LmhpComplianceOnMcpsIndication+0x24>
        ComplianceTestState.DownLinkCounter++;
 800bcfc:	4988      	ldr	r1, [pc, #544]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bcfe:	898a      	ldrh	r2, [r1, #12]
 800bd00:	3201      	adds	r2, #1
 800bd02:	818a      	strh	r2, [r1, #12]
    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800bd04:	78c2      	ldrb	r2, [r0, #3]
 800bd06:	2ae0      	cmp	r2, #224	; 0xe0
 800bd08:	f040 8108 	bne.w	800bf1c <LmhpComplianceOnMcpsIndication+0x23c>
{
 800bd0c:	b510      	push	{r4, lr}
 800bd0e:	b08c      	sub	sp, #48	; 0x30
    if( ComplianceTestState.IsRunning == false )
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d140      	bne.n	800bd96 <LmhpComplianceOnMcpsIndication+0xb6>
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800bd14:	7b03      	ldrb	r3, [r0, #12]
 800bd16:	2b04      	cmp	r3, #4
 800bd18:	d001      	beq.n	800bd1e <LmhpComplianceOnMcpsIndication+0x3e>
}
 800bd1a:	b00c      	add	sp, #48	; 0x30
 800bd1c:	bd10      	pop	{r4, pc}
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800bd1e:	6883      	ldr	r3, [r0, #8]
 800bd20:	781a      	ldrb	r2, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800bd22:	2a01      	cmp	r2, #1
 800bd24:	d1f9      	bne.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800bd26:	785a      	ldrb	r2, [r3, #1]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800bd28:	2a01      	cmp	r2, #1
 800bd2a:	d1f6      	bne.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800bd2c:	789a      	ldrb	r2, [r3, #2]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800bd2e:	2a01      	cmp	r2, #1
 800bd30:	d1f3      	bne.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800bd32:	78db      	ldrb	r3, [r3, #3]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	d1f0      	bne.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
            ComplianceTestState.IsTxConfirmed = false;
 800bd38:	4b79      	ldr	r3, [pc, #484]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bd3a:	2400      	movs	r4, #0
 800bd3c:	70dc      	strb	r4, [r3, #3]
            ComplianceTestState.Port = 224;
 800bd3e:	22e0      	movs	r2, #224	; 0xe0
 800bd40:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800bd42:	2202      	movs	r2, #2
 800bd44:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800bd46:	819c      	strh	r4, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800bd48:	739c      	strb	r4, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800bd4a:	73dc      	strb	r4, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800bd4c:	741c      	strb	r4, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800bd4e:	2201      	movs	r2, #1
 800bd50:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800bd52:	709a      	strb	r2, [r3, #2]
            mibReq.Type = MIB_ADR;
 800bd54:	2304      	movs	r3, #4
 800bd56:	f88d 3008 	strb.w	r3, [sp, #8]
            mibReq.Param.AdrEnable = true;
 800bd5a:	f88d 200c 	strb.w	r2, [sp, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800bd5e:	a802      	add	r0, sp, #8
 800bd60:	f002 fed0 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
            LoRaMacTestSetDutyCycleOn( false );
 800bd64:	4620      	mov	r0, r4
 800bd66:	f003 fb27 	bl	800f3b8 <LoRaMacTestSetDutyCycleOn>
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800bd6a:	4b6e      	ldr	r3, [pc, #440]	; (800bf24 <LmhpComplianceOnMcpsIndication+0x244>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	b103      	cbz	r3, 800bd74 <LmhpComplianceOnMcpsIndication+0x94>
                LmhpComplianceParams->StopPeripherals( );
 800bd72:	4798      	blx	r3
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800bd74:	4c6c      	ldr	r4, [pc, #432]	; (800bf28 <LmhpComplianceOnMcpsIndication+0x248>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	9200      	str	r2, [sp, #0]
 800bd7a:	4b6c      	ldr	r3, [pc, #432]	; (800bf2c <LmhpComplianceOnMcpsIndication+0x24c>)
 800bd7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800bd80:	4620      	mov	r0, r4
 800bd82:	f009 fe57 	bl	8015a34 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800bd86:	f241 3188 	movw	r1, #5000	; 0x1388
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	f009 ff50 	bl	8015c30 <UTIL_TIMER_SetPeriod>
            LmhpComplianceTxProcess( );
 800bd90:	f7ff ff52 	bl	800bc38 <LmhpComplianceTxProcess>
 800bd94:	e7c1      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800bd96:	6882      	ldr	r2, [r0, #8]
 800bd98:	7813      	ldrb	r3, [r2, #0]
 800bd9a:	4961      	ldr	r1, [pc, #388]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bd9c:	708b      	strb	r3, [r1, #2]
        switch( ComplianceTestState.State )
 800bd9e:	2b0a      	cmp	r3, #10
 800bda0:	d8bb      	bhi.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
 800bda2:	e8df f003 	tbb	[pc, r3]
 800bda6:	2206      	.short	0x2206
 800bda8:	47312b26 	.word	0x47312b26
 800bdac:	a7a0714e 	.word	0xa7a0714e
 800bdb0:	b1          	.byte	0xb1
 800bdb1:	00          	.byte	0x00
                    TimerStop( &ComplianceTxNextPacketTimer );
 800bdb2:	485d      	ldr	r0, [pc, #372]	; (800bf28 <LmhpComplianceOnMcpsIndication+0x248>)
 800bdb4:	f009 fe9c 	bl	8015af0 <UTIL_TIMER_Stop>
                    ComplianceTestState.DownLinkCounter = 0;
 800bdb8:	4b59      	ldr	r3, [pc, #356]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bdba:	2200      	movs	r2, #0
 800bdbc:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800bdbe:	705a      	strb	r2, [r3, #1]
                    mibReq.Type = MIB_ADR;
 800bdc0:	2304      	movs	r3, #4
 800bdc2:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800bdc6:	4c57      	ldr	r4, [pc, #348]	; (800bf24 <LmhpComplianceOnMcpsIndication+0x244>)
 800bdc8:	6823      	ldr	r3, [r4, #0]
 800bdca:	781b      	ldrb	r3, [r3, #0]
 800bdcc:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800bdd0:	a802      	add	r0, sp, #8
 800bdd2:	f002 fe97 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800bdd6:	6823      	ldr	r3, [r4, #0]
 800bdd8:	7858      	ldrb	r0, [r3, #1]
 800bdda:	f003 faed 	bl	800f3b8 <LoRaMacTestSetDutyCycleOn>
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d099      	beq.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                        LmhpComplianceParams->StartPeripherals( );
 800bde6:	4798      	blx	r3
                break;
 800bde8:	e797      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                ComplianceTestState.DataBufferSize = 2;
 800bdea:	4b4d      	ldr	r3, [pc, #308]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bdec:	2202      	movs	r2, #2
 800bdee:	719a      	strb	r2, [r3, #6]
                break;
 800bdf0:	e793      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                ComplianceTestState.IsTxConfirmed = true;
 800bdf2:	4b4b      	ldr	r3, [pc, #300]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800bdf8:	709a      	strb	r2, [r3, #2]
                break;
 800bdfa:	e78e      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                ComplianceTestState.IsTxConfirmed = false;
 800bdfc:	4b48      	ldr	r3, [pc, #288]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800bdfe:	2200      	movs	r2, #0
 800be00:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800be02:	2201      	movs	r2, #1
 800be04:	709a      	strb	r2, [r3, #2]
                break;
 800be06:	e788      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800be08:	7b01      	ldrb	r1, [r0, #12]
 800be0a:	4b45      	ldr	r3, [pc, #276]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800be0c:	7199      	strb	r1, [r3, #6]
                ComplianceTestState.DataBuffer[0] = 4;
 800be0e:	689c      	ldr	r4, [r3, #8]
 800be10:	2304      	movs	r3, #4
 800be12:	7023      	strb	r3, [r4, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800be14:	2301      	movs	r3, #1
 800be16:	4a42      	ldr	r2, [pc, #264]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800be18:	7952      	ldrb	r2, [r2, #5]
 800be1a:	428a      	cmp	r2, r1
 800be1c:	bf28      	it	cs
 800be1e:	460a      	movcs	r2, r1
 800be20:	429a      	cmp	r2, r3
 800be22:	f67f af7a 	bls.w	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                    ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800be26:	6882      	ldr	r2, [r0, #8]
 800be28:	5cd2      	ldrb	r2, [r2, r3]
 800be2a:	3201      	adds	r2, #1
 800be2c:	54e2      	strb	r2, [r4, r3]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800be2e:	3301      	adds	r3, #1
 800be30:	b2db      	uxtb	r3, r3
 800be32:	e7f0      	b.n	800be16 <LmhpComplianceOnMcpsIndication+0x136>
                    mlmeReq.Type = MLME_LINK_CHECK;
 800be34:	2305      	movs	r3, #5
 800be36:	f88d 3008 	strb.w	r3, [sp, #8]
                    LoRaMacMlmeRequest( &mlmeReq );
 800be3a:	a802      	add	r0, sp, #8
 800be3c:	f003 f920 	bl	800f080 <LoRaMacMlmeRequest>
                break;
 800be40:	e76b      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                    TimerStop( &ComplianceTxNextPacketTimer );
 800be42:	4839      	ldr	r0, [pc, #228]	; (800bf28 <LmhpComplianceOnMcpsIndication+0x248>)
 800be44:	f009 fe54 	bl	8015af0 <UTIL_TIMER_Stop>
                    ComplianceTestState.DownLinkCounter = 0;
 800be48:	4b35      	ldr	r3, [pc, #212]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800be4a:	2200      	movs	r2, #0
 800be4c:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800be4e:	705a      	strb	r2, [r3, #1]
                    mibReq.Type = MIB_ADR;
 800be50:	2304      	movs	r3, #4
 800be52:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800be56:	4c33      	ldr	r4, [pc, #204]	; (800bf24 <LmhpComplianceOnMcpsIndication+0x244>)
 800be58:	6823      	ldr	r3, [r4, #0]
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800be60:	a802      	add	r0, sp, #8
 800be62:	f002 fe4f 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800be66:	6823      	ldr	r3, [r4, #0]
 800be68:	7858      	ldrb	r0, [r3, #1]
 800be6a:	f003 faa5 	bl	800f3b8 <LoRaMacTestSetDutyCycleOn>
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800be6e:	6823      	ldr	r3, [r4, #0]
 800be70:	689b      	ldr	r3, [r3, #8]
 800be72:	b103      	cbz	r3, 800be76 <LmhpComplianceOnMcpsIndication+0x196>
                        LmhpComplianceParams->StartPeripherals( );
 800be74:	4798      	blx	r3
                    if( LmhpCompliancePackage.OnJoinRequest != NULL )
 800be76:	4b2e      	ldr	r3, [pc, #184]	; (800bf30 <LmhpComplianceOnMcpsIndication+0x250>)
 800be78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	f43f af4d 	beq.w	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                        LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800be80:	2101      	movs	r1, #1
 800be82:	2002      	movs	r0, #2
 800be84:	4798      	blx	r3
                break;
 800be86:	e748      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                    if( mcpsIndication->BufferSize == 3 )
 800be88:	7b03      	ldrb	r3, [r0, #12]
 800be8a:	2b03      	cmp	r3, #3
 800be8c:	d008      	beq.n	800bea0 <LmhpComplianceOnMcpsIndication+0x1c0>
                    else if( mcpsIndication->BufferSize == 7 )
 800be8e:	2b07      	cmp	r3, #7
 800be90:	d010      	beq.n	800beb4 <LmhpComplianceOnMcpsIndication+0x1d4>
                    LoRaMacMlmeRequest( &mlmeReq );
 800be92:	a802      	add	r0, sp, #8
 800be94:	f003 f8f4 	bl	800f080 <LoRaMacMlmeRequest>
                    ComplianceTestState.State = 1;
 800be98:	4b21      	ldr	r3, [pc, #132]	; (800bf20 <LmhpComplianceOnMcpsIndication+0x240>)
 800be9a:	2201      	movs	r2, #1
 800be9c:	709a      	strb	r2, [r3, #2]
                break;
 800be9e:	e73c      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                        mlmeReq.Type = MLME_TXCW;
 800bea0:	2306      	movs	r3, #6
 800bea2:	f88d 3008 	strb.w	r3, [sp, #8]
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800bea6:	7851      	ldrb	r1, [r2, #1]
 800bea8:	7893      	ldrb	r3, [r2, #2]
 800beaa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800beae:	f8ad 300c 	strh.w	r3, [sp, #12]
 800beb2:	e7ee      	b.n	800be92 <LmhpComplianceOnMcpsIndication+0x1b2>
                        mlmeReq.Type = MLME_TXCW_1;
 800beb4:	f88d 3008 	strb.w	r3, [sp, #8]
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800beb8:	7851      	ldrb	r1, [r2, #1]
 800beba:	7893      	ldrb	r3, [r2, #2]
 800bebc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bec0:	f8ad 300c 	strh.w	r3, [sp, #12]
                        mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800bec4:	78d1      	ldrb	r1, [r2, #3]
 800bec6:	7913      	ldrb	r3, [r2, #4]
 800bec8:	021b      	lsls	r3, r3, #8
 800beca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800bece:	7952      	ldrb	r2, [r2, #5]
 800bed0:	4313      	orrs	r3, r2
 800bed2:	2264      	movs	r2, #100	; 0x64
 800bed4:	fb02 f303 	mul.w	r3, r2, r3
 800bed8:	9304      	str	r3, [sp, #16]
                        mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800beda:	6883      	ldr	r3, [r0, #8]
 800bedc:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800bee0:	f88d 3014 	strb.w	r3, [sp, #20]
 800bee4:	e7d5      	b.n	800be92 <LmhpComplianceOnMcpsIndication+0x1b2>
                    mlmeReq.Type = MLME_DEVICE_TIME;
 800bee6:	230a      	movs	r3, #10
 800bee8:	f88d 3008 	strb.w	r3, [sp, #8]
                    LoRaMacMlmeRequest( &mlmeReq );
 800beec:	a802      	add	r0, sp, #8
 800beee:	f003 f8c7 	bl	800f080 <LoRaMacMlmeRequest>
                break;
 800bef2:	e712      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                    mibReq.Type = MIB_DEVICE_CLASS;
 800bef4:	2300      	movs	r3, #0
 800bef6:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800befa:	7853      	ldrb	r3, [r2, #1]
 800befc:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800bf00:	a802      	add	r0, sp, #8
 800bf02:	f002 fdff 	bl	800eb04 <LoRaMacMibSetRequestConfirm>
                break;
 800bf06:	e708      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
                    mlmeReq.Type = MLME_PING_SLOT_INFO;
 800bf08:	230d      	movs	r3, #13
 800bf0a:	f88d 3008 	strb.w	r3, [sp, #8]
                    mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800bf0e:	7853      	ldrb	r3, [r2, #1]
 800bf10:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMlmeRequest( &mlmeReq );
 800bf14:	a802      	add	r0, sp, #8
 800bf16:	f003 f8b3 	bl	800f080 <LoRaMacMlmeRequest>
                break;
 800bf1a:	e6fe      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x3a>
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	20003424 	.word	0x20003424
 800bf24:	20003450 	.word	0x20003450
 800bf28:	20003438 	.word	0x20003438
 800bf2c:	0800bf35 	.word	0x0800bf35
 800bf30:	200000c8 	.word	0x200000c8

0800bf34 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void *context )
{
 800bf34:	b508      	push	{r3, lr}
    LmhpComplianceTxProcess( );
 800bf36:	f7ff fe7f 	bl	800bc38 <LmhpComplianceTxProcess>
}
 800bf3a:	bd08      	pop	{r3, pc}

0800bf3c <LmhpCompliancePackageFactory>:
}
 800bf3c:	4800      	ldr	r0, [pc, #0]	; (800bf40 <LmhpCompliancePackageFactory+0x4>)
 800bf3e:	4770      	bx	lr
 800bf40:	200000c8 	.word	0x200000c8

0800bf44 <LmhpPackagesRegistrationInit>:
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
}
 800bf44:	2000      	movs	r0, #0
 800bf46:	4770      	bx	lr

0800bf48 <LmhpPackagesRegister>:
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800bf48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf4c:	4770      	bx	lr
	...

0800bf50 <UpdateRxSlotIdleState>:
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
}

static void UpdateRxSlotIdleState( void )
{
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800bf50:	4b07      	ldr	r3, [pc, #28]	; (800bf70 <UpdateRxSlotIdleState+0x20>)
 800bf52:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800bf56:	2b02      	cmp	r3, #2
 800bf58:	d004      	beq.n	800bf64 <UpdateRxSlotIdleState+0x14>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bf5a:	4b06      	ldr	r3, [pc, #24]	; (800bf74 <UpdateRxSlotIdleState+0x24>)
 800bf5c:	2206      	movs	r2, #6
 800bf5e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 800bf62:	4770      	bx	lr
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bf64:	4b03      	ldr	r3, [pc, #12]	; (800bf74 <UpdateRxSlotIdleState+0x24>)
 800bf66:	2202      	movs	r2, #2
 800bf68:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800bf6c:	4770      	bx	lr
 800bf6e:	bf00      	nop
 800bf70:	20008000 	.word	0x20008000
 800bf74:	20003458 	.word	0x20003458

0800bf78 <LoRaMacEnableRequests>:
    return false;
}

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
    MacCtx.AllowRequests = requestState;
 800bf78:	4b01      	ldr	r3, [pc, #4]	; (800bf80 <LoRaMacEnableRequests+0x8>)
 800bf7a:	f883 0482 	strb.w	r0, [r3, #1154]	; 0x482
}
 800bf7e:	4770      	bx	lr
 800bf80:	20003458 	.word	0x20003458

0800bf84 <LoRaMacHandleIndicationEvents>:
        MacCtx.MacFlags.Bits.MacDone = 0;
    }
}

static void LoRaMacHandleIndicationEvents( void )
{
 800bf84:	b508      	push	{r3, lr}
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800bf86:	4b15      	ldr	r3, [pc, #84]	; (800bfdc <LoRaMacHandleIndicationEvents+0x58>)
 800bf88:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800bf8c:	f013 0f08 	tst.w	r3, #8
 800bf90:	d00e      	beq.n	800bfb0 <LoRaMacHandleIndicationEvents+0x2c>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800bf92:	4812      	ldr	r0, [pc, #72]	; (800bfdc <LoRaMacHandleIndicationEvents+0x58>)
 800bf94:	f890 3481 	ldrb.w	r3, [r0, #1153]	; 0x481
 800bf98:	f36f 03c3 	bfc	r3, #3, #1
 800bf9c:	f880 3481 	strb.w	r3, [r0, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800bfa0:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	f200 417c 	addw	r1, r0, #1148	; 0x47c
 800bfaa:	f200 405c 	addw	r0, r0, #1116	; 0x45c
 800bfae:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800bfb0:	4b0a      	ldr	r3, [pc, #40]	; (800bfdc <LoRaMacHandleIndicationEvents+0x58>)
 800bfb2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800bfb6:	f013 0f02 	tst.w	r3, #2
 800bfba:	d00e      	beq.n	800bfda <LoRaMacHandleIndicationEvents+0x56>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800bfbc:	4807      	ldr	r0, [pc, #28]	; (800bfdc <LoRaMacHandleIndicationEvents+0x58>)
 800bfbe:	f890 3481 	ldrb.w	r3, [r0, #1153]	; 0x481
 800bfc2:	f36f 0341 	bfc	r3, #1, #1
 800bfc6:	f880 3481 	strb.w	r3, [r0, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800bfca:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800bfce:	685b      	ldr	r3, [r3, #4]
 800bfd0:	f200 417c 	addw	r1, r0, #1148	; 0x47c
 800bfd4:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 800bfd8:	4798      	blx	r3
    }
}
 800bfda:	bd08      	pop	{r3, pc}
 800bfdc:	20003458 	.word	0x20003458

0800bfe0 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800bfe0:	4b07      	ldr	r3, [pc, #28]	; (800c000 <LoRaMacCheckForRxAbort+0x20>)
 800bfe2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bfe6:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bfea:	d008      	beq.n	800bffe <LoRaMacCheckForRxAbort+0x1e>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800bfec:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800bff0:	4a03      	ldr	r2, [pc, #12]	; (800c000 <LoRaMacCheckForRxAbort+0x20>)
 800bff2:	f8c2 1340 	str.w	r1, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800bff6:	f023 0382 	bic.w	r3, r3, #130	; 0x82
 800bffa:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800bffe:	4770      	bx	lr
 800c000:	20003458 	.word	0x20003458

0800c004 <CalculateBackOff>:

static void CalculateBackOff( void )
{
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 800c004:	4b06      	ldr	r3, [pc, #24]	; (800c020 <CalculateBackOff+0x1c>)
 800c006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c008:	b94b      	cbnz	r3, 800c01e <CalculateBackOff+0x1a>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 800c00a:	4a05      	ldr	r2, [pc, #20]	; (800c020 <CalculateBackOff+0x1c>)
 800c00c:	f8b2 311e 	ldrh.w	r3, [r2, #286]	; 0x11e
 800c010:	4904      	ldr	r1, [pc, #16]	; (800c024 <CalculateBackOff+0x20>)
 800c012:	f8d1 1414 	ldr.w	r1, [r1, #1044]	; 0x414
 800c016:	3b01      	subs	r3, #1
 800c018:	fb01 f303 	mul.w	r3, r1, r3
 800c01c:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 800c01e:	4770      	bx	lr
 800c020:	20008000 	.word	0x20008000
 800c024:	20003458 	.word	0x20003458

0800c028 <SetTxContinuousWave1>:

    return LORAMAC_STATUS_OK;
}

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800c028:	b508      	push	{r3, lr}
 800c02a:	4684      	mov	ip, r0
 800c02c:	4608      	mov	r0, r1
 800c02e:	4611      	mov	r1, r2
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800c030:	4b06      	ldr	r3, [pc, #24]	; (800c04c <SetTxContinuousWave1+0x24>)
 800c032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c034:	4662      	mov	r2, ip
 800c036:	b249      	sxtb	r1, r1
 800c038:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800c03a:	4a05      	ldr	r2, [pc, #20]	; (800c050 <SetTxContinuousWave1+0x28>)
 800c03c:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800c040:	f043 0302 	orr.w	r3, r3, #2
 800c044:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
}
 800c048:	2000      	movs	r0, #0
 800c04a:	bd08      	pop	{r3, pc}
 800c04c:	080171b0 	.word	0x080171b0
 800c050:	20003458 	.word	0x20003458

0800c054 <DetermineFrameType>:
    return LORAMAC_STATUS_OK;
}

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800c054:	4602      	mov	r2, r0
 800c056:	b1f8      	cbz	r0, 800c098 <DetermineFrameType+0x44>
 800c058:	b301      	cbz	r1, 800c09c <DetermineFrameType+0x48>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800c05a:	7b03      	ldrb	r3, [r0, #12]
 800c05c:	f013 030f 	ands.w	r3, r3, #15
 800c060:	d005      	beq.n	800c06e <DetermineFrameType+0x1a>
 800c062:	f890 0020 	ldrb.w	r0, [r0, #32]
 800c066:	b110      	cbz	r0, 800c06e <DetermineFrameType+0x1a>
    {
        *fType = FRAME_TYPE_A;
 800c068:	2000      	movs	r0, #0
 800c06a:	7008      	strb	r0, [r1, #0]
 800c06c:	4770      	bx	lr
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800c06e:	f892 0028 	ldrb.w	r0, [r2, #40]	; 0x28
 800c072:	b910      	cbnz	r0, 800c07a <DetermineFrameType+0x26>
    {
        *fType = FRAME_TYPE_B;
 800c074:	2301      	movs	r3, #1
 800c076:	700b      	strb	r3, [r1, #0]
 800c078:	4770      	bx	lr
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800c07a:	b92b      	cbnz	r3, 800c088 <DetermineFrameType+0x34>
 800c07c:	f892 0020 	ldrb.w	r0, [r2, #32]
 800c080:	b910      	cbnz	r0, 800c088 <DetermineFrameType+0x34>
    {
        *fType = FRAME_TYPE_C;
 800c082:	2302      	movs	r3, #2
 800c084:	700b      	strb	r3, [r1, #0]
 800c086:	4770      	bx	lr
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800c088:	b953      	cbnz	r3, 800c0a0 <DetermineFrameType+0x4c>
 800c08a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800c08e:	b14a      	cbz	r2, 800c0a4 <DetermineFrameType+0x50>
    {
        *fType = FRAME_TYPE_D;
 800c090:	2203      	movs	r2, #3
 800c092:	700a      	strb	r2, [r1, #0]
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
    }

    return LORAMAC_STATUS_OK;
 800c094:	4618      	mov	r0, r3
        *fType = FRAME_TYPE_D;
 800c096:	4770      	bx	lr
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800c098:	2003      	movs	r0, #3
 800c09a:	4770      	bx	lr
 800c09c:	2003      	movs	r0, #3
 800c09e:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 800c0a0:	2018      	movs	r0, #24
 800c0a2:	4770      	bx	lr
 800c0a4:	2018      	movs	r0, #24
}
 800c0a6:	4770      	bx	lr

0800c0a8 <CheckRetransUnconfirmedUplink>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CheckRetransUnconfirmedUplink( void )
{
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800c0a8:	4b0f      	ldr	r3, [pc, #60]	; (800c0e8 <CheckRetransUnconfirmedUplink+0x40>)
 800c0aa:	f893 240c 	ldrb.w	r2, [r3, #1036]	; 0x40c
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 800c0ae:	4b0f      	ldr	r3, [pc, #60]	; (800c0ec <CheckRetransUnconfirmedUplink+0x44>)
 800c0b0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    if( MacCtx.ChannelsNbTransCounter >=
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d20f      	bcs.n	800c0d8 <CheckRetransUnconfirmedUplink+0x30>
    {
        return true;
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800c0b8:	4b0b      	ldr	r3, [pc, #44]	; (800c0e8 <CheckRetransUnconfirmedUplink+0x40>)
 800c0ba:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c0be:	f013 0f02 	tst.w	r3, #2
 800c0c2:	d00b      	beq.n	800c0dc <CheckRetransUnconfirmedUplink+0x34>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800c0c4:	4b09      	ldr	r3, [pc, #36]	; (800c0ec <CheckRetransUnconfirmedUplink+0x44>)
 800c0c6:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c0ca:	b14b      	cbz	r3, 800c0e0 <CheckRetransUnconfirmedUplink+0x38>
        {
            return true;
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800c0cc:	4b06      	ldr	r3, [pc, #24]	; (800c0e8 <CheckRetransUnconfirmedUplink+0x40>)
 800c0ce:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c0d2:	b13b      	cbz	r3, 800c0e4 <CheckRetransUnconfirmedUplink+0x3c>
            {
                return true;
            }
        }
    }
    return false;
 800c0d4:	2000      	movs	r0, #0
 800c0d6:	4770      	bx	lr
        return true;
 800c0d8:	2001      	movs	r0, #1
 800c0da:	4770      	bx	lr
    return false;
 800c0dc:	2000      	movs	r0, #0
 800c0de:	4770      	bx	lr
            return true;
 800c0e0:	2001      	movs	r0, #1
 800c0e2:	4770      	bx	lr
                return true;
 800c0e4:	2001      	movs	r0, #1
}
 800c0e6:	4770      	bx	lr
 800c0e8:	20003458 	.word	0x20003458
 800c0ec:	20008000 	.word	0x20008000

0800c0f0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800c0f0:	4b0a      	ldr	r3, [pc, #40]	; (800c11c <CheckRetransConfirmedUplink+0x2c>)
 800c0f2:	f893 240e 	ldrb.w	r2, [r3, #1038]	; 0x40e
        MacCtx.AckTimeoutRetries )
 800c0f6:	f893 340d 	ldrb.w	r3, [r3, #1037]	; 0x40d
    if( MacCtx.AckTimeoutRetriesCounter >=
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d209      	bcs.n	800c112 <CheckRetransConfirmedUplink+0x22>
    {
        return true;
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800c0fe:	4b07      	ldr	r3, [pc, #28]	; (800c11c <CheckRetransConfirmedUplink+0x2c>)
 800c100:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c104:	f013 0f02 	tst.w	r3, #2
 800c108:	d005      	beq.n	800c116 <CheckRetransConfirmedUplink+0x26>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800c10a:	4b04      	ldr	r3, [pc, #16]	; (800c11c <CheckRetransConfirmedUplink+0x2c>)
 800c10c:	f893 0438 	ldrb.w	r0, [r3, #1080]	; 0x438
 800c110:	4770      	bx	lr
        return true;
 800c112:	2001      	movs	r0, #1
 800c114:	4770      	bx	lr
        {
            return true;
        }
    }
    return false;
 800c116:	2000      	movs	r0, #0
}
 800c118:	4770      	bx	lr
 800c11a:	bf00      	nop
 800c11c:	20003458 	.word	0x20003458

0800c120 <StopRetransmission>:
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800c120:	4b11      	ldr	r3, [pc, #68]	; (800c168 <StopRetransmission+0x48>)
 800c122:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c126:	f013 0f02 	tst.w	r3, #2
 800c12a:	d004      	beq.n	800c136 <StopRetransmission+0x16>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800c12c:	4b0e      	ldr	r3, [pc, #56]	; (800c168 <StopRetransmission+0x48>)
 800c12e:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800c132:	2b01      	cmp	r3, #1
 800c134:	d907      	bls.n	800c146 <StopRetransmission+0x26>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800c136:	4b0d      	ldr	r3, [pc, #52]	; (800c16c <StopRetransmission+0x4c>)
 800c138:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800c13c:	b11b      	cbz	r3, 800c146 <StopRetransmission+0x26>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
 800c13e:	4a0b      	ldr	r2, [pc, #44]	; (800c16c <StopRetransmission+0x4c>)
 800c140:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800c142:	3301      	adds	r3, #1
 800c144:	6293      	str	r3, [r2, #40]	; 0x28
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800c146:	4b08      	ldr	r3, [pc, #32]	; (800c168 <StopRetransmission+0x48>)
 800c148:	2200      	movs	r2, #0
 800c14a:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
    MacCtx.NodeAckRequested = false;
 800c14e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
 800c152:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800c156:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800c15a:	f022 0202 	bic.w	r2, r2, #2
 800c15e:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return true;
}
 800c162:	2001      	movs	r0, #1
 800c164:	4770      	bx	lr
 800c166:	bf00      	nop
 800c168:	20003458 	.word	0x20003458
 800c16c:	20008000 	.word	0x20008000

0800c170 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 800c170:	b508      	push	{r3, lr}
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c172:	4b04      	ldr	r3, [pc, #16]	; (800c184 <OnMacProcessNotify+0x14>)
 800c174:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c178:	b113      	cbz	r3, 800c180 <OnMacProcessNotify+0x10>
 800c17a:	695b      	ldr	r3, [r3, #20]
 800c17c:	b103      	cbz	r3, 800c180 <OnMacProcessNotify+0x10>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c17e:	4798      	blx	r3
    }
}
 800c180:	bd08      	pop	{r3, pc}
 800c182:	bf00      	nop
 800c184:	20003458 	.word	0x20003458

0800c188 <OnRadioRxError>:
{
 800c188:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxError = 1;
 800c18a:	4a04      	ldr	r2, [pc, #16]	; (800c19c <OnRadioRxError+0x14>)
 800c18c:	7813      	ldrb	r3, [r2, #0]
 800c18e:	f043 0302 	orr.w	r3, r3, #2
 800c192:	7013      	strb	r3, [r2, #0]
    OnMacProcessNotify( );
 800c194:	f7ff ffec 	bl	800c170 <OnMacProcessNotify>
}
 800c198:	bd08      	pop	{r3, pc}
 800c19a:	bf00      	nop
 800c19c:	20003454 	.word	0x20003454

0800c1a0 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 800c1a0:	b508      	push	{r3, lr}
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 800c1a2:	4b04      	ldr	r3, [pc, #16]	; (800c1b4 <CallNvmDataChangeCallback+0x14>)
 800c1a4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c1a8:	b113      	cbz	r3, 800c1b0 <CallNvmDataChangeCallback+0x10>
 800c1aa:	691b      	ldr	r3, [r3, #16]
 800c1ac:	b103      	cbz	r3, 800c1b0 <CallNvmDataChangeCallback+0x10>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 800c1ae:	4798      	blx	r3
    }
}
 800c1b0:	bd08      	pop	{r3, pc}
 800c1b2:	bf00      	nop
 800c1b4:	20003458 	.word	0x20003458

0800c1b8 <IsRequestPending>:
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800c1b8:	4b04      	ldr	r3, [pc, #16]	; (800c1cc <IsRequestPending+0x14>)
 800c1ba:	f893 0481 	ldrb.w	r0, [r3, #1153]	; 0x481
 800c1be:	f010 0005 	ands.w	r0, r0, #5
 800c1c2:	d100      	bne.n	800c1c6 <IsRequestPending+0xe>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
    {
        return 1;
    }
    return 0;
}
 800c1c4:	4770      	bx	lr
        return 1;
 800c1c6:	2001      	movs	r0, #1
 800c1c8:	e7fc      	b.n	800c1c4 <IsRequestPending+0xc>
 800c1ca:	bf00      	nop
 800c1cc:	20003458 	.word	0x20003458

0800c1d0 <AckTimeoutRetriesProcess>:
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800c1d0:	4a13      	ldr	r2, [pc, #76]	; (800c220 <AckTimeoutRetriesProcess+0x50>)
 800c1d2:	f892 340e 	ldrb.w	r3, [r2, #1038]	; 0x40e
 800c1d6:	f892 240d 	ldrb.w	r2, [r2, #1037]	; 0x40d
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d207      	bcs.n	800c1ee <AckTimeoutRetriesProcess+0x1e>
        MacCtx.AckTimeoutRetriesCounter++;
 800c1de:	3301      	adds	r3, #1
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	4a0f      	ldr	r2, [pc, #60]	; (800c220 <AckTimeoutRetriesProcess+0x50>)
 800c1e4:	f882 340e 	strb.w	r3, [r2, #1038]	; 0x40e
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800c1e8:	f013 0f01 	tst.w	r3, #1
 800c1ec:	d100      	bne.n	800c1f0 <AckTimeoutRetriesProcess+0x20>
 800c1ee:	4770      	bx	lr
{
 800c1f0:	b510      	push	{r4, lr}
 800c1f2:	b084      	sub	sp, #16
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800c1f4:	2322      	movs	r3, #34	; 0x22
 800c1f6:	f88d 3008 	strb.w	r3, [sp, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800c1fa:	4c0a      	ldr	r4, [pc, #40]	; (800c224 <AckTimeoutRetriesProcess+0x54>)
 800c1fc:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
 800c200:	f88d 300a 	strb.w	r3, [sp, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800c204:	f994 3039 	ldrsb.w	r3, [r4, #57]	; 0x39
 800c208:	f88d 3009 	strb.w	r3, [sp, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c20c:	a902      	add	r1, sp, #8
 800c20e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800c212:	f004 f9a9 	bl	8010568 <RegionGetPhyParam>
 800c216:	9001      	str	r0, [sp, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 800c218:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
}
 800c21c:	b004      	add	sp, #16
 800c21e:	bd10      	pop	{r4, pc}
 800c220:	20003458 	.word	0x20003458
 800c224:	20008000 	.word	0x20008000

0800c228 <GetMaxAppPayloadWithoutFOptsLength>:
{
 800c228:	b500      	push	{lr}
 800c22a:	b085      	sub	sp, #20
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800c22c:	4b0d      	ldr	r3, [pc, #52]	; (800c264 <GetMaxAppPayloadWithoutFOptsLength+0x3c>)
 800c22e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800c232:	f88d 200a 	strb.w	r2, [sp, #10]
    getPhy.Datarate = datarate;
 800c236:	f88d 0009 	strb.w	r0, [sp, #9]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c23a:	220d      	movs	r2, #13
 800c23c:	f88d 2008 	strb.w	r2, [sp, #8]
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800c240:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800c244:	b113      	cbz	r3, 800c24c <GetMaxAppPayloadWithoutFOptsLength+0x24>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c246:	230e      	movs	r3, #14
 800c248:	f88d 3008 	strb.w	r3, [sp, #8]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c24c:	a902      	add	r1, sp, #8
 800c24e:	4b05      	ldr	r3, [pc, #20]	; (800c264 <GetMaxAppPayloadWithoutFOptsLength+0x3c>)
 800c250:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c254:	f004 f988 	bl	8010568 <RegionGetPhyParam>
 800c258:	9001      	str	r0, [sp, #4]
}
 800c25a:	b2c0      	uxtb	r0, r0
 800c25c:	b005      	add	sp, #20
 800c25e:	f85d fb04 	ldr.w	pc, [sp], #4
 800c262:	bf00      	nop
 800c264:	20008000 	.word	0x20008000

0800c268 <ValidatePayloadLength>:
{
 800c268:	b538      	push	{r3, r4, r5, lr}
 800c26a:	4605      	mov	r5, r0
 800c26c:	4614      	mov	r4, r2
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800c26e:	4608      	mov	r0, r1
 800c270:	f7ff ffda 	bl	800c228 <GetMaxAppPayloadWithoutFOptsLength>
 800c274:	b283      	uxth	r3, r0
    payloadSize = ( lenN + fOptsLen );
 800c276:	1962      	adds	r2, r4, r5
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800c278:	4293      	cmp	r3, r2
 800c27a:	d303      	bcc.n	800c284 <ValidatePayloadLength+0x1c>
 800c27c:	2aff      	cmp	r2, #255	; 0xff
 800c27e:	d903      	bls.n	800c288 <ValidatePayloadLength+0x20>
    return false;
 800c280:	2000      	movs	r0, #0
 800c282:	e000      	b.n	800c286 <ValidatePayloadLength+0x1e>
 800c284:	2000      	movs	r0, #0
}
 800c286:	bd38      	pop	{r3, r4, r5, pc}
        return true;
 800c288:	2001      	movs	r0, #1
 800c28a:	e7fc      	b.n	800c286 <ValidatePayloadLength+0x1e>

0800c28c <ProcessRadioTxDone>:
{
 800c28c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c28e:	b08f      	sub	sp, #60	; 0x3c
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c290:	4b40      	ldr	r3, [pc, #256]	; (800c394 <ProcessRadioTxDone+0x108>)
 800c292:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c296:	2b02      	cmp	r3, #2
 800c298:	d002      	beq.n	800c2a0 <ProcessRadioTxDone+0x14>
        Radio.Sleep( );
 800c29a:	4b3f      	ldr	r3, [pc, #252]	; (800c398 <ProcessRadioTxDone+0x10c>)
 800c29c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c29e:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c2a0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c2a4:	b672      	cpsid	i
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800c2a6:	f009 fbe3 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 800c2aa:	4b3c      	ldr	r3, [pc, #240]	; (800c39c <ProcessRadioTxDone+0x110>)
 800c2ac:	681d      	ldr	r5, [r3, #0]
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800c2ae:	4c3c      	ldr	r4, [pc, #240]	; (800c3a0 <ProcessRadioTxDone+0x114>)
 800c2b0:	f8d4 13b0 	ldr.w	r1, [r4, #944]	; 0x3b0
 800c2b4:	1a2d      	subs	r5, r5, r0
 800c2b6:	f504 7660 	add.w	r6, r4, #896	; 0x380
 800c2ba:	4429      	add	r1, r5
 800c2bc:	4630      	mov	r0, r6
 800c2be:	f009 fcb7 	bl	8015c30 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800c2c2:	4630      	mov	r0, r6
 800c2c4:	f009 fc6e 	bl	8015ba4 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800c2c8:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 800c2cc:	f504 7466 	add.w	r4, r4, #920	; 0x398
 800c2d0:	4429      	add	r1, r5
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	f009 fcac 	bl	8015c30 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f009 fc63 	bl	8015ba4 <UTIL_TIMER_Start>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2de:	f387 8810 	msr	PRIMASK, r7
    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800c2e2:	4b2c      	ldr	r3, [pc, #176]	; (800c394 <ProcessRadioTxDone+0x108>)
 800c2e4:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c2e8:	2b02      	cmp	r3, #2
 800c2ea:	d004      	beq.n	800c2f6 <ProcessRadioTxDone+0x6a>
 800c2ec:	f5a4 7366 	sub.w	r3, r4, #920	; 0x398
 800c2f0:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800c2f4:	b1ab      	cbz	r3, 800c322 <ProcessRadioTxDone+0x96>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800c2f6:	2316      	movs	r3, #22
 800c2f8:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c2fc:	a90a      	add	r1, sp, #40	; 0x28
 800c2fe:	4b25      	ldr	r3, [pc, #148]	; (800c394 <ProcessRadioTxDone+0x108>)
 800c300:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c304:	f004 f930 	bl	8010568 <RegionGetPhyParam>
 800c308:	9009      	str	r0, [sp, #36]	; 0x24
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800c30a:	4c25      	ldr	r4, [pc, #148]	; (800c3a0 <ProcessRadioTxDone+0x114>)
 800c30c:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 800c310:	f504 747d 	add.w	r4, r4, #1012	; 0x3f4
 800c314:	4401      	add	r1, r0
 800c316:	4620      	mov	r0, r4
 800c318:	f009 fc8a 	bl	8015c30 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800c31c:	4620      	mov	r0, r4
 800c31e:	f009 fc41 	bl	8015ba4 <UTIL_TIMER_Start>
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800c322:	4b1e      	ldr	r3, [pc, #120]	; (800c39c <ProcessRadioTxDone+0x110>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	4c1b      	ldr	r4, [pc, #108]	; (800c394 <ProcessRadioTxDone+0x108>)
 800c328:	62e3      	str	r3, [r4, #44]	; 0x2c
    txDone.Channel = MacCtx.Channel;
 800c32a:	4f1d      	ldr	r7, [pc, #116]	; (800c3a0 <ProcessRadioTxDone+0x114>)
 800c32c:	f897 2411 	ldrb.w	r2, [r7, #1041]	; 0x411
 800c330:	f88d 2010 	strb.w	r2, [sp, #16]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800c334:	9305      	str	r3, [sp, #20]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800c336:	ae0c      	add	r6, sp, #48	; 0x30
 800c338:	4630      	mov	r0, r6
 800c33a:	f009 fb0d 	bl	8015958 <SysTimeGetMcuTime>
 800c33e:	ad02      	add	r5, sp, #8
 800c340:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800c344:	9300      	str	r3, [sp, #0]
 800c346:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800c34a:	e896 0006 	ldmia.w	r6, {r1, r2}
 800c34e:	4628      	mov	r0, r5
 800c350:	f009 fa9f 	bl	8015892 <SysTimeSub>
 800c354:	ab07      	add	r3, sp, #28
 800c356:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c35a:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800c35e:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 800c362:	9306      	str	r3, [sp, #24]
    txDone.Joined  = true;
 800c364:	2301      	movs	r3, #1
 800c366:	f88d 3011 	strb.w	r3, [sp, #17]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800c36a:	f894 312c 	ldrb.w	r3, [r4, #300]	; 0x12c
 800c36e:	b90b      	cbnz	r3, 800c374 <ProcessRadioTxDone+0xe8>
        txDone.Joined  = false;
 800c370:	f88d 3011 	strb.w	r3, [sp, #17]
    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800c374:	a904      	add	r1, sp, #16
 800c376:	4b07      	ldr	r3, [pc, #28]	; (800c394 <ProcessRadioTxDone+0x108>)
 800c378:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c37c:	f004 f90c 	bl	8010598 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
 800c380:	4b07      	ldr	r3, [pc, #28]	; (800c3a0 <ProcessRadioTxDone+0x114>)
 800c382:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800c386:	b91b      	cbnz	r3, 800c390 <ProcessRadioTxDone+0x104>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c388:	4b05      	ldr	r3, [pc, #20]	; (800c3a0 <ProcessRadioTxDone+0x114>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	f883 2435 	strb.w	r2, [r3, #1077]	; 0x435
}
 800c390:	b00f      	add	sp, #60	; 0x3c
 800c392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c394:	20008000 	.word	0x20008000
 800c398:	080171b0 	.word	0x080171b0
 800c39c:	20003970 	.word	0x20003970
 800c3a0:	20003458 	.word	0x20003458

0800c3a4 <OnAckTimeoutTimerEvent>:
{
 800c3a4:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 800c3a6:	4c0d      	ldr	r4, [pc, #52]	; (800c3dc <OnAckTimeoutTimerEvent+0x38>)
 800c3a8:	f504 707d 	add.w	r0, r4, #1012	; 0x3f4
 800c3ac:	f009 fba0 	bl	8015af0 <UTIL_TIMER_Stop>
    if( MacCtx.NodeAckRequested == true )
 800c3b0:	f894 3410 	ldrb.w	r3, [r4, #1040]	; 0x410
 800c3b4:	b113      	cbz	r3, 800c3bc <OnAckTimeoutTimerEvent+0x18>
        MacCtx.AckTimeoutRetry = true;
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f884 240f 	strb.w	r2, [r4, #1039]	; 0x40f
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800c3bc:	4b08      	ldr	r3, [pc, #32]	; (800c3e0 <OnAckTimeoutTimerEvent+0x3c>)
 800c3be:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c3c2:	2b02      	cmp	r3, #2
 800c3c4:	d002      	beq.n	800c3cc <OnAckTimeoutTimerEvent+0x28>
    OnMacProcessNotify( );
 800c3c6:	f7ff fed3 	bl	800c170 <OnMacProcessNotify>
}
 800c3ca:	bd10      	pop	{r4, pc}
        MacCtx.MacFlags.Bits.MacDone = 1;
 800c3cc:	4a03      	ldr	r2, [pc, #12]	; (800c3dc <OnAckTimeoutTimerEvent+0x38>)
 800c3ce:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c3d2:	f043 0310 	orr.w	r3, r3, #16
 800c3d6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800c3da:	e7f4      	b.n	800c3c6 <OnAckTimeoutTimerEvent+0x22>
 800c3dc:	20003458 	.word	0x20003458
 800c3e0:	20008000 	.word	0x20008000

0800c3e4 <PrepareRxDoneAbort>:
{
 800c3e4:	b508      	push	{r3, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800c3e6:	4b0e      	ldr	r3, [pc, #56]	; (800c420 <PrepareRxDoneAbort+0x3c>)
 800c3e8:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800c3ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c3f0:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    if( MacCtx.NodeAckRequested == true )
 800c3f4:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800c3f8:	b973      	cbnz	r3, 800c418 <PrepareRxDoneAbort+0x34>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 800c3fa:	4b09      	ldr	r3, [pc, #36]	; (800c420 <PrepareRxDoneAbort+0x3c>)
 800c3fc:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800c400:	f042 0202 	orr.w	r2, r2, #2
 800c404:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c408:	b2d2      	uxtb	r2, r2
 800c40a:	f042 0210 	orr.w	r2, r2, #16
 800c40e:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    UpdateRxSlotIdleState( );
 800c412:	f7ff fd9d 	bl	800bf50 <UpdateRxSlotIdleState>
}
 800c416:	bd08      	pop	{r3, pc}
        OnAckTimeoutTimerEvent( NULL );
 800c418:	2000      	movs	r0, #0
 800c41a:	f7ff ffc3 	bl	800c3a4 <OnAckTimeoutTimerEvent>
 800c41e:	e7ec      	b.n	800c3fa <PrepareRxDoneAbort+0x16>
 800c420:	20003458 	.word	0x20003458

0800c424 <LoRaMacCheckForBeaconAcquisition>:
{
 800c424:	b508      	push	{r3, lr}
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800c426:	200c      	movs	r0, #12
 800c428:	f003 fb0a 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800c42c:	b188      	cbz	r0, 800c452 <LoRaMacCheckForBeaconAcquisition+0x2e>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800c42e:	4b0b      	ldr	r3, [pc, #44]	; (800c45c <LoRaMacCheckForBeaconAcquisition+0x38>)
 800c430:	f893 0481 	ldrb.w	r0, [r3, #1153]	; 0x481
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800c434:	f010 0f01 	tst.w	r0, #1
 800c438:	d10d      	bne.n	800c456 <LoRaMacCheckForBeaconAcquisition+0x32>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800c43a:	f010 0004 	ands.w	r0, r0, #4
 800c43e:	d009      	beq.n	800c454 <LoRaMacCheckForBeaconAcquisition+0x30>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800c440:	461a      	mov	r2, r3
 800c442:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c446:	f023 0302 	bic.w	r3, r3, #2
 800c44a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800c44e:	2001      	movs	r0, #1
 800c450:	e000      	b.n	800c454 <LoRaMacCheckForBeaconAcquisition+0x30>
    return 0x00;
 800c452:	2000      	movs	r0, #0
}
 800c454:	bd08      	pop	{r3, pc}
    return 0x00;
 800c456:	2000      	movs	r0, #0
 800c458:	e7fc      	b.n	800c454 <LoRaMacCheckForBeaconAcquisition+0x30>
 800c45a:	bf00      	nop
 800c45c:	20003458 	.word	0x20003458

0800c460 <GetFCntDown>:
{
 800c460:	b538      	push	{r3, r4, r5, lr}
 800c462:	9c05      	ldr	r4, [sp, #20]
 800c464:	9d06      	ldr	r5, [sp, #24]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800c466:	b302      	cbz	r2, 800c4aa <GetFCntDown+0x4a>
 800c468:	4694      	mov	ip, r2
 800c46a:	b304      	cbz	r4, 800c4ae <GetFCntDown+0x4e>
 800c46c:	b30d      	cbz	r5, 800c4b2 <GetFCntDown+0x52>
    switch( addrID )
 800c46e:	b188      	cbz	r0, 800c494 <GetFCntDown+0x34>
 800c470:	2801      	cmp	r0, #1
 800c472:	d120      	bne.n	800c4b6 <GetFCntDown+0x56>
            if( lrWanVersion.Fields.Minor == 1 )
 800c474:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800c478:	2a01      	cmp	r2, #1
 800c47a:	d002      	beq.n	800c482 <GetFCntDown+0x22>
                *fCntID = FCNT_DOWN;
 800c47c:	2303      	movs	r3, #3
 800c47e:	7023      	strb	r3, [r4, #0]
 800c480:	e00a      	b.n	800c498 <GetFCntDown+0x38>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800c482:	b121      	cbz	r1, 800c48e <GetFCntDown+0x2e>
 800c484:	2903      	cmp	r1, #3
 800c486:	d002      	beq.n	800c48e <GetFCntDown+0x2e>
                    *fCntID = N_FCNT_DOWN;
 800c488:	2301      	movs	r3, #1
 800c48a:	7023      	strb	r3, [r4, #0]
 800c48c:	e004      	b.n	800c498 <GetFCntDown+0x38>
                    *fCntID = A_FCNT_DOWN;
 800c48e:	2302      	movs	r3, #2
 800c490:	7023      	strb	r3, [r4, #0]
 800c492:	e001      	b.n	800c498 <GetFCntDown+0x38>
            *fCntID = MC_FCNT_DOWN_0;
 800c494:	2304      	movs	r3, #4
 800c496:	7023      	strb	r3, [r4, #0]
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800c498:	462b      	mov	r3, r5
 800c49a:	f8bc 200e 	ldrh.w	r2, [ip, #14]
 800c49e:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 800c4a2:	7820      	ldrb	r0, [r4, #0]
 800c4a4:	f003 fcf6 	bl	800fe94 <LoRaMacCryptoGetFCntDown>
}
 800c4a8:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800c4aa:	200a      	movs	r0, #10
 800c4ac:	e7fc      	b.n	800c4a8 <GetFCntDown+0x48>
 800c4ae:	200a      	movs	r0, #10
 800c4b0:	e7fa      	b.n	800c4a8 <GetFCntDown+0x48>
 800c4b2:	200a      	movs	r0, #10
 800c4b4:	e7f8      	b.n	800c4a8 <GetFCntDown+0x48>
    switch( addrID )
 800c4b6:	2005      	movs	r0, #5
 800c4b8:	e7f6      	b.n	800c4a8 <GetFCntDown+0x48>

0800c4ba <RemoveMacCommands>:
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800c4ba:	2801      	cmp	r0, #1
 800c4bc:	d900      	bls.n	800c4c0 <RemoveMacCommands+0x6>
 800c4be:	4770      	bx	lr
{
 800c4c0:	b508      	push	{r3, lr}
        if( request == MCPS_CONFIRMED )
 800c4c2:	2a01      	cmp	r2, #1
 800c4c4:	d105      	bne.n	800c4d2 <RemoveMacCommands+0x18>
            if( fCtrl.Bits.Ack == 1 )
 800c4c6:	f011 0f20 	tst.w	r1, #32
 800c4ca:	d004      	beq.n	800c4d6 <RemoveMacCommands+0x1c>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800c4cc:	f003 f964 	bl	800f798 <LoRaMacCommandsRemoveStickyAnsCmds>
 800c4d0:	e001      	b.n	800c4d6 <RemoveMacCommands+0x1c>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800c4d2:	f003 f961 	bl	800f798 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800c4d6:	bd08      	pop	{r3, pc}

0800c4d8 <ProcessMacCommands>:
{
 800c4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4dc:	b08f      	sub	sp, #60	; 0x3c
 800c4de:	4605      	mov	r5, r0
 800c4e0:	460c      	mov	r4, r1
 800c4e2:	4616      	mov	r6, r2
 800c4e4:	4698      	mov	r8, r3
    uint8_t status = 0;
 800c4e6:	2700      	movs	r7, #0
 800c4e8:	f88d 702f 	strb.w	r7, [sp, #47]	; 0x2f
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800c4ec:	f8ad 702c 	strh.w	r7, [sp, #44]	; 0x2c
    while( macIndex < commandsSize )
 800c4f0:	42b4      	cmp	r4, r6
 800c4f2:	f080 82c4 	bcs.w	800ca7e <ProcessMacCommands+0x5a6>
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800c4f6:	5d28      	ldrb	r0, [r5, r4]
 800c4f8:	f003 f9a6 	bl	800f848 <LoRaMacCommandsGetCmdSize>
 800c4fc:	4420      	add	r0, r4
 800c4fe:	42b0      	cmp	r0, r6
 800c500:	f300 82bd 	bgt.w	800ca7e <ProcessMacCommands+0x5a6>
        switch( payload[macIndex++] )
 800c504:	f104 0901 	add.w	r9, r4, #1
 800c508:	fa5f f989 	uxtb.w	r9, r9
 800c50c:	5d29      	ldrb	r1, [r5, r4]
 800c50e:	3902      	subs	r1, #2
 800c510:	2911      	cmp	r1, #17
 800c512:	f200 82b4 	bhi.w	800ca7e <ProcessMacCommands+0x5a6>
 800c516:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c51a:	0012      	.short	0x0012
 800c51c:	00910029 	.word	0x00910029
 800c520:	00ed00a5 	.word	0x00ed00a5
 800c524:	013f0105 	.word	0x013f0105
 800c528:	01ad0156 	.word	0x01ad0156
 800c52c:	02b202b2 	.word	0x02b202b2
 800c530:	02b201de 	.word	0x02b201de
 800c534:	023e02b2 	.word	0x023e02b2
 800c538:	02750255 	.word	0x02750255
 800c53c:	0291      	.short	0x0291
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800c53e:	2005      	movs	r0, #5
 800c540:	f003 fa7e 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800c544:	b908      	cbnz	r0, 800c54a <ProcessMacCommands+0x72>
        switch( payload[macIndex++] )
 800c546:	464c      	mov	r4, r9
 800c548:	e7d2      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800c54a:	2105      	movs	r1, #5
 800c54c:	2000      	movs	r0, #0
 800c54e:	f003 fa2b 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800c552:	1ca3      	adds	r3, r4, #2
 800c554:	b2db      	uxtb	r3, r3
 800c556:	f815 1009 	ldrb.w	r1, [r5, r9]
 800c55a:	4ac2      	ldr	r2, [pc, #776]	; (800c864 <ProcessMacCommands+0x38c>)
 800c55c:	f882 1450 	strb.w	r1, [r2, #1104]	; 0x450
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800c560:	3403      	adds	r4, #3
 800c562:	b2e4      	uxtb	r4, r4
 800c564:	5ceb      	ldrb	r3, [r5, r3]
 800c566:	f882 3451 	strb.w	r3, [r2, #1105]	; 0x451
 800c56a:	e7c1      	b.n	800c4f0 <ProcessMacCommands+0x18>
                int8_t linkAdrDatarate = DR_0;
 800c56c:	2300      	movs	r3, #0
 800c56e:	f88d 300a 	strb.w	r3, [sp, #10]
                int8_t linkAdrTxPower = TX_POWER_0;
 800c572:	f88d 300b 	strb.w	r3, [sp, #11]
                uint8_t linkAdrNbRep = 0;
 800c576:	f88d 300c 	strb.w	r3, [sp, #12]
                uint8_t linkAdrNbBytesParsed = 0;
 800c57a:	f88d 3014 	strb.w	r3, [sp, #20]
                if( adrBlockFound == false )
 800c57e:	b10f      	cbz	r7, 800c584 <ProcessMacCommands+0xac>
                break;
 800c580:	464c      	mov	r4, r9
 800c582:	e7b5      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800c584:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800c588:	442b      	add	r3, r5
 800c58a:	9308      	str	r3, [sp, #32]
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800c58c:	eba6 0309 	sub.w	r3, r6, r9
 800c590:	3301      	adds	r3, #1
 800c592:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800c596:	48b4      	ldr	r0, [pc, #720]	; (800c868 <ProcessMacCommands+0x390>)
 800c598:	f890 311a 	ldrb.w	r3, [r0, #282]	; 0x11a
 800c59c:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800c5a0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800c5a4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800c5a8:	f990 3039 	ldrsb.w	r3, [r0, #57]	; 0x39
 800c5ac:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800c5b0:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
 800c5b4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800c5b8:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800c5bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 800c5c0:	f8d0 3128 	ldr.w	r3, [r0, #296]	; 0x128
 800c5c4:	9307      	str	r3, [sp, #28]
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800c5c6:	ab05      	add	r3, sp, #20
 800c5c8:	9301      	str	r3, [sp, #4]
 800c5ca:	ab03      	add	r3, sp, #12
 800c5cc:	9300      	str	r3, [sp, #0]
 800c5ce:	f10d 030b 	add.w	r3, sp, #11
 800c5d2:	f10d 020a 	add.w	r2, sp, #10
 800c5d6:	a907      	add	r1, sp, #28
 800c5d8:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 800c5dc:	f004 f85c 	bl	8010698 <RegionLinkAdrReq>
 800c5e0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
                    if( ( status & 0x07 ) == 0x07 )
 800c5e4:	f000 0007 	and.w	r0, r0, #7
 800c5e8:	2807      	cmp	r0, #7
 800c5ea:	d001      	beq.n	800c5f0 <ProcessMacCommands+0x118>
{
 800c5ec:	2400      	movs	r4, #0
 800c5ee:	e015      	b.n	800c61c <ProcessMacCommands+0x144>
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800c5f0:	4b9d      	ldr	r3, [pc, #628]	; (800c868 <ProcessMacCommands+0x390>)
 800c5f2:	f89d 200a 	ldrb.w	r2, [sp, #10]
 800c5f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800c5fa:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800c5fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800c602:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800c606:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c60a:	e7ef      	b.n	800c5ec <ProcessMacCommands+0x114>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800c60c:	2201      	movs	r2, #1
 800c60e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 800c612:	2003      	movs	r0, #3
 800c614:	f003 f84c 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800c618:	3401      	adds	r4, #1
 800c61a:	b2e4      	uxtb	r4, r4
 800c61c:	f89d 2014 	ldrb.w	r2, [sp, #20]
 800c620:	4b92      	ldr	r3, [pc, #584]	; (800c86c <ProcessMacCommands+0x394>)
 800c622:	fba3 1302 	umull	r1, r3, r3, r2
 800c626:	ebb4 0f93 	cmp.w	r4, r3, lsr #2
 800c62a:	d3ef      	bcc.n	800c60c <ProcessMacCommands+0x134>
                    macIndex += linkAdrNbBytesParsed - 1;
 800c62c:	eb02 0309 	add.w	r3, r2, r9
 800c630:	b2db      	uxtb	r3, r3
 800c632:	3b01      	subs	r3, #1
 800c634:	fa5f f983 	uxtb.w	r9, r3
                    adrBlockFound = true;
 800c638:	2701      	movs	r7, #1
 800c63a:	e7a1      	b.n	800c580 <ProcessMacCommands+0xa8>
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800c63c:	3402      	adds	r4, #2
 800c63e:	b2e4      	uxtb	r4, r4
 800c640:	f815 3009 	ldrb.w	r3, [r5, r9]
 800c644:	f003 030f 	and.w	r3, r3, #15
 800c648:	4987      	ldr	r1, [pc, #540]	; (800c868 <ProcessMacCommands+0x390>)
 800c64a:	f881 311b 	strb.w	r3, [r1, #283]	; 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800c64e:	2201      	movs	r2, #1
 800c650:	fa02 f303 	lsl.w	r3, r2, r3
 800c654:	f8a1 311e 	strh.w	r3, [r1, #286]	; 0x11e
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800c658:	2200      	movs	r2, #0
 800c65a:	a90b      	add	r1, sp, #44	; 0x2c
 800c65c:	2004      	movs	r0, #4
 800c65e:	f003 f827 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c662:	e745      	b.n	800c4f0 <ProcessMacCommands+0x18>
                status = 0x07;
 800c664:	2307      	movs	r3, #7
 800c666:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800c66a:	f815 3009 	ldrb.w	r3, [r5, r9]
 800c66e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c672:	f88d 301d 	strb.w	r3, [sp, #29]
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800c676:	f915 3009 	ldrsb.w	r3, [r5, r9]
 800c67a:	f003 030f 	and.w	r3, r3, #15
 800c67e:	f88d 301c 	strb.w	r3, [sp, #28]
                macIndex++;
 800c682:	1ca3      	adds	r3, r4, #2
 800c684:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800c686:	1ce1      	adds	r1, r4, #3
 800c688:	b2c9      	uxtb	r1, r1
 800c68a:	5ceb      	ldrb	r3, [r5, r3]
 800c68c:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800c68e:	1d22      	adds	r2, r4, #4
 800c690:	b2d2      	uxtb	r2, r2
 800c692:	5c69      	ldrb	r1, [r5, r1]
 800c694:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c698:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800c69a:	3405      	adds	r4, #5
 800c69c:	b2e4      	uxtb	r4, r4
 800c69e:	5caa      	ldrb	r2, [r5, r2]
 800c6a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6a4:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency *= 100;
 800c6a6:	2264      	movs	r2, #100	; 0x64
 800c6a8:	fb02 f303 	mul.w	r3, r2, r3
 800c6ac:	9308      	str	r3, [sp, #32]
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800c6ae:	a907      	add	r1, sp, #28
 800c6b0:	4b6d      	ldr	r3, [pc, #436]	; (800c868 <ProcessMacCommands+0x390>)
 800c6b2:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c6b6:	f004 f80b 	bl	80106d0 <RegionRxParamSetupReq>
 800c6ba:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
                if( ( status & 0x07 ) == 0x07 )
 800c6be:	f000 0307 	and.w	r3, r0, #7
 800c6c2:	2b07      	cmp	r3, #7
 800c6c4:	d007      	beq.n	800c6d6 <ProcessMacCommands+0x1fe>
                macCmdPayload[0] = status;
 800c6c6:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	a90b      	add	r1, sp, #44	; 0x2c
 800c6ce:	2005      	movs	r0, #5
 800c6d0:	f002 ffee 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c6d4:	e70c      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800c6d6:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800c6da:	4b63      	ldr	r3, [pc, #396]	; (800c868 <ProcessMacCommands+0x390>)
 800c6dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800c6e0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800c6e4:	9a08      	ldr	r2, [sp, #32]
 800c6e6:	66da      	str	r2, [r3, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800c6e8:	675a      	str	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800c6ea:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800c6ee:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 800c6f2:	e7e8      	b.n	800c6c6 <ProcessMacCommands+0x1ee>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800c6f4:	4b5b      	ldr	r3, [pc, #364]	; (800c864 <ProcessMacCommands+0x38c>)
 800c6f6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c6fa:	b17b      	cbz	r3, 800c71c <ProcessMacCommands+0x244>
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	b17b      	cbz	r3, 800c720 <ProcessMacCommands+0x248>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800c700:	4798      	blx	r3
                macCmdPayload[0] = batteryLevel;
 800c702:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800c706:	f008 033f 	and.w	r3, r8, #63	; 0x3f
 800c70a:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800c70e:	2202      	movs	r2, #2
 800c710:	a90b      	add	r1, sp, #44	; 0x2c
 800c712:	2006      	movs	r0, #6
 800c714:	f002 ffcc 	bl	800f6b0 <LoRaMacCommandsAddCmd>
        switch( payload[macIndex++] )
 800c718:	464c      	mov	r4, r9
                break;
 800c71a:	e6e9      	b.n	800c4f0 <ProcessMacCommands+0x18>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800c71c:	20ff      	movs	r0, #255	; 0xff
 800c71e:	e7f0      	b.n	800c702 <ProcessMacCommands+0x22a>
 800c720:	20ff      	movs	r0, #255	; 0xff
 800c722:	e7ee      	b.n	800c702 <ProcessMacCommands+0x22a>
                status = 0x03;
 800c724:	2303      	movs	r3, #3
 800c726:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                newChannelReq.ChannelId = payload[macIndex++];
 800c72a:	1ca3      	adds	r3, r4, #2
 800c72c:	b2db      	uxtb	r3, r3
 800c72e:	f915 2009 	ldrsb.w	r2, [r5, r9]
 800c732:	f88d 2018 	strb.w	r2, [sp, #24]
                newChannelReq.NewChannel = &chParam;
 800c736:	aa07      	add	r2, sp, #28
 800c738:	9205      	str	r2, [sp, #20]
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800c73a:	1ce2      	adds	r2, r4, #3
 800c73c:	b2d2      	uxtb	r2, r2
 800c73e:	5ceb      	ldrb	r3, [r5, r3]
 800c740:	9307      	str	r3, [sp, #28]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800c742:	1d21      	adds	r1, r4, #4
 800c744:	b2c9      	uxtb	r1, r1
 800c746:	5caa      	ldrb	r2, [r5, r2]
 800c748:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800c74c:	9307      	str	r3, [sp, #28]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800c74e:	1d62      	adds	r2, r4, #5
 800c750:	b2d2      	uxtb	r2, r2
 800c752:	5c69      	ldrb	r1, [r5, r1]
 800c754:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c758:	9307      	str	r3, [sp, #28]
                chParam.Frequency *= 100;
 800c75a:	2164      	movs	r1, #100	; 0x64
 800c75c:	fb01 f303 	mul.w	r3, r1, r3
 800c760:	9307      	str	r3, [sp, #28]
                chParam.Rx1Frequency = 0;
 800c762:	2300      	movs	r3, #0
 800c764:	9308      	str	r3, [sp, #32]
                chParam.DrRange.Value = payload[macIndex++];
 800c766:	3406      	adds	r4, #6
 800c768:	b2e4      	uxtb	r4, r4
 800c76a:	56ab      	ldrsb	r3, [r5, r2]
 800c76c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800c770:	a905      	add	r1, sp, #20
 800c772:	4b3d      	ldr	r3, [pc, #244]	; (800c868 <ProcessMacCommands+0x390>)
 800c774:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c778:	f003 ffb9 	bl	80106ee <RegionNewChannelReq>
 800c77c:	b2c3      	uxtb	r3, r0
 800c77e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                if( ( int8_t )status >= 0 )
 800c782:	2800      	cmp	r0, #0
 800c784:	f6ff aeb4 	blt.w	800c4f0 <ProcessMacCommands+0x18>
                    macCmdPayload[0] = status;
 800c788:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800c78c:	2201      	movs	r2, #1
 800c78e:	a90b      	add	r1, sp, #44	; 0x2c
 800c790:	2007      	movs	r0, #7
 800c792:	f002 ff8d 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c796:	e6ab      	b.n	800c4f0 <ProcessMacCommands+0x18>
                uint8_t delay = payload[macIndex++] & 0x0F;
 800c798:	3402      	adds	r4, #2
 800c79a:	b2e4      	uxtb	r4, r4
 800c79c:	f815 3009 	ldrb.w	r3, [r5, r9]
                if( delay == 0 )
 800c7a0:	f013 030f 	ands.w	r3, r3, #15
 800c7a4:	d100      	bne.n	800c7a8 <ProcessMacCommands+0x2d0>
                    delay++;
 800c7a6:	3301      	adds	r3, #1
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800c7a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c7ac:	fb02 f303 	mul.w	r3, r2, r3
 800c7b0:	4a2d      	ldr	r2, [pc, #180]	; (800c868 <ProcessMacCommands+0x390>)
 800c7b2:	6593      	str	r3, [r2, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800c7b4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800c7b8:	65d3      	str	r3, [r2, #92]	; 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	a90b      	add	r1, sp, #44	; 0x2c
 800c7be:	2008      	movs	r0, #8
 800c7c0:	f002 ff76 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c7c4:	e694      	b.n	800c4f0 <ProcessMacCommands+0x18>
                uint8_t eirpDwellTime = payload[macIndex++];
 800c7c6:	3402      	adds	r4, #2
 800c7c8:	b2e4      	uxtb	r4, r4
 800c7ca:	f815 3009 	ldrb.w	r3, [r5, r9]
                txParamSetupReq.UplinkDwellTime = 0;
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	f88d 200c 	strb.w	r2, [sp, #12]
                txParamSetupReq.DownlinkDwellTime = 0;
 800c7d4:	f88d 200d 	strb.w	r2, [sp, #13]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800c7d8:	f013 0f20 	tst.w	r3, #32
 800c7dc:	d002      	beq.n	800c7e4 <ProcessMacCommands+0x30c>
                    txParamSetupReq.DownlinkDwellTime = 1;
 800c7de:	2201      	movs	r2, #1
 800c7e0:	f88d 200d 	strb.w	r2, [sp, #13]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800c7e4:	f013 0f10 	tst.w	r3, #16
 800c7e8:	d002      	beq.n	800c7f0 <ProcessMacCommands+0x318>
                    txParamSetupReq.UplinkDwellTime = 1;
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	f88d 200c 	strb.w	r2, [sp, #12]
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800c7f0:	f003 030f 	and.w	r3, r3, #15
 800c7f4:	f88d 300e 	strb.w	r3, [sp, #14]
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800c7f8:	a903      	add	r1, sp, #12
 800c7fa:	4b1b      	ldr	r3, [pc, #108]	; (800c868 <ProcessMacCommands+0x390>)
 800c7fc:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c800:	f003 ff84 	bl	801070c <RegionTxParamSetupReq>
 800c804:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c808:	f43f ae72 	beq.w	800c4f0 <ProcessMacCommands+0x18>
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800c80c:	f89d a00c 	ldrb.w	sl, [sp, #12]
 800c810:	f8df 9054 	ldr.w	r9, [pc, #84]	; 800c868 <ProcessMacCommands+0x390>
 800c814:	f889 a07c 	strb.w	sl, [r9, #124]	; 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800c818:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800c81c:	f889 307d 	strb.w	r3, [r9, #125]	; 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800c820:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800c824:	4a12      	ldr	r2, [pc, #72]	; (800c870 <ProcessMacCommands+0x398>)
 800c826:	5cd0      	ldrb	r0, [r2, r3]
 800c828:	f7f3 ffd4 	bl	80007d4 <__aeabi_ui2f>
 800c82c:	f8c9 0080 	str.w	r0, [r9, #128]	; 0x80
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800c830:	2302      	movs	r3, #2
 800c832:	f88d 301c 	strb.w	r3, [sp, #28]
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800c836:	f88d a01e 	strb.w	sl, [sp, #30]
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c83a:	a907      	add	r1, sp, #28
 800c83c:	f899 0048 	ldrb.w	r0, [r9, #72]	; 0x48
 800c840:	f003 fe92 	bl	8010568 <RegionGetPhyParam>
 800c844:	9005      	str	r0, [sp, #20]
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800c846:	b240      	sxtb	r0, r0
 800c848:	f999 3039 	ldrsb.w	r3, [r9, #57]	; 0x39
 800c84c:	4298      	cmp	r0, r3
 800c84e:	bfb8      	it	lt
 800c850:	4618      	movlt	r0, r3
 800c852:	f889 0039 	strb.w	r0, [r9, #57]	; 0x39
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800c856:	2200      	movs	r2, #0
 800c858:	a90b      	add	r1, sp, #44	; 0x2c
 800c85a:	2009      	movs	r0, #9
 800c85c:	f002 ff28 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c860:	e646      	b.n	800c4f0 <ProcessMacCommands+0x18>
 800c862:	bf00      	nop
 800c864:	20003458 	.word	0x20003458
 800c868:	20008000 	.word	0x20008000
 800c86c:	cccccccd 	.word	0xcccccccd
 800c870:	08016ad8 	.word	0x08016ad8
                status = 0x03;
 800c874:	2303      	movs	r3, #3
 800c876:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                dlChannelReq.ChannelId = payload[macIndex++];
 800c87a:	1ca3      	adds	r3, r4, #2
 800c87c:	b2db      	uxtb	r3, r3
 800c87e:	f815 2009 	ldrb.w	r2, [r5, r9]
 800c882:	f88d 201c 	strb.w	r2, [sp, #28]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800c886:	1ce1      	adds	r1, r4, #3
 800c888:	b2c9      	uxtb	r1, r1
 800c88a:	5ceb      	ldrb	r3, [r5, r3]
 800c88c:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800c88e:	1d22      	adds	r2, r4, #4
 800c890:	b2d2      	uxtb	r2, r2
 800c892:	5c69      	ldrb	r1, [r5, r1]
 800c894:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c898:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800c89a:	3405      	adds	r4, #5
 800c89c:	b2e4      	uxtb	r4, r4
 800c89e:	5caa      	ldrb	r2, [r5, r2]
 800c8a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8a4:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency *= 100;
 800c8a6:	2264      	movs	r2, #100	; 0x64
 800c8a8:	fb02 f303 	mul.w	r3, r2, r3
 800c8ac:	9308      	str	r3, [sp, #32]
                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800c8ae:	a907      	add	r1, sp, #28
 800c8b0:	4b74      	ldr	r3, [pc, #464]	; (800ca84 <ProcessMacCommands+0x5ac>)
 800c8b2:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c8b6:	f003 ff38 	bl	801072a <RegionDlChannelReq>
 800c8ba:	b2c3      	uxtb	r3, r0
 800c8bc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                if( ( int8_t )status >= 0 )
 800c8c0:	2800      	cmp	r0, #0
 800c8c2:	f6ff ae15 	blt.w	800c4f0 <ProcessMacCommands+0x18>
                    macCmdPayload[0] = status;
 800c8c6:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	a90b      	add	r1, sp, #44	; 0x2c
 800c8ce:	200a      	movs	r0, #10
 800c8d0:	f002 feee 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800c8d4:	e60c      	b.n	800c4f0 <ProcessMacCommands+0x18>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800c8d6:	200a      	movs	r0, #10
 800c8d8:	f003 f8b2 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800c8dc:	b908      	cbnz	r0, 800c8e2 <ProcessMacCommands+0x40a>
        switch( payload[macIndex++] )
 800c8de:	464c      	mov	r4, r9
 800c8e0:	e606      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800c8e2:	210a      	movs	r1, #10
 800c8e4:	2000      	movs	r0, #0
 800c8e6:	f003 f85f 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800c8ea:	a903      	add	r1, sp, #12
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	9303      	str	r3, [sp, #12]
 800c8f0:	9304      	str	r3, [sp, #16]
                    SysTime_t sysTime = { 0 };
 800c8f2:	f10d 0a14 	add.w	sl, sp, #20
 800c8f6:	9305      	str	r3, [sp, #20]
 800c8f8:	9306      	str	r3, [sp, #24]
                    SysTime_t sysTimeCurrent = { 0 };
 800c8fa:	f10d 0b1c 	add.w	fp, sp, #28
 800c8fe:	9307      	str	r3, [sp, #28]
 800c900:	9308      	str	r3, [sp, #32]
                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800c902:	1ca0      	adds	r0, r4, #2
 800c904:	b2c0      	uxtb	r0, r0
 800c906:	f815 3009 	ldrb.w	r3, [r5, r9]
 800c90a:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800c90c:	1ce2      	adds	r2, r4, #3
 800c90e:	b2d2      	uxtb	r2, r2
 800c910:	5c28      	ldrb	r0, [r5, r0]
 800c912:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800c916:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800c918:	1d20      	adds	r0, r4, #4
 800c91a:	b2c0      	uxtb	r0, r0
 800c91c:	5caa      	ldrb	r2, [r5, r2]
 800c91e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c922:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800c924:	1d62      	adds	r2, r4, #5
 800c926:	b2d2      	uxtb	r2, r2
 800c928:	5c28      	ldrb	r0, [r5, r0]
 800c92a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800c92e:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800c930:	3406      	adds	r4, #6
 800c932:	b2e4      	uxtb	r4, r4
 800c934:	5caa      	ldrb	r2, [r5, r2]
 800c936:	f8ad 2010 	strh.w	r2, [sp, #16]
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800c93a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c93e:	fb00 f202 	mul.w	r2, r0, r2
 800c942:	0a12      	lsrs	r2, r2, #8
 800c944:	f8ad 2010 	strh.w	r2, [sp, #16]
                    sysTime = gpsEpochTime;
 800c948:	c903      	ldmia	r1, {r0, r1}
 800c94a:	e88a 0003 	stmia.w	sl, {r0, r1}
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800c94e:	4a4e      	ldr	r2, [pc, #312]	; (800ca88 <ProcessMacCommands+0x5b0>)
 800c950:	441a      	add	r2, r3
 800c952:	9205      	str	r2, [sp, #20]
                    sysTimeCurrent = SysTimeGet( );
 800c954:	4658      	mov	r0, fp
 800c956:	f008 ffdd 	bl	8015914 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800c95a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800ca8c <ProcessMacCommands+0x5b4>
 800c95e:	f8d9 333c 	ldr.w	r3, [r9, #828]	; 0x33c
 800c962:	9300      	str	r3, [sp, #0]
 800c964:	f8d9 3338 	ldr.w	r3, [r9, #824]	; 0x338
 800c968:	e89a 0006 	ldmia.w	sl, {r1, r2}
 800c96c:	a80c      	add	r0, sp, #48	; 0x30
 800c96e:	f008 ff90 	bl	8015892 <SysTimeSub>
 800c972:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c974:	9300      	str	r3, [sp, #0]
 800c976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c978:	e89b 0006 	ldmia.w	fp, {r1, r2}
 800c97c:	4650      	mov	r0, sl
 800c97e:	f008 ff69 	bl	8015854 <SysTimeAdd>
                    SysTimeSet( sysTime );
 800c982:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800c986:	f008 ffa3 	bl	80158d0 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800c98a:	f002 fdf7 	bl	800f57c <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800c98e:	2301      	movs	r3, #1
 800c990:	f889 3430 	strb.w	r3, [r9, #1072]	; 0x430
 800c994:	e5ac      	b.n	800c4f0 <ProcessMacCommands+0x18>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800c996:	200d      	movs	r0, #13
 800c998:	f003 f852 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800c99c:	b908      	cbnz	r0, 800c9a2 <ProcessMacCommands+0x4ca>
        switch( payload[macIndex++] )
 800c99e:	464c      	mov	r4, r9
 800c9a0:	e5a6      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800c9a2:	210d      	movs	r1, #13
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	f002 ffff 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800c9aa:	4b38      	ldr	r3, [pc, #224]	; (800ca8c <ProcessMacCommands+0x5b4>)
 800c9ac:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c9b0:	3b04      	subs	r3, #4
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d801      	bhi.n	800c9bc <ProcessMacCommands+0x4e4>
        switch( payload[macIndex++] )
 800c9b8:	464c      	mov	r4, r9
 800c9ba:	e599      	b.n	800c4f0 <ProcessMacCommands+0x18>
                        LoRaMacClassBPingSlotInfoAns( );
 800c9bc:	f002 fdda 	bl	800f574 <LoRaMacClassBPingSlotInfoAns>
        switch( payload[macIndex++] )
 800c9c0:	464c      	mov	r4, r9
 800c9c2:	e595      	b.n	800c4f0 <ProcessMacCommands+0x18>
                frequency = ( uint32_t )payload[macIndex++];
 800c9c4:	1ca2      	adds	r2, r4, #2
 800c9c6:	b2d2      	uxtb	r2, r2
 800c9c8:	f815 3009 	ldrb.w	r3, [r5, r9]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800c9cc:	1ce1      	adds	r1, r4, #3
 800c9ce:	b2c9      	uxtb	r1, r1
 800c9d0:	5caa      	ldrb	r2, [r5, r2]
 800c9d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800c9d6:	1d22      	adds	r2, r4, #4
 800c9d8:	b2d2      	uxtb	r2, r2
 800c9da:	5c69      	ldrb	r1, [r5, r1]
 800c9dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                datarate = payload[macIndex++] & 0x0F;
 800c9e0:	3405      	adds	r4, #5
 800c9e2:	b2e4      	uxtb	r4, r4
 800c9e4:	5ca8      	ldrb	r0, [r5, r2]
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800c9e6:	2164      	movs	r1, #100	; 0x64
 800c9e8:	fb03 f101 	mul.w	r1, r3, r1
 800c9ec:	f000 000f 	and.w	r0, r0, #15
 800c9f0:	f002 fdc1 	bl	800f576 <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 800c9f4:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800c9f8:	2201      	movs	r2, #1
 800c9fa:	a90b      	add	r1, sp, #44	; 0x2c
 800c9fc:	2011      	movs	r0, #17
 800c9fe:	f002 fe57 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800ca02:	e575      	b.n	800c4f0 <ProcessMacCommands+0x18>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800ca04:	200e      	movs	r0, #14
 800ca06:	f003 f81b 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800ca0a:	b908      	cbnz	r0, 800ca10 <ProcessMacCommands+0x538>
        switch( payload[macIndex++] )
 800ca0c:	464c      	mov	r4, r9
 800ca0e:	e56f      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800ca10:	210e      	movs	r1, #14
 800ca12:	2000      	movs	r0, #0
 800ca14:	f002 ffc8 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800ca18:	1ca2      	adds	r2, r4, #2
 800ca1a:	b2d2      	uxtb	r2, r2
 800ca1c:	f815 0009 	ldrb.w	r0, [r5, r9]
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800ca20:	1ce3      	adds	r3, r4, #3
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	f815 c002 	ldrb.w	ip, [r5, r2]
                    beaconTimingChannel = payload[macIndex++];
 800ca28:	3404      	adds	r4, #4
 800ca2a:	b2e4      	uxtb	r4, r4
                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800ca2c:	4a18      	ldr	r2, [pc, #96]	; (800ca90 <ProcessMacCommands+0x5b8>)
 800ca2e:	6812      	ldr	r2, [r2, #0]
 800ca30:	5ce9      	ldrb	r1, [r5, r3]
 800ca32:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
 800ca36:	f002 fda0 	bl	800f57a <LoRaMacClassBBeaconTimingAns>
 800ca3a:	e559      	b.n	800c4f0 <ProcessMacCommands+0x18>
                    frequency = ( uint32_t )payload[macIndex++];
 800ca3c:	1ca1      	adds	r1, r4, #2
 800ca3e:	b2c9      	uxtb	r1, r1
 800ca40:	f815 3009 	ldrb.w	r3, [r5, r9]
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800ca44:	1ce2      	adds	r2, r4, #3
 800ca46:	b2d2      	uxtb	r2, r2
 800ca48:	5c69      	ldrb	r1, [r5, r1]
 800ca4a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800ca4e:	3404      	adds	r4, #4
 800ca50:	b2e4      	uxtb	r4, r4
 800ca52:	5caa      	ldrb	r2, [r5, r2]
 800ca54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800ca58:	2064      	movs	r0, #100	; 0x64
 800ca5a:	fb03 f000 	mul.w	r0, r3, r0
 800ca5e:	f002 fd8e 	bl	800f57e <LoRaMacClassBBeaconFreqReq>
 800ca62:	b140      	cbz	r0, 800ca76 <ProcessMacCommands+0x59e>
                        macCmdPayload[0] = 1;
 800ca64:	2301      	movs	r3, #1
 800ca66:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	a90b      	add	r1, sp, #44	; 0x2c
 800ca6e:	2013      	movs	r0, #19
 800ca70:	f002 fe1e 	bl	800f6b0 <LoRaMacCommandsAddCmd>
                break;
 800ca74:	e53c      	b.n	800c4f0 <ProcessMacCommands+0x18>
                        macCmdPayload[0] = 0;
 800ca76:	2300      	movs	r3, #0
 800ca78:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 800ca7c:	e7f5      	b.n	800ca6a <ProcessMacCommands+0x592>
}
 800ca7e:	b00f      	add	sp, #60	; 0x3c
 800ca80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca84:	20008000 	.word	0x20008000
 800ca88:	12d53d80 	.word	0x12d53d80
 800ca8c:	20003458 	.word	0x20003458
 800ca90:	20003960 	.word	0x20003960

0800ca94 <ProcessRadioRxDone>:
{
 800ca94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca98:	b0a5      	sub	sp, #148	; 0x94
    uint8_t *payload = RxDoneParams.Payload;
 800ca9a:	4b9c      	ldr	r3, [pc, #624]	; (800cd0c <ProcessRadioRxDone+0x278>)
 800ca9c:	685e      	ldr	r6, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 800ca9e:	891d      	ldrh	r5, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 800caa0:	f9b3 900a 	ldrsh.w	r9, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 800caa4:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t downLinkCounter = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	9308      	str	r3, [sp, #32]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800caac:	4a98      	ldr	r2, [pc, #608]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800caae:	f8d2 80e4 	ldr.w	r8, [r2, #228]	; 0xe4
    MacCtx.McpsConfirm.AckReceived = false;
 800cab2:	4c98      	ldr	r4, [pc, #608]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cab4:	f884 3438 	strb.w	r3, [r4, #1080]	; 0x438
    MacCtx.RxStatus.Rssi = rssi;
 800cab8:	f8a4 947c 	strh.w	r9, [r4, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 800cabc:	f884 747e 	strb.w	r7, [r4, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800cac0:	f894 2480 	ldrb.w	r2, [r4, #1152]	; 0x480
 800cac4:	f884 247f 	strb.w	r2, [r4, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 800cac8:	f884 341b 	strb.w	r3, [r4, #1051]	; 0x41b
    MacCtx.McpsIndication.Multicast = 0;
 800cacc:	f884 341a 	strb.w	r3, [r4, #1050]	; 0x41a
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800cad0:	f884 341d 	strb.w	r3, [r4, #1053]	; 0x41d
    MacCtx.McpsIndication.Buffer = NULL;
 800cad4:	f8c4 3420 	str.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.BufferSize = 0;
 800cad8:	f884 3424 	strb.w	r3, [r4, #1060]	; 0x424
    MacCtx.McpsIndication.RxData = false;
 800cadc:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.AckReceived = false;
 800cae0:	f884 3426 	strb.w	r3, [r4, #1062]	; 0x426
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800cae4:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800cae8:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
    MacCtx.McpsIndication.DevAddress = 0;
 800caec:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800caf0:	f884 3430 	strb.w	r3, [r4, #1072]	; 0x430
    Radio.Sleep( );
 800caf4:	4b88      	ldr	r3, [pc, #544]	; (800cd18 <ProcessRadioRxDone+0x284>)
 800caf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf8:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800cafa:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800cafe:	f008 fff7 	bl	8015af0 <UTIL_TIMER_Stop>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800cb02:	4629      	mov	r1, r5
 800cb04:	4630      	mov	r0, r6
 800cb06:	f002 fd22 	bl	800f54e <LoRaMacClassBRxBeacon>
 800cb0a:	b9a0      	cbnz	r0, 800cb36 <ProcessRadioRxDone+0xa2>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800cb0c:	4b80      	ldr	r3, [pc, #512]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800cb0e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	d016      	beq.n	800cb44 <ProcessRadioRxDone+0xb0>
    if( size == 0 )
 800cb16:	b395      	cbz	r5, 800cb7e <ProcessRadioRxDone+0xea>
    macHdr.Value = payload[pktHeaderLen++];
 800cb18:	7834      	ldrb	r4, [r6, #0]
    switch( macHdr.Bits.MType )
 800cb1a:	0963      	lsrs	r3, r4, #5
 800cb1c:	3b01      	subs	r3, #1
 800cb1e:	2b06      	cmp	r3, #6
 800cb20:	f200 82b3 	bhi.w	800d08a <ProcessRadioRxDone+0x5f6>
 800cb24:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cb28:	02b10032 	.word	0x02b10032
 800cb2c:	02b100c6 	.word	0x02b100c6
 800cb30:	02b100c2 	.word	0x02b100c2
 800cb34:	028b      	.short	0x028b
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800cb36:	f8a4 9472 	strh.w	r9, [r4, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800cb3a:	f884 7474 	strb.w	r7, [r4, #1140]	; 0x474
}
 800cb3e:	b025      	add	sp, #148	; 0x94
 800cb40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( LoRaMacClassBIsPingExpected( ) == true )
 800cb44:	f002 fd07 	bl	800f556 <LoRaMacClassBIsPingExpected>
 800cb48:	b150      	cbz	r0, 800cb60 <ProcessRadioRxDone+0xcc>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cb4a:	2000      	movs	r0, #0
 800cb4c:	f002 fcf8 	bl	800f540 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800cb50:	2000      	movs	r0, #0
 800cb52:	f002 fcfa 	bl	800f54a <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800cb56:	4b6f      	ldr	r3, [pc, #444]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cb58:	2204      	movs	r2, #4
 800cb5a:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800cb5e:	e7da      	b.n	800cb16 <ProcessRadioRxDone+0x82>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800cb60:	f002 fcfb 	bl	800f55a <LoRaMacClassBIsMulticastExpected>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	d0d6      	beq.n	800cb16 <ProcessRadioRxDone+0x82>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cb68:	2000      	movs	r0, #0
 800cb6a:	f002 fcea 	bl	800f542 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800cb6e:	2000      	movs	r0, #0
 800cb70:	f002 fcec 	bl	800f54c <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800cb74:	4b67      	ldr	r3, [pc, #412]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cb76:	2205      	movs	r2, #5
 800cb78:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800cb7c:	e7cb      	b.n	800cb16 <ProcessRadioRxDone+0x82>
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cb7e:	4b65      	ldr	r3, [pc, #404]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cb80:	2201      	movs	r2, #1
 800cb82:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
        PrepareRxDoneAbort( );
 800cb86:	f7ff fc2d 	bl	800c3e4 <PrepareRxDoneAbort>
        return;
 800cb8a:	e7d8      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800cb8c:	2d10      	cmp	r5, #16
 800cb8e:	d92e      	bls.n	800cbee <ProcessRadioRxDone+0x15a>
            macMsgJoinAccept.Buffer = payload;
 800cb90:	9609      	str	r6, [sp, #36]	; 0x24
            macMsgJoinAccept.BufSize = size;
 800cb92:	b2ed      	uxtb	r5, r5
 800cb94:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800cb98:	4b5d      	ldr	r3, [pc, #372]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800cb9a:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800cb9e:	bb6b      	cbnz	r3, 800cbfc <ProcessRadioRxDone+0x168>
            SecureElementGetJoinEui( joinEui );
 800cba0:	a805      	add	r0, sp, #20
 800cba2:	f006 fd33 	bl	801360c <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800cba6:	aa09      	add	r2, sp, #36	; 0x24
 800cba8:	a905      	add	r1, sp, #20
 800cbaa:	20ff      	movs	r0, #255	; 0xff
 800cbac:	f003 fade 	bl	801016c <LoRaMacCryptoHandleJoinAccept>
 800cbb0:	4604      	mov	r4, r0
            verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800cbb2:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 800cbb6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800cbba:	f88d 3010 	strb.w	r3, [sp, #16]
            verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800cbbe:	4b54      	ldr	r3, [pc, #336]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800cbc0:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800cbc4:	f88d 2011 	strb.w	r2, [sp, #17]
            rxDrValid = RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR );
 800cbc8:	2207      	movs	r2, #7
 800cbca:	a904      	add	r1, sp, #16
 800cbcc:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800cbd0:	f003 fcfe 	bl	80105d0 <RegionVerify>
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
 800cbd4:	b904      	cbnz	r4, 800cbd8 <ProcessRadioRxDone+0x144>
 800cbd6:	b9c0      	cbnz	r0, 800cc0a <ProcessRadioRxDone+0x176>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cbd8:	2001      	movs	r0, #1
 800cbda:	f002 ff31 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800cbde:	2800      	cmp	r0, #0
 800cbe0:	f000 8247 	beq.w	800d072 <ProcessRadioRxDone+0x5de>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800cbe4:	2101      	movs	r1, #1
 800cbe6:	2007      	movs	r0, #7
 800cbe8:	f002 fede 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
 800cbec:	e241      	b.n	800d072 <ProcessRadioRxDone+0x5de>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cbee:	4b49      	ldr	r3, [pc, #292]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cbf0:	2201      	movs	r2, #1
 800cbf2:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cbf6:	f7ff fbf5 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cbfa:	e7a0      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cbfc:	4b45      	ldr	r3, [pc, #276]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800cbfe:	2201      	movs	r2, #1
 800cc00:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cc04:	f7ff fbee 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cc08:	e799      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800cc0a:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 800cc0e:	4c40      	ldr	r4, [pc, #256]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800cc10:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800cc14:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 800cc18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800cc1c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800cc20:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800cc24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc28:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800cc2c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cc2e:	f8c4 10e4 	str.w	r1, [r4, #228]	; 0xe4
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800cc32:	2002      	movs	r0, #2
 800cc34:	f006 fcf8 	bl	8013628 <SecureElementSetDevAddr>
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800cc38:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 800cc3c:	f3c3 1202 	ubfx	r2, r3, #4, #3
 800cc40:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800cc44:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800cc48:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800cc4c:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800cc50:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
 800cc54:	65a3      	str	r3, [r4, #88]	; 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800cc56:	b90b      	cbnz	r3, 800cc5c <ProcessRadioRxDone+0x1c8>
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800cc58:	2201      	movs	r2, #1
 800cc5a:	65a2      	str	r2, [r4, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800cc5c:	4c2c      	ldr	r4, [pc, #176]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800cc5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cc60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cc64:	fb02 f303 	mul.w	r3, r2, r3
 800cc68:	65a3      	str	r3, [r4, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800cc6a:	4413      	add	r3, r2
 800cc6c:	65e3      	str	r3, [r4, #92]	; 0x5c
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800cc6e:	2601      	movs	r6, #1
 800cc70:	f884 6068 	strb.w	r6, [r4, #104]	; 0x68
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800cc74:	2300      	movs	r3, #0
 800cc76:	f884 312a 	strb.w	r3, [r4, #298]	; 0x12a
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800cc7a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 800cc7e:	9322      	str	r3, [sp, #136]	; 0x88
                applyCFList.Size = size - 17;
 800cc80:	3d11      	subs	r5, #17
 800cc82:	f88d 508c 	strb.w	r5, [sp, #140]	; 0x8c
                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800cc86:	a922      	add	r1, sp, #136	; 0x88
 800cc88:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800cc8c:	f003 fcb0 	bl	80105f0 <RegionApplyCFList>
                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800cc90:	2302      	movs	r3, #2
 800cc92:	f884 312c 	strb.w	r3, [r4, #300]	; 0x12c
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800cc96:	4630      	mov	r0, r6
 800cc98:	f002 fed2 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	f000 81e8 	beq.w	800d072 <ProcessRadioRxDone+0x5de>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800cca2:	4631      	mov	r1, r6
 800cca4:	2000      	movs	r0, #0
 800cca6:	f002 fe7f 	bl	800f9a8 <LoRaMacConfirmQueueSetStatus>
 800ccaa:	e1e2      	b.n	800d072 <ProcessRadioRxDone+0x5de>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ccac:	4b19      	ldr	r3, [pc, #100]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800ccae:	2201      	movs	r2, #1
 800ccb0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ccb4:	4b16      	ldr	r3, [pc, #88]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800ccb6:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800ccba:	f88d 2082 	strb.w	r2, [sp, #130]	; 0x82
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800ccbe:	4a15      	ldr	r2, [pc, #84]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800ccc0:	f992 241c 	ldrsb.w	r2, [r2, #1052]	; 0x41c
 800ccc4:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ccc8:	220d      	movs	r2, #13
 800ccca:	f88d 2080 	strb.w	r2, [sp, #128]	; 0x80
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ccce:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800ccd2:	b113      	cbz	r3, 800ccda <ProcessRadioRxDone+0x246>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ccd4:	230e      	movs	r3, #14
 800ccd6:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ccda:	a920      	add	r1, sp, #128	; 0x80
 800ccdc:	4b0c      	ldr	r3, [pc, #48]	; (800cd10 <ProcessRadioRxDone+0x27c>)
 800ccde:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800cce2:	f003 fc41 	bl	8010568 <RegionGetPhyParam>
 800cce6:	901f      	str	r0, [sp, #124]	; 0x7c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800cce8:	f1a5 030d 	sub.w	r3, r5, #13
 800ccec:	b21b      	sxth	r3, r3
 800ccee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ccf2:	b200      	sxth	r0, r0
 800ccf4:	4283      	cmp	r3, r0
 800ccf6:	dc01      	bgt.n	800ccfc <ProcessRadioRxDone+0x268>
 800ccf8:	2d0b      	cmp	r5, #11
 800ccfa:	d80f      	bhi.n	800cd1c <ProcessRadioRxDone+0x288>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ccfc:	4b05      	ldr	r3, [pc, #20]	; (800cd14 <ProcessRadioRxDone+0x280>)
 800ccfe:	2201      	movs	r2, #1
 800cd00:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cd04:	f7ff fb6e 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cd08:	e719      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
 800cd0a:	bf00      	nop
 800cd0c:	20003960 	.word	0x20003960
 800cd10:	20008000 	.word	0x20008000
 800cd14:	20003458 	.word	0x20003458
 800cd18:	080171b0 	.word	0x080171b0
            macMsgData.Buffer = payload;
 800cd1c:	9613      	str	r6, [sp, #76]	; 0x4c
            macMsgData.BufSize = size;
 800cd1e:	f88d 5050 	strb.w	r5, [sp, #80]	; 0x50
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800cd22:	4bb0      	ldr	r3, [pc, #704]	; (800cfe4 <ProcessRadioRxDone+0x550>)
 800cd24:	931c      	str	r3, [sp, #112]	; 0x70
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800cd26:	23ff      	movs	r3, #255	; 0xff
 800cd28:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800cd2c:	a813      	add	r0, sp, #76	; 0x4c
 800cd2e:	f003 faeb 	bl	8010308 <LoRaMacParserData>
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d148      	bne.n	800cdc8 <ProcessRadioRxDone+0x334>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800cd36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cd38:	4bab      	ldr	r3, [pc, #684]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cd3a:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800cd3e:	a905      	add	r1, sp, #20
 800cd40:	a813      	add	r0, sp, #76	; 0x4c
 800cd42:	f7ff f987 	bl	800c054 <DetermineFrameType>
 800cd46:	4605      	mov	r5, r0
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d144      	bne.n	800cdd6 <ProcessRadioRxDone+0x342>
            downLinkCounter = 0;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	9308      	str	r3, [sp, #32]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d046      	beq.n	800cde4 <ProcessRadioRxDone+0x350>
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800cd56:	f04f 0901 	mov.w	r9, #1
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800cd5a:	2d01      	cmp	r5, #1
 800cd5c:	d108      	bne.n	800cd70 <ProcessRadioRxDone+0x2dc>
 800cd5e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800cd62:	2b03      	cmp	r3, #3
 800cd64:	d16d      	bne.n	800ce42 <ProcessRadioRxDone+0x3ae>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800cd66:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800cd6a:	f013 0f60 	tst.w	r3, #96	; 0x60
 800cd6e:	d168      	bne.n	800ce42 <ProcessRadioRxDone+0x3ae>
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800cd70:	2315      	movs	r3, #21
 800cd72:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800cd76:	4e9d      	ldr	r6, [pc, #628]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cd78:	a920      	add	r1, sp, #128	; 0x80
 800cd7a:	f896 0048 	ldrb.w	r0, [r6, #72]	; 0x48
 800cd7e:	f003 fbf3 	bl	8010568 <RegionGetPhyParam>
 800cd82:	901f      	str	r0, [sp, #124]	; 0x7c
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800cd84:	ab08      	add	r3, sp, #32
 800cd86:	9302      	str	r3, [sp, #8]
 800cd88:	f10d 031f 	add.w	r3, sp, #31
 800cd8c:	9301      	str	r3, [sp, #4]
 800cd8e:	b280      	uxth	r0, r0
 800cd90:	9000      	str	r0, [sp, #0]
 800cd92:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 800cd96:	aa13      	add	r2, sp, #76	; 0x4c
 800cd98:	f89d 1014 	ldrb.w	r1, [sp, #20]
 800cd9c:	4648      	mov	r0, r9
 800cd9e:	f7ff fb5f 	bl	800c460 <GetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800cda2:	2800      	cmp	r0, #0
 800cda4:	d06d      	beq.n	800ce82 <ProcessRadioRxDone+0x3ee>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800cda6:	2807      	cmp	r0, #7
 800cda8:	d052      	beq.n	800ce50 <ProcessRadioRxDone+0x3bc>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800cdaa:	2808      	cmp	r0, #8
 800cdac:	d064      	beq.n	800ce78 <ProcessRadioRxDone+0x3e4>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cdae:	4b8e      	ldr	r3, [pc, #568]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800cdb6:	9a08      	ldr	r2, [sp, #32]
 800cdb8:	4b8b      	ldr	r3, [pc, #556]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cdba:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800cdbe:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
                PrepareRxDoneAbort( );
 800cdc2:	f7ff fb0f 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cdc6:	e6ba      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cdc8:	4b87      	ldr	r3, [pc, #540]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cdca:	2201      	movs	r2, #1
 800cdcc:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cdd0:	f7ff fb08 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cdd4:	e6b3      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cdd6:	4b84      	ldr	r3, [pc, #528]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cdd8:	2201      	movs	r2, #1
 800cdda:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cdde:	f7ff fb01 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cde2:	e6ac      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800cde4:	4618      	mov	r0, r3
 800cde6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800cdea:	4a80      	ldr	r2, [pc, #512]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cdec:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800cdf0:	f8d2 20ec 	ldr.w	r2, [r2, #236]	; 0xec
 800cdf4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800cdf6:	428a      	cmp	r2, r1
 800cdf8:	d002      	beq.n	800ce00 <ProcessRadioRxDone+0x36c>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cdfa:	3301      	adds	r3, #1
 800cdfc:	b2db      	uxtb	r3, r3
 800cdfe:	e7a8      	b.n	800cd52 <ProcessRadioRxDone+0x2be>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800ce00:	eb03 0643 	add.w	r6, r3, r3, lsl #1
 800ce04:	4979      	ldr	r1, [pc, #484]	; (800cfec <ProcessRadioRxDone+0x558>)
 800ce06:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800ce0a:	f891 10e9 	ldrb.w	r1, [r1, #233]	; 0xe9
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ce0e:	2900      	cmp	r1, #0
 800ce10:	d0f3      	beq.n	800cdfa <ProcessRadioRxDone+0x366>
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800ce12:	4b76      	ldr	r3, [pc, #472]	; (800cfec <ProcessRadioRxDone+0x558>)
 800ce14:	2130      	movs	r1, #48	; 0x30
 800ce16:	fb01 3000 	mla	r0, r1, r0, r3
 800ce1a:	f890 90ea 	ldrb.w	r9, [r0, #234]	; 0xea
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800ce1e:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 800ce22:	6809      	ldr	r1, [r1, #0]
 800ce24:	9108      	str	r1, [sp, #32]
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ce26:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	d002      	beq.n	800ce34 <ProcessRadioRxDone+0x3a0>
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ce2e:	4690      	mov	r8, r2
                    multicast = 1;
 800ce30:	2501      	movs	r5, #1
 800ce32:	e792      	b.n	800cd5a <ProcessRadioRxDone+0x2c6>
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ce34:	4b6c      	ldr	r3, [pc, #432]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800ce36:	2103      	movs	r1, #3
 800ce38:	f883 147f 	strb.w	r1, [r3, #1151]	; 0x47f
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ce3c:	4690      	mov	r8, r2
                    multicast = 1;
 800ce3e:	2501      	movs	r5, #1
 800ce40:	e78b      	b.n	800cd5a <ProcessRadioRxDone+0x2c6>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ce42:	4b69      	ldr	r3, [pc, #420]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800ce44:	2201      	movs	r2, #1
 800ce46:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800ce4a:	f7ff facb 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800ce4e:	e676      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800ce50:	4b65      	ldr	r3, [pc, #404]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800ce52:	2208      	movs	r2, #8
 800ce54:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800ce58:	f896 312a 	ldrb.w	r3, [r6, #298]	; 0x12a
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d1aa      	bne.n	800cdb6 <ProcessRadioRxDone+0x322>
 800ce60:	f004 04e0 	and.w	r4, r4, #224	; 0xe0
 800ce64:	2ca0      	cmp	r4, #160	; 0xa0
 800ce66:	d1a6      	bne.n	800cdb6 <ProcessRadioRxDone+0x322>
 800ce68:	6b72      	ldr	r2, [r6, #52]	; 0x34
 800ce6a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d1a2      	bne.n	800cdb6 <ProcessRadioRxDone+0x322>
                        Nvm.MacGroup1.SrvAckRequested = true;
 800ce70:	2201      	movs	r2, #1
 800ce72:	f886 203a 	strb.w	r2, [r6, #58]	; 0x3a
 800ce76:	e79e      	b.n	800cdb6 <ProcessRadioRxDone+0x322>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800ce78:	4b5b      	ldr	r3, [pc, #364]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800ce7a:	220a      	movs	r2, #10
 800ce7c:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 800ce80:	e799      	b.n	800cdb6 <ProcessRadioRxDone+0x322>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800ce82:	ab13      	add	r3, sp, #76	; 0x4c
 800ce84:	9300      	str	r3, [sp, #0]
 800ce86:	9b08      	ldr	r3, [sp, #32]
 800ce88:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800ce8c:	4641      	mov	r1, r8
 800ce8e:	4648      	mov	r0, r9
 800ce90:	f003 f8c4 	bl	801001c <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d14a      	bne.n	800cf2e <ProcessRadioRxDone+0x49a>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ce98:	4b53      	ldr	r3, [pc, #332]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	f883 1419 	strb.w	r1, [r3, #1049]	; 0x419
            MacCtx.McpsIndication.Multicast = multicast;
 800cea0:	f883 541a 	strb.w	r5, [r3, #1050]	; 0x41a
            MacCtx.McpsIndication.Buffer = NULL;
 800cea4:	f8c3 1420 	str.w	r1, [r3, #1056]	; 0x420
            MacCtx.McpsIndication.BufferSize = 0;
 800cea8:	f883 1424 	strb.w	r1, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ceac:	9a08      	ldr	r2, [sp, #32]
 800ceae:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ceb2:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ceb6:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 800ceba:	f3c2 1240 	ubfx	r2, r2, #5, #1
 800cebe:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800cec2:	f883 1435 	strb.w	r1, [r3, #1077]	; 0x435
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800cec6:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ceca:	f893 047f 	ldrb.w	r0, [r3, #1151]	; 0x47f
 800cece:	2801      	cmp	r0, #1
 800ced0:	d93b      	bls.n	800cf4a <ProcessRadioRxDone+0x4b6>
            if( multicast == 1 )
 800ced2:	2d01      	cmp	r5, #1
 800ced4:	d03c      	beq.n	800cf50 <ProcessRadioRxDone+0x4bc>
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800ced6:	f004 04e0 	and.w	r4, r4, #224	; 0xe0
 800ceda:	2ca0      	cmp	r4, #160	; 0xa0
 800cedc:	d03d      	beq.n	800cf5a <ProcessRadioRxDone+0x4c6>
                    Nvm.MacGroup1.SrvAckRequested = false;
 800cede:	2300      	movs	r3, #0
 800cee0:	4a42      	ldr	r2, [pc, #264]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cee2:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800cee6:	4a40      	ldr	r2, [pc, #256]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cee8:	f882 3418 	strb.w	r3, [r2, #1048]	; 0x418
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800ceec:	4b3f      	ldr	r3, [pc, #252]	; (800cfec <ProcessRadioRxDone+0x558>)
 800ceee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800cef2:	b923      	cbnz	r3, 800cefe <ProcessRadioRxDone+0x46a>
 800cef4:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800cef8:	f013 0f10 	tst.w	r3, #16
 800cefc:	d007      	beq.n	800cf0e <ProcessRadioRxDone+0x47a>
 800cefe:	4b3b      	ldr	r3, [pc, #236]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cf00:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800cf04:	b91b      	cbnz	r3, 800cf0e <ProcessRadioRxDone+0x47a>
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800cf06:	4b38      	ldr	r3, [pc, #224]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf08:	2201      	movs	r2, #1
 800cf0a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800cf0e:	4b36      	ldr	r3, [pc, #216]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf10:	f893 2434 	ldrb.w	r2, [r3, #1076]	; 0x434
 800cf14:	f89d 1058 	ldrb.w	r1, [sp, #88]	; 0x58
 800cf18:	f7ff facf 	bl	800c4ba <RemoveMacCommands>
            switch( fType )
 800cf1c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800cf20:	2b03      	cmp	r3, #3
 800cf22:	f200 8085 	bhi.w	800d030 <ProcessRadioRxDone+0x59c>
 800cf26:	e8df f003 	tbb	[pc, r3]
 800cf2a:	4a27      	.short	0x4a27
 800cf2c:	7363      	.short	0x7363
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800cf2e:	2802      	cmp	r0, #2
 800cf30:	d006      	beq.n	800cf40 <ProcessRadioRxDone+0x4ac>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800cf32:	4b2d      	ldr	r3, [pc, #180]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf34:	220c      	movs	r2, #12
 800cf36:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800cf3a:	f7ff fa53 	bl	800c3e4 <PrepareRxDoneAbort>
                return;
 800cf3e:	e5fe      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800cf40:	4b29      	ldr	r3, [pc, #164]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf42:	220b      	movs	r2, #11
 800cf44:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 800cf48:	e7f7      	b.n	800cf3a <ProcessRadioRxDone+0x4a6>
                Nvm.MacGroup1.AdrAckCounter = 0;
 800cf4a:	4b28      	ldr	r3, [pc, #160]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cf4c:	6299      	str	r1, [r3, #40]	; 0x28
 800cf4e:	e7c0      	b.n	800ced2 <ProcessRadioRxDone+0x43e>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800cf50:	4b25      	ldr	r3, [pc, #148]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf52:	2202      	movs	r2, #2
 800cf54:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 800cf58:	e7c8      	b.n	800ceec <ProcessRadioRxDone+0x458>
                    Nvm.MacGroup1.SrvAckRequested = true;
 800cf5a:	4b24      	ldr	r3, [pc, #144]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cf5c:	2201      	movs	r2, #1
 800cf5e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800cf62:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800cf66:	b913      	cbnz	r3, 800cf6e <ProcessRadioRxDone+0x4da>
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800cf68:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cf6a:	4b20      	ldr	r3, [pc, #128]	; (800cfec <ProcessRadioRxDone+0x558>)
 800cf6c:	635a      	str	r2, [r3, #52]	; 0x34
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800cf6e:	4b1e      	ldr	r3, [pc, #120]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf70:	2201      	movs	r2, #1
 800cf72:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 800cf76:	e7b9      	b.n	800ceec <ProcessRadioRxDone+0x458>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800cf78:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 800cf7c:	4c1a      	ldr	r4, [pc, #104]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cf7e:	f894 347f 	ldrb.w	r3, [r4, #1151]	; 0x47f
 800cf82:	9300      	str	r3, [sp, #0]
 800cf84:	463b      	mov	r3, r7
 800cf86:	f002 020f 	and.w	r2, r2, #15
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	a817      	add	r0, sp, #92	; 0x5c
 800cf8e:	f7ff faa3 	bl	800c4d8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800cf92:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 800cf96:	f884 341b 	strb.w	r3, [r4, #1051]	; 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800cf9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800cf9c:	f8c4 3420 	str.w	r3, [r4, #1056]	; 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800cfa0:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 800cfa4:	f884 3424 	strb.w	r3, [r4, #1060]	; 0x424
                    MacCtx.McpsIndication.RxData = true;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800cfae:	4a0e      	ldr	r2, [pc, #56]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cfb0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cfb4:	f043 0302 	orr.w	r3, r3, #2
 800cfb8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800cfbc:	e059      	b.n	800d072 <ProcessRadioRxDone+0x5de>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800cfbe:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 800cfc2:	4c09      	ldr	r4, [pc, #36]	; (800cfe8 <ProcessRadioRxDone+0x554>)
 800cfc4:	f894 347f 	ldrb.w	r3, [r4, #1151]	; 0x47f
 800cfc8:	9300      	str	r3, [sp, #0]
 800cfca:	463b      	mov	r3, r7
 800cfcc:	f002 020f 	and.w	r2, r2, #15
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	a817      	add	r0, sp, #92	; 0x5c
 800cfd4:	f7ff fa80 	bl	800c4d8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800cfd8:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 800cfdc:	f884 341b 	strb.w	r3, [r4, #1051]	; 0x41b
                    break;
 800cfe0:	e7e5      	b.n	800cfae <ProcessRadioRxDone+0x51a>
 800cfe2:	bf00      	nop
 800cfe4:	20003690 	.word	0x20003690
 800cfe8:	20003458 	.word	0x20003458
 800cfec:	20008000 	.word	0x20008000
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800cff0:	4c33      	ldr	r4, [pc, #204]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800cff2:	f894 347f 	ldrb.w	r3, [r4, #1151]	; 0x47f
 800cff6:	9300      	str	r3, [sp, #0]
 800cff8:	463b      	mov	r3, r7
 800cffa:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800cffe:	2100      	movs	r1, #0
 800d000:	981c      	ldr	r0, [sp, #112]	; 0x70
 800d002:	f7ff fa69 	bl	800c4d8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d006:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 800d00a:	f884 341b 	strb.w	r3, [r4, #1051]	; 0x41b
                    break;
 800d00e:	e7ce      	b.n	800cfae <ProcessRadioRxDone+0x51a>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d010:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
 800d014:	4b2a      	ldr	r3, [pc, #168]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d016:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800d01a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d01c:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800d020:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800d024:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
                    MacCtx.McpsIndication.RxData = true;
 800d028:	2201      	movs	r2, #1
 800d02a:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                    break;
 800d02e:	e7be      	b.n	800cfae <ProcessRadioRxDone+0x51a>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800d030:	4b23      	ldr	r3, [pc, #140]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d032:	2201      	movs	r2, #1
 800d034:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                    PrepareRxDoneAbort( );
 800d038:	f7ff f9d4 	bl	800c3e4 <PrepareRxDoneAbort>
                    break;
 800d03c:	e7b7      	b.n	800cfae <ProcessRadioRxDone+0x51a>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800d03e:	1e6a      	subs	r2, r5, #1
 800d040:	4c1f      	ldr	r4, [pc, #124]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d042:	f504 770e 	add.w	r7, r4, #568	; 0x238
 800d046:	b292      	uxth	r2, r2
 800d048:	1c71      	adds	r1, r6, #1
 800d04a:	4638      	mov	r0, r7
 800d04c:	f006 fbfb 	bl	8013846 <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800d050:	2303      	movs	r3, #3
 800d052:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d056:	2300      	movs	r3, #0
 800d058:	f884 3419 	strb.w	r3, [r4, #1049]	; 0x419
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800d05c:	f8c4 7420 	str.w	r7, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800d060:	3d01      	subs	r5, #1
 800d062:	f884 5424 	strb.w	r5, [r4, #1060]	; 0x424
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800d066:	f894 3481 	ldrb.w	r3, [r4, #1153]	; 0x481
 800d06a:	f043 0302 	orr.w	r3, r3, #2
 800d06e:	f884 3481 	strb.w	r3, [r4, #1153]	; 0x481
    if( MacCtx.NodeAckRequested == true )
 800d072:	4b13      	ldr	r3, [pc, #76]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d074:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800d078:	b173      	cbz	r3, 800d098 <ProcessRadioRxDone+0x604>
        if( MacCtx.McpsConfirm.AckReceived == true )
 800d07a:	4b11      	ldr	r3, [pc, #68]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d07c:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800d080:	b17b      	cbz	r3, 800d0a2 <ProcessRadioRxDone+0x60e>
            OnAckTimeoutTimerEvent( NULL );
 800d082:	2000      	movs	r0, #0
 800d084:	f7ff f98e 	bl	800c3a4 <OnAckTimeoutTimerEvent>
 800d088:	e00b      	b.n	800d0a2 <ProcessRadioRxDone+0x60e>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800d08a:	4b0d      	ldr	r3, [pc, #52]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d08c:	2201      	movs	r2, #1
 800d08e:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
            PrepareRxDoneAbort( );
 800d092:	f7ff f9a7 	bl	800c3e4 <PrepareRxDoneAbort>
            break;
 800d096:	e7ec      	b.n	800d072 <ProcessRadioRxDone+0x5de>
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800d098:	4b0a      	ldr	r3, [pc, #40]	; (800d0c4 <ProcessRadioRxDone+0x630>)
 800d09a:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d09e:	2b02      	cmp	r3, #2
 800d0a0:	d009      	beq.n	800d0b6 <ProcessRadioRxDone+0x622>
    MacCtx.MacFlags.Bits.MacDone = 1;
 800d0a2:	4a07      	ldr	r2, [pc, #28]	; (800d0c0 <ProcessRadioRxDone+0x62c>)
 800d0a4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d0a8:	f043 0310 	orr.w	r3, r3, #16
 800d0ac:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    UpdateRxSlotIdleState( );
 800d0b0:	f7fe ff4e 	bl	800bf50 <UpdateRxSlotIdleState>
 800d0b4:	e543      	b.n	800cb3e <ProcessRadioRxDone+0xaa>
            OnAckTimeoutTimerEvent( NULL );
 800d0b6:	2000      	movs	r0, #0
 800d0b8:	f7ff f974 	bl	800c3a4 <OnAckTimeoutTimerEvent>
 800d0bc:	e7f1      	b.n	800d0a2 <ProcessRadioRxDone+0x60e>
 800d0be:	bf00      	nop
 800d0c0:	20003458 	.word	0x20003458
 800d0c4:	20008000 	.word	0x20008000

0800d0c8 <ProcessRadioTxTimeout>:
{
 800d0c8:	b510      	push	{r4, lr}
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800d0ca:	4b0f      	ldr	r3, [pc, #60]	; (800d108 <ProcessRadioTxTimeout+0x40>)
 800d0cc:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d0d0:	2b02      	cmp	r3, #2
 800d0d2:	d002      	beq.n	800d0da <ProcessRadioTxTimeout+0x12>
        Radio.Sleep( );
 800d0d4:	4b0d      	ldr	r3, [pc, #52]	; (800d10c <ProcessRadioTxTimeout+0x44>)
 800d0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d8:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 800d0da:	f7fe ff39 	bl	800bf50 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800d0de:	4c0c      	ldr	r4, [pc, #48]	; (800d110 <ProcessRadioTxTimeout+0x48>)
 800d0e0:	2002      	movs	r0, #2
 800d0e2:	f884 0435 	strb.w	r0, [r4, #1077]	; 0x435
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800d0e6:	f002 fc8d 	bl	800fa04 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800d0ea:	f894 3410 	ldrb.w	r3, [r4, #1040]	; 0x410
 800d0ee:	b113      	cbz	r3, 800d0f6 <ProcessRadioTxTimeout+0x2e>
        MacCtx.AckTimeoutRetry = true;
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	f884 240f 	strb.w	r2, [r4, #1039]	; 0x40f
    MacCtx.MacFlags.Bits.MacDone = 1;
 800d0f6:	4a06      	ldr	r2, [pc, #24]	; (800d110 <ProcessRadioTxTimeout+0x48>)
 800d0f8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d0fc:	f043 0310 	orr.w	r3, r3, #16
 800d100:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d104:	bd10      	pop	{r4, pc}
 800d106:	bf00      	nop
 800d108:	20008000 	.word	0x20008000
 800d10c:	080171b0 	.word	0x080171b0
 800d110:	20003458 	.word	0x20003458

0800d114 <CheckForClassBCollision>:
{
 800d114:	b508      	push	{r3, lr}
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800d116:	f002 fa1c 	bl	800f552 <LoRaMacClassBIsBeaconExpected>
 800d11a:	b978      	cbnz	r0, 800d13c <CheckForClassBCollision+0x28>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800d11c:	4b09      	ldr	r3, [pc, #36]	; (800d144 <CheckForClassBCollision+0x30>)
 800d11e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d122:	2b01      	cmp	r3, #1
 800d124:	d001      	beq.n	800d12a <CheckForClassBCollision+0x16>
    return LORAMAC_STATUS_OK;
 800d126:	2000      	movs	r0, #0
}
 800d128:	bd08      	pop	{r3, pc}
        if( LoRaMacClassBIsPingExpected( ) == true )
 800d12a:	f002 fa14 	bl	800f556 <LoRaMacClassBIsPingExpected>
 800d12e:	b938      	cbnz	r0, 800d140 <CheckForClassBCollision+0x2c>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800d130:	f002 fa13 	bl	800f55a <LoRaMacClassBIsMulticastExpected>
 800d134:	2800      	cmp	r0, #0
 800d136:	d0f7      	beq.n	800d128 <CheckForClassBCollision+0x14>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800d138:	200f      	movs	r0, #15
 800d13a:	e7f5      	b.n	800d128 <CheckForClassBCollision+0x14>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800d13c:	200e      	movs	r0, #14
 800d13e:	e7f3      	b.n	800d128 <CheckForClassBCollision+0x14>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800d140:	200f      	movs	r0, #15
 800d142:	e7f1      	b.n	800d128 <CheckForClassBCollision+0x14>
 800d144:	20008000 	.word	0x20008000

0800d148 <HandleRadioRxErrorTimeout>:
{
 800d148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d14a:	4605      	mov	r5, r0
 800d14c:	460c      	mov	r4, r1
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800d14e:	4b37      	ldr	r3, [pc, #220]	; (800d22c <HandleRadioRxErrorTimeout+0xe4>)
 800d150:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d154:	2b02      	cmp	r3, #2
 800d156:	d002      	beq.n	800d15e <HandleRadioRxErrorTimeout+0x16>
        Radio.Sleep( );
 800d158:	4b35      	ldr	r3, [pc, #212]	; (800d230 <HandleRadioRxErrorTimeout+0xe8>)
 800d15a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d15c:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800d15e:	f002 f9f8 	bl	800f552 <LoRaMacClassBIsBeaconExpected>
 800d162:	4606      	mov	r6, r0
 800d164:	bb00      	cbnz	r0, 800d1a8 <HandleRadioRxErrorTimeout+0x60>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800d166:	4b31      	ldr	r3, [pc, #196]	; (800d22c <HandleRadioRxErrorTimeout+0xe4>)
 800d168:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d022      	beq.n	800d1b6 <HandleRadioRxErrorTimeout+0x6e>
    if( classBRx == false )
 800d170:	b9be      	cbnz	r6, 800d1a2 <HandleRadioRxErrorTimeout+0x5a>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d172:	4b30      	ldr	r3, [pc, #192]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d174:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d13f      	bne.n	800d1fc <HandleRadioRxErrorTimeout+0xb4>
            if( MacCtx.NodeAckRequested == true )
 800d17c:	4b2d      	ldr	r3, [pc, #180]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d17e:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800d182:	b113      	cbz	r3, 800d18a <HandleRadioRxErrorTimeout+0x42>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800d184:	4b2b      	ldr	r3, [pc, #172]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d186:	f883 5435 	strb.w	r5, [r3, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800d18a:	4628      	mov	r0, r5
 800d18c:	f002 fc3a 	bl	800fa04 <LoRaMacConfirmQueueSetStatusCmn>
            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800d190:	4b26      	ldr	r3, [pc, #152]	; (800d22c <HandleRadioRxErrorTimeout+0xe4>)
 800d192:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d194:	f008 fc76 	bl	8015a84 <UTIL_TIMER_GetElapsedTime>
 800d198:	4b26      	ldr	r3, [pc, #152]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d19a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800d19e:	4298      	cmp	r0, r3
 800d1a0:	d220      	bcs.n	800d1e4 <HandleRadioRxErrorTimeout+0x9c>
    UpdateRxSlotIdleState( );
 800d1a2:	f7fe fed5 	bl	800bf50 <UpdateRxSlotIdleState>
}
 800d1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800d1a8:	2002      	movs	r0, #2
 800d1aa:	f002 f9c8 	bl	800f53e <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800d1ae:	2000      	movs	r0, #0
 800d1b0:	f002 f9ca 	bl	800f548 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800d1b4:	e7d7      	b.n	800d166 <HandleRadioRxErrorTimeout+0x1e>
        if( LoRaMacClassBIsPingExpected( ) == true )
 800d1b6:	f002 f9ce 	bl	800f556 <LoRaMacClassBIsPingExpected>
 800d1ba:	4607      	mov	r7, r0
 800d1bc:	b950      	cbnz	r0, 800d1d4 <HandleRadioRxErrorTimeout+0x8c>
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800d1be:	f002 f9cc 	bl	800f55a <LoRaMacClassBIsMulticastExpected>
 800d1c2:	2800      	cmp	r0, #0
 800d1c4:	d0d4      	beq.n	800d170 <HandleRadioRxErrorTimeout+0x28>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d1c6:	2000      	movs	r0, #0
 800d1c8:	f002 f9bb 	bl	800f542 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800d1cc:	2000      	movs	r0, #0
 800d1ce:	f002 f9bd 	bl	800f54c <LoRaMacClassBMulticastSlotTimerEvent>
    if( classBRx == false )
 800d1d2:	e7e6      	b.n	800d1a2 <HandleRadioRxErrorTimeout+0x5a>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d1d4:	2000      	movs	r0, #0
 800d1d6:	f002 f9b3 	bl	800f540 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800d1da:	2000      	movs	r0, #0
 800d1dc:	f002 f9b5 	bl	800f54a <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800d1e0:	463e      	mov	r6, r7
 800d1e2:	e7ec      	b.n	800d1be <HandleRadioRxErrorTimeout+0x76>
                TimerStop( &MacCtx.RxWindowTimer2 );
 800d1e4:	4c13      	ldr	r4, [pc, #76]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d1e6:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800d1ea:	f008 fc81 	bl	8015af0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800d1ee:	f894 3481 	ldrb.w	r3, [r4, #1153]	; 0x481
 800d1f2:	f043 0310 	orr.w	r3, r3, #16
 800d1f6:	f884 3481 	strb.w	r3, [r4, #1153]	; 0x481
 800d1fa:	e7d2      	b.n	800d1a2 <HandleRadioRxErrorTimeout+0x5a>
            if( MacCtx.NodeAckRequested == true )
 800d1fc:	4b0d      	ldr	r3, [pc, #52]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d1fe:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800d202:	b113      	cbz	r3, 800d20a <HandleRadioRxErrorTimeout+0xc2>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800d204:	4b0b      	ldr	r3, [pc, #44]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d206:	f883 4435 	strb.w	r4, [r3, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800d20a:	4620      	mov	r0, r4
 800d20c:	f002 fbfa 	bl	800fa04 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800d210:	4b06      	ldr	r3, [pc, #24]	; (800d22c <HandleRadioRxErrorTimeout+0xe4>)
 800d212:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d216:	2b02      	cmp	r3, #2
 800d218:	d0c3      	beq.n	800d1a2 <HandleRadioRxErrorTimeout+0x5a>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800d21a:	4a06      	ldr	r2, [pc, #24]	; (800d234 <HandleRadioRxErrorTimeout+0xec>)
 800d21c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d220:	f043 0310 	orr.w	r3, r3, #16
 800d224:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800d228:	e7bb      	b.n	800d1a2 <HandleRadioRxErrorTimeout+0x5a>
 800d22a:	bf00      	nop
 800d22c:	20008000 	.word	0x20008000
 800d230:	080171b0 	.word	0x080171b0
 800d234:	20003458 	.word	0x20003458

0800d238 <ProcessRadioRxError>:
{
 800d238:	b508      	push	{r3, lr}
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800d23a:	2106      	movs	r1, #6
 800d23c:	2005      	movs	r0, #5
 800d23e:	f7ff ff83 	bl	800d148 <HandleRadioRxErrorTimeout>
}
 800d242:	bd08      	pop	{r3, pc}

0800d244 <ProcessRadioRxTimeout>:
{
 800d244:	b508      	push	{r3, lr}
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800d246:	2104      	movs	r1, #4
 800d248:	2003      	movs	r0, #3
 800d24a:	f7ff ff7d 	bl	800d148 <HandleRadioRxErrorTimeout>
}
 800d24e:	bd08      	pop	{r3, pc}

0800d250 <LoRaMacHandleIrqEvents>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d250:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800d254:	b672      	cpsid	i
    events = LoRaMacRadioEvents;
 800d256:	4a14      	ldr	r2, [pc, #80]	; (800d2a8 <LoRaMacHandleIrqEvents+0x58>)
 800d258:	6813      	ldr	r3, [r2, #0]
    LoRaMacRadioEvents.Value = 0;
 800d25a:	2000      	movs	r0, #0
 800d25c:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d25e:	f381 8810 	msr	PRIMASK, r1
    if( events.Value != 0 )
 800d262:	b303      	cbz	r3, 800d2a6 <LoRaMacHandleIrqEvents+0x56>
{
 800d264:	b510      	push	{r4, lr}
        if( events.Events.TxDone == 1 )
 800d266:	b2dc      	uxtb	r4, r3
 800d268:	f013 0f10 	tst.w	r3, #16
 800d26c:	d10c      	bne.n	800d288 <LoRaMacHandleIrqEvents+0x38>
        if( events.Events.RxDone == 1 )
 800d26e:	f014 0f08 	tst.w	r4, #8
 800d272:	d10c      	bne.n	800d28e <LoRaMacHandleIrqEvents+0x3e>
        if( events.Events.TxTimeout == 1 )
 800d274:	f014 0f04 	tst.w	r4, #4
 800d278:	d10c      	bne.n	800d294 <LoRaMacHandleIrqEvents+0x44>
        if( events.Events.RxError == 1 )
 800d27a:	f014 0f02 	tst.w	r4, #2
 800d27e:	d10c      	bne.n	800d29a <LoRaMacHandleIrqEvents+0x4a>
        if( events.Events.RxTimeout == 1 )
 800d280:	f014 0f01 	tst.w	r4, #1
 800d284:	d10c      	bne.n	800d2a0 <LoRaMacHandleIrqEvents+0x50>
}
 800d286:	bd10      	pop	{r4, pc}
            ProcessRadioTxDone( );
 800d288:	f7ff f800 	bl	800c28c <ProcessRadioTxDone>
 800d28c:	e7ef      	b.n	800d26e <LoRaMacHandleIrqEvents+0x1e>
            ProcessRadioRxDone( );
 800d28e:	f7ff fc01 	bl	800ca94 <ProcessRadioRxDone>
 800d292:	e7ef      	b.n	800d274 <LoRaMacHandleIrqEvents+0x24>
            ProcessRadioTxTimeout( );
 800d294:	f7ff ff18 	bl	800d0c8 <ProcessRadioTxTimeout>
 800d298:	e7ef      	b.n	800d27a <LoRaMacHandleIrqEvents+0x2a>
            ProcessRadioRxError( );
 800d29a:	f7ff ffcd 	bl	800d238 <ProcessRadioRxError>
 800d29e:	e7ef      	b.n	800d280 <LoRaMacHandleIrqEvents+0x30>
            ProcessRadioRxTimeout( );
 800d2a0:	f7ff ffd0 	bl	800d244 <ProcessRadioRxTimeout>
}
 800d2a4:	e7ef      	b.n	800d286 <LoRaMacHandleIrqEvents+0x36>
 800d2a6:	4770      	bx	lr
 800d2a8:	20003454 	.word	0x20003454

0800d2ac <LoRaMacHandleMlmeRequest>:
{
 800d2ac:	b508      	push	{r3, lr}
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d2ae:	4b16      	ldr	r3, [pc, #88]	; (800d308 <LoRaMacHandleMlmeRequest+0x5c>)
 800d2b0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d2b4:	f013 0f04 	tst.w	r3, #4
 800d2b8:	d100      	bne.n	800d2bc <LoRaMacHandleMlmeRequest+0x10>
}
 800d2ba:	bd08      	pop	{r3, pc}
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800d2bc:	2001      	movs	r0, #1
 800d2be:	f002 fbbf 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800d2c2:	b178      	cbz	r0, 800d2e4 <LoRaMacHandleMlmeRequest+0x38>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800d2c4:	2001      	movs	r0, #1
 800d2c6:	f002 fb85 	bl	800f9d4 <LoRaMacConfirmQueueGetStatus>
 800d2ca:	b918      	cbnz	r0, 800d2d4 <LoRaMacHandleMlmeRequest+0x28>
                MacCtx.ChannelsNbTransCounter = 0;
 800d2cc:	4b0e      	ldr	r3, [pc, #56]	; (800d308 <LoRaMacHandleMlmeRequest+0x5c>)
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d2d4:	4a0c      	ldr	r2, [pc, #48]	; (800d308 <LoRaMacHandleMlmeRequest+0x5c>)
 800d2d6:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800d2da:	f023 0302 	bic.w	r3, r3, #2
 800d2de:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
 800d2e2:	e7ea      	b.n	800d2ba <LoRaMacHandleMlmeRequest+0xe>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d2e4:	2006      	movs	r0, #6
 800d2e6:	f002 fbab 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
 800d2ea:	b138      	cbz	r0, 800d2fc <LoRaMacHandleMlmeRequest+0x50>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d2ec:	4a06      	ldr	r2, [pc, #24]	; (800d308 <LoRaMacHandleMlmeRequest+0x5c>)
 800d2ee:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800d2f2:	f023 0302 	bic.w	r3, r3, #2
 800d2f6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800d2fa:	e7de      	b.n	800d2ba <LoRaMacHandleMlmeRequest+0xe>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800d2fc:	2007      	movs	r0, #7
 800d2fe:	f002 fb9f 	bl	800fa40 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d302:	2800      	cmp	r0, #0
 800d304:	d0d9      	beq.n	800d2ba <LoRaMacHandleMlmeRequest+0xe>
 800d306:	e7f1      	b.n	800d2ec <LoRaMacHandleMlmeRequest+0x40>
 800d308:	20003458 	.word	0x20003458

0800d30c <AckTimeoutRetriesFinalize>:
    if( MacCtx.McpsConfirm.AckReceived == false )
 800d30c:	4b14      	ldr	r3, [pc, #80]	; (800d360 <AckTimeoutRetriesFinalize+0x54>)
 800d30e:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800d312:	b12b      	cbz	r3, 800d320 <AckTimeoutRetriesFinalize+0x14>
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d314:	4b12      	ldr	r3, [pc, #72]	; (800d360 <AckTimeoutRetriesFinalize+0x54>)
 800d316:	f893 240e 	ldrb.w	r2, [r3, #1038]	; 0x40e
 800d31a:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 800d31e:	4770      	bx	lr
{
 800d320:	b500      	push	{lr}
 800d322:	b085      	sub	sp, #20
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800d324:	2302      	movs	r3, #2
 800d326:	f88d 300c 	strb.w	r3, [sp, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 800d32a:	4b0e      	ldr	r3, [pc, #56]	; (800d364 <AckTimeoutRetriesFinalize+0x58>)
 800d32c:	f503 7208 	add.w	r2, r3, #544	; 0x220
 800d330:	9201      	str	r2, [sp, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 800d332:	f503 7231 	add.w	r2, r3, #708	; 0x2c4
 800d336:	9202      	str	r2, [sp, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800d338:	a901      	add	r1, sp, #4
 800d33a:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800d33e:	f003 f939 	bl	80105b4 <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 800d342:	4b07      	ldr	r3, [pc, #28]	; (800d360 <AckTimeoutRetriesFinalize+0x54>)
 800d344:	2200      	movs	r2, #0
 800d346:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
        MacCtx.McpsConfirm.AckReceived = false;
 800d34a:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d34e:	4b04      	ldr	r3, [pc, #16]	; (800d360 <AckTimeoutRetriesFinalize+0x54>)
 800d350:	f893 240e 	ldrb.w	r2, [r3, #1038]	; 0x40e
 800d354:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
}
 800d358:	b005      	add	sp, #20
 800d35a:	f85d fb04 	ldr.w	pc, [sp], #4
 800d35e:	bf00      	nop
 800d360:	20003458 	.word	0x20003458
 800d364:	20008000 	.word	0x20008000

0800d368 <SerializeTxFrame>:
{
 800d368:	b508      	push	{r3, lr}
    switch( MacCtx.TxMsg.Type )
 800d36a:	4b0f      	ldr	r3, [pc, #60]	; (800d3a8 <SerializeTxFrame+0x40>)
 800d36c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800d370:	b11b      	cbz	r3, 800d37a <SerializeTxFrame+0x12>
 800d372:	2b04      	cmp	r3, #4
 800d374:	d00a      	beq.n	800d38c <SerializeTxFrame+0x24>
 800d376:	2003      	movs	r0, #3
}
 800d378:	bd08      	pop	{r3, pc}
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800d37a:	480c      	ldr	r0, [pc, #48]	; (800d3ac <SerializeTxFrame+0x44>)
 800d37c:	f003 f823 	bl	80103c6 <LoRaMacSerializerJoinRequest>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800d380:	b968      	cbnz	r0, 800d39e <SerializeTxFrame+0x36>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800d382:	4b09      	ldr	r3, [pc, #36]	; (800d3a8 <SerializeTxFrame+0x40>)
 800d384:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800d388:	801a      	strh	r2, [r3, #0]
            break;
 800d38a:	e7f5      	b.n	800d378 <SerializeTxFrame+0x10>
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800d38c:	4807      	ldr	r0, [pc, #28]	; (800d3ac <SerializeTxFrame+0x44>)
 800d38e:	f003 f850 	bl	8010432 <LoRaMacSerializerData>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800d392:	b930      	cbnz	r0, 800d3a2 <SerializeTxFrame+0x3a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800d394:	4b04      	ldr	r3, [pc, #16]	; (800d3a8 <SerializeTxFrame+0x40>)
 800d396:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800d39a:	801a      	strh	r2, [r3, #0]
            break;
 800d39c:	e7ec      	b.n	800d378 <SerializeTxFrame+0x10>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800d39e:	2011      	movs	r0, #17
 800d3a0:	e7ea      	b.n	800d378 <SerializeTxFrame+0x10>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800d3a2:	2011      	movs	r0, #17
 800d3a4:	e7e8      	b.n	800d378 <SerializeTxFrame+0x10>
 800d3a6:	bf00      	nop
 800d3a8:	20003458 	.word	0x20003458
 800d3ac:	20003560 	.word	0x20003560

0800d3b0 <ComputeRxWindowParameters>:
{
 800d3b0:	b570      	push	{r4, r5, r6, lr}
 800d3b2:	b082      	sub	sp, #8
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800d3b4:	4c1e      	ldr	r4, [pc, #120]	; (800d430 <ComputeRxWindowParameters+0x80>)
 800d3b6:	f894 6048 	ldrb.w	r6, [r4, #72]	; 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800d3ba:	f994 3069 	ldrsb.w	r3, [r4, #105]	; 0x69
 800d3be:	f994 2039 	ldrsb.w	r2, [r4, #57]	; 0x39
 800d3c2:	f894 107d 	ldrb.w	r1, [r4, #125]	; 0x7d
 800d3c6:	4630      	mov	r0, r6
 800d3c8:	f003 f9f1 	bl	80107ae <RegionApplyDrOffset>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800d3cc:	4d19      	ldr	r5, [pc, #100]	; (800d434 <ComputeRxWindowParameters+0x84>)
 800d3ce:	f505 736e 	add.w	r3, r5, #952	; 0x3b8
 800d3d2:	9300      	str	r3, [sp, #0]
 800d3d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800d3d6:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800d3da:	b241      	sxtb	r1, r0
 800d3dc:	4630      	mov	r0, r6
 800d3de:	f003 f924 	bl	801062a <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800d3e2:	f505 7373 	add.w	r3, r5, #972	; 0x3cc
 800d3e6:	9300      	str	r3, [sp, #0]
 800d3e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800d3ea:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800d3ee:	f994 1070 	ldrsb.w	r1, [r4, #112]	; 0x70
 800d3f2:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d3f6:	f003 f918 	bl	801062a <RegionComputeRxWindowParameters>
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800d3fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d3fc:	f8d5 13c4 	ldr.w	r1, [r5, #964]	; 0x3c4
 800d400:	440b      	add	r3, r1
 800d402:	f8c5 33b0 	str.w	r3, [r5, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800d406:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800d408:	f8d5 23d8 	ldr.w	r2, [r5, #984]	; 0x3d8
 800d40c:	4413      	add	r3, r2
 800d40e:	f8c5 33b4 	str.w	r3, [r5, #948]	; 0x3b4
    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 800d412:	f895 3104 	ldrb.w	r3, [r5, #260]	; 0x104
 800d416:	2b04      	cmp	r3, #4
 800d418:	d007      	beq.n	800d42a <ComputeRxWindowParameters+0x7a>
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800d41a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d41c:	4419      	add	r1, r3
 800d41e:	f8c5 13b0 	str.w	r1, [r5, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800d422:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800d424:	440a      	add	r2, r1
 800d426:	f8c5 23b4 	str.w	r2, [r5, #948]	; 0x3b4
}
 800d42a:	b002      	add	sp, #8
 800d42c:	bd70      	pop	{r4, r5, r6, pc}
 800d42e:	bf00      	nop
 800d430:	20008000 	.word	0x20008000
 800d434:	20003458 	.word	0x20003458

0800d438 <VerifyTxFrame>:
{
 800d438:	b510      	push	{r4, lr}
 800d43a:	b082      	sub	sp, #8
    size_t macCmdsSize = 0;
 800d43c:	2300      	movs	r3, #0
 800d43e:	9301      	str	r3, [sp, #4]
    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800d440:	4b0d      	ldr	r3, [pc, #52]	; (800d478 <VerifyTxFrame+0x40>)
 800d442:	f893 412c 	ldrb.w	r4, [r3, #300]	; 0x12c
 800d446:	b914      	cbnz	r4, 800d44e <VerifyTxFrame+0x16>
}
 800d448:	4620      	mov	r0, r4
 800d44a:	b002      	add	sp, #8
 800d44c:	bd10      	pop	{r4, pc}
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800d44e:	a801      	add	r0, sp, #4
 800d450:	f002 f9bc 	bl	800f7cc <LoRaMacCommandsGetSizeSerializedCmds>
 800d454:	4604      	mov	r4, r0
 800d456:	b968      	cbnz	r0, 800d474 <VerifyTxFrame+0x3c>
        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800d458:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d45c:	4b06      	ldr	r3, [pc, #24]	; (800d478 <VerifyTxFrame+0x40>)
 800d45e:	f993 1039 	ldrsb.w	r1, [r3, #57]	; 0x39
 800d462:	4b06      	ldr	r3, [pc, #24]	; (800d47c <VerifyTxFrame+0x44>)
 800d464:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800d468:	f7fe fefe 	bl	800c268 <ValidatePayloadLength>
 800d46c:	2800      	cmp	r0, #0
 800d46e:	d1eb      	bne.n	800d448 <VerifyTxFrame+0x10>
            return LORAMAC_STATUS_LENGTH_ERROR;
 800d470:	2408      	movs	r4, #8
 800d472:	e7e9      	b.n	800d448 <VerifyTxFrame+0x10>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d474:	2413      	movs	r4, #19
 800d476:	e7e7      	b.n	800d448 <VerifyTxFrame+0x10>
 800d478:	20008000 	.word	0x20008000
 800d47c:	20003458 	.word	0x20003458

0800d480 <SecureFrame>:
{
 800d480:	b530      	push	{r4, r5, lr}
 800d482:	b083      	sub	sp, #12
    uint32_t fCntUp = 0;
 800d484:	2300      	movs	r3, #0
 800d486:	9301      	str	r3, [sp, #4]
    switch( MacCtx.TxMsg.Type )
 800d488:	4b1a      	ldr	r3, [pc, #104]	; (800d4f4 <SecureFrame+0x74>)
 800d48a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800d48e:	b133      	cbz	r3, 800d49e <SecureFrame+0x1e>
 800d490:	4605      	mov	r5, r0
 800d492:	460c      	mov	r4, r1
 800d494:	2b04      	cmp	r3, #4
 800d496:	d00b      	beq.n	800d4b0 <SecureFrame+0x30>
 800d498:	2003      	movs	r0, #3
}
 800d49a:	b003      	add	sp, #12
 800d49c:	bd30      	pop	{r4, r5, pc}
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800d49e:	4816      	ldr	r0, [pc, #88]	; (800d4f8 <SecureFrame+0x78>)
 800d4a0:	f002 fd4c 	bl	800ff3c <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800d4a4:	bb00      	cbnz	r0, 800d4e8 <SecureFrame+0x68>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800d4a6:	4b13      	ldr	r3, [pc, #76]	; (800d4f4 <SecureFrame+0x74>)
 800d4a8:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800d4ac:	801a      	strh	r2, [r3, #0]
            break;
 800d4ae:	e7f4      	b.n	800d49a <SecureFrame+0x1a>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800d4b0:	a801      	add	r0, sp, #4
 800d4b2:	f002 fce3 	bl	800fe7c <LoRaMacCryptoGetFCntUp>
 800d4b6:	b9c8      	cbnz	r0, 800d4ec <SecureFrame+0x6c>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800d4b8:	4b0e      	ldr	r3, [pc, #56]	; (800d4f4 <SecureFrame+0x74>)
 800d4ba:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 800d4be:	b923      	cbnz	r3, 800d4ca <SecureFrame+0x4a>
 800d4c0:	4b0c      	ldr	r3, [pc, #48]	; (800d4f4 <SecureFrame+0x74>)
 800d4c2:	f893 340e 	ldrb.w	r3, [r3, #1038]	; 0x40e
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d902      	bls.n	800d4d0 <SecureFrame+0x50>
                fCntUp -= 1;
 800d4ca:	9b01      	ldr	r3, [sp, #4]
 800d4cc:	3b01      	subs	r3, #1
 800d4ce:	9301      	str	r3, [sp, #4]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800d4d0:	4b09      	ldr	r3, [pc, #36]	; (800d4f8 <SecureFrame+0x78>)
 800d4d2:	4622      	mov	r2, r4
 800d4d4:	4629      	mov	r1, r5
 800d4d6:	9801      	ldr	r0, [sp, #4]
 800d4d8:	f002 fd5c 	bl	800ff94 <LoRaMacCryptoSecureMessage>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800d4dc:	b940      	cbnz	r0, 800d4f0 <SecureFrame+0x70>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800d4de:	4b05      	ldr	r3, [pc, #20]	; (800d4f4 <SecureFrame+0x74>)
 800d4e0:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800d4e4:	801a      	strh	r2, [r3, #0]
            break;
 800d4e6:	e7d8      	b.n	800d49a <SecureFrame+0x1a>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800d4e8:	2011      	movs	r0, #17
 800d4ea:	e7d6      	b.n	800d49a <SecureFrame+0x1a>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800d4ec:	2012      	movs	r0, #18
 800d4ee:	e7d4      	b.n	800d49a <SecureFrame+0x1a>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800d4f0:	2011      	movs	r0, #17
 800d4f2:	e7d2      	b.n	800d49a <SecureFrame+0x1a>
 800d4f4:	20003458 	.word	0x20003458
 800d4f8:	20003560 	.word	0x20003560

0800d4fc <SendFrameOnChannel>:
{
 800d4fc:	b570      	push	{r4, r5, r6, lr}
 800d4fe:	b086      	sub	sp, #24
 800d500:	4606      	mov	r6, r0
    int8_t txPower = 0;
 800d502:	2300      	movs	r3, #0
 800d504:	f88d 3007 	strb.w	r3, [sp, #7]
    txConfig.Channel = channel;
 800d508:	f88d 0008 	strb.w	r0, [sp, #8]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d50c:	4d34      	ldr	r5, [pc, #208]	; (800d5e0 <SendFrameOnChannel+0xe4>)
 800d50e:	f995 3039 	ldrsb.w	r3, [r5, #57]	; 0x39
 800d512:	f88d 3009 	strb.w	r3, [sp, #9]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800d516:	f995 3038 	ldrsb.w	r3, [r5, #56]	; 0x38
 800d51a:	f88d 300a 	strb.w	r3, [sp, #10]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800d51e:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 800d522:	9303      	str	r3, [sp, #12]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800d524:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800d528:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800d52a:	4c2e      	ldr	r4, [pc, #184]	; (800d5e4 <SendFrameOnChannel+0xe8>)
 800d52c:	8823      	ldrh	r3, [r4, #0]
 800d52e:	f8ad 3014 	strh.w	r3, [sp, #20]
    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800d532:	f204 4314 	addw	r3, r4, #1044	; 0x414
 800d536:	f10d 0207 	add.w	r2, sp, #7
 800d53a:	a902      	add	r1, sp, #8
 800d53c:	f895 0048 	ldrb.w	r0, [r5, #72]	; 0x48
 800d540:	f003 f897 	bl	8010672 <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	f884 3435 	strb.w	r3, [r4, #1077]	; 0x435
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d54a:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
 800d54e:	f884 3436 	strb.w	r3, [r4, #1078]	; 0x436
    MacCtx.McpsConfirm.TxPower = txPower;
 800d552:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d556:	f884 3437 	strb.w	r3, [r4, #1079]	; 0x437
    MacCtx.McpsConfirm.Channel = channel;
 800d55a:	f8c4 6444 	str.w	r6, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800d55e:	f8d4 3414 	ldr.w	r3, [r4, #1044]	; 0x414
 800d562:	f8c4 343c 	str.w	r3, [r4, #1084]	; 0x43c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800d566:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800d56a:	f001 fff8 	bl	800f55e <LoRaMacClassBIsBeaconModeActive>
 800d56e:	bb58      	cbnz	r0, 800d5c8 <SendFrameOnChannel+0xcc>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800d570:	4b1b      	ldr	r3, [pc, #108]	; (800d5e0 <SendFrameOnChannel+0xe4>)
 800d572:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d576:	2b01      	cmp	r3, #1
 800d578:	d02e      	beq.n	800d5d8 <SendFrameOnChannel+0xdc>
    LoRaMacClassBHaltBeaconing( );
 800d57a:	f001 fff3 	bl	800f564 <LoRaMacClassBHaltBeaconing>
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 800d57e:	4b18      	ldr	r3, [pc, #96]	; (800d5e0 <SendFrameOnChannel+0xe4>)
 800d580:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800d584:	4b17      	ldr	r3, [pc, #92]	; (800d5e4 <SendFrameOnChannel+0xe8>)
 800d586:	f893 1411 	ldrb.w	r1, [r3, #1041]	; 0x411
 800d58a:	b2c0      	uxtb	r0, r0
 800d58c:	f7ff ff78 	bl	800d480 <SecureFrame>
    if( status != LORAMAC_STATUS_OK )
 800d590:	4604      	mov	r4, r0
 800d592:	b9b0      	cbnz	r0, 800d5c2 <SendFrameOnChannel+0xc6>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800d594:	4b13      	ldr	r3, [pc, #76]	; (800d5e4 <SendFrameOnChannel+0xe8>)
 800d596:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800d59a:	f042 0202 	orr.w	r2, r2, #2
 800d59e:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800d5a2:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800d5a6:	b92b      	cbnz	r3, 800d5b4 <SendFrameOnChannel+0xb8>
        MacCtx.ChannelsNbTransCounter++;
 800d5a8:	4a0e      	ldr	r2, [pc, #56]	; (800d5e4 <SendFrameOnChannel+0xe8>)
 800d5aa:	f892 340c 	ldrb.w	r3, [r2, #1036]	; 0x40c
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	f882 340c 	strb.w	r3, [r2, #1036]	; 0x40c
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800d5b4:	4b0c      	ldr	r3, [pc, #48]	; (800d5e8 <SendFrameOnChannel+0xec>)
 800d5b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5b8:	480a      	ldr	r0, [pc, #40]	; (800d5e4 <SendFrameOnChannel+0xe8>)
 800d5ba:	f830 1b02 	ldrh.w	r1, [r0], #2
 800d5be:	b2c9      	uxtb	r1, r1
 800d5c0:	4798      	blx	r3
}
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	b006      	add	sp, #24
 800d5c6:	bd70      	pop	{r4, r5, r6, pc}
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800d5c8:	f8d4 0414 	ldr.w	r0, [r4, #1044]	; 0x414
 800d5cc:	f001 ffd9 	bl	800f582 <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	d0cd      	beq.n	800d570 <SendFrameOnChannel+0x74>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800d5d4:	2410      	movs	r4, #16
 800d5d6:	e7f4      	b.n	800d5c2 <SendFrameOnChannel+0xc6>
        LoRaMacClassBStopRxSlots( );
 800d5d8:	f001 ffd5 	bl	800f586 <LoRaMacClassBStopRxSlots>
 800d5dc:	e7cd      	b.n	800d57a <SendFrameOnChannel+0x7e>
 800d5de:	bf00      	nop
 800d5e0:	20008000 	.word	0x20008000
 800d5e4:	20003458 	.word	0x20003458
 800d5e8:	080171b0 	.word	0x080171b0

0800d5ec <ScheduleTx>:
{
 800d5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5f0:	b08c      	sub	sp, #48	; 0x30
 800d5f2:	4605      	mov	r5, r0
    status = CheckForClassBCollision( );
 800d5f4:	f7ff fd8e 	bl	800d114 <CheckForClassBCollision>
    if( status != LORAMAC_STATUS_OK )
 800d5f8:	4604      	mov	r4, r0
 800d5fa:	b118      	cbz	r0, 800d604 <ScheduleTx+0x18>
}
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	b00c      	add	sp, #48	; 0x30
 800d600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CalculateBackOff( );
 800d604:	f7fe fcfe 	bl	800c004 <CalculateBackOff>
    status = SerializeTxFrame( );
 800d608:	f7ff feae 	bl	800d368 <SerializeTxFrame>
    if( status != LORAMAC_STATUS_OK )
 800d60c:	4604      	mov	r4, r0
 800d60e:	2800      	cmp	r0, #0
 800d610:	d1f4      	bne.n	800d5fc <ScheduleTx+0x10>
    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 800d612:	4e36      	ldr	r6, [pc, #216]	; (800d6ec <ScheduleTx+0x100>)
 800d614:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800d616:	9304      	str	r3, [sp, #16]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d618:	f996 3039 	ldrsb.w	r3, [r6, #57]	; 0x39
 800d61c:	f88d 3018 	strb.w	r3, [sp, #24]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 800d620:	f896 311c 	ldrb.w	r3, [r6, #284]	; 0x11c
 800d624:	f88d 301a 	strb.w	r3, [sp, #26]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800d628:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d62c:	4640      	mov	r0, r8
 800d62e:	f008 f993 	bl	8015958 <SysTimeGetMcuTime>
 800d632:	af02      	add	r7, sp, #8
 800d634:	f8d6 3124 	ldr.w	r3, [r6, #292]	; 0x124
 800d638:	9300      	str	r3, [sp, #0]
 800d63a:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 800d63e:	e898 0006 	ldmia.w	r8, {r1, r2}
 800d642:	4638      	mov	r0, r7
 800d644:	f008 f925 	bl	8015892 <SysTimeSub>
 800d648:	ab07      	add	r3, sp, #28
 800d64a:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d64e:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 800d652:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800d654:	9305      	str	r3, [sp, #20]
    nextChan.LastTxIsJoinRequest = false;
 800d656:	2300      	movs	r3, #0
 800d658:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    nextChan.Joined = true;
 800d65c:	2301      	movs	r3, #1
 800d65e:	f88d 3019 	strb.w	r3, [sp, #25]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800d662:	4b23      	ldr	r3, [pc, #140]	; (800d6f0 <ScheduleTx+0x104>)
 800d664:	881b      	ldrh	r3, [r3, #0]
 800d666:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d66a:	f896 312c 	ldrb.w	r3, [r6, #300]	; 0x12c
 800d66e:	b92b      	cbnz	r3, 800d67c <ScheduleTx+0x90>
        nextChan.LastTxIsJoinRequest = true;
 800d670:	2301      	movs	r3, #1
 800d672:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        nextChan.Joined = false;
 800d676:	2300      	movs	r3, #0
 800d678:	f88d 3019 	strb.w	r3, [sp, #25]
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 800d67c:	4a1c      	ldr	r2, [pc, #112]	; (800d6f0 <ScheduleTx+0x104>)
 800d67e:	481b      	ldr	r0, [pc, #108]	; (800d6ec <ScheduleTx+0x100>)
 800d680:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	f202 4384 	addw	r3, r2, #1156	; 0x484
 800d68a:	f202 4211 	addw	r2, r2, #1041	; 0x411
 800d68e:	a904      	add	r1, sp, #16
 800d690:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 800d694:	f003 f868 	bl	8010768 <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 800d698:	b1c0      	cbz	r0, 800d6cc <ScheduleTx+0xe0>
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 800d69a:	280b      	cmp	r0, #11
 800d69c:	d124      	bne.n	800d6e8 <ScheduleTx+0xfc>
            if( MacCtx.DutyCycleWaitTime != 0 )
 800d69e:	4a14      	ldr	r2, [pc, #80]	; (800d6f0 <ScheduleTx+0x104>)
 800d6a0:	f8d2 1484 	ldr.w	r1, [r2, #1156]	; 0x484
 800d6a4:	b191      	cbz	r1, 800d6cc <ScheduleTx+0xe0>
                if( allowDelayedTx == true )
 800d6a6:	b90d      	cbnz	r5, 800d6ac <ScheduleTx+0xc0>
                return status;
 800d6a8:	4604      	mov	r4, r0
 800d6aa:	e7a7      	b.n	800d5fc <ScheduleTx+0x10>
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800d6ac:	4615      	mov	r5, r2
 800d6ae:	f8d2 2340 	ldr.w	r2, [r2, #832]	; 0x340
 800d6b2:	f042 0220 	orr.w	r2, r2, #32
 800d6b6:	f8c5 2340 	str.w	r2, [r5, #832]	; 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800d6ba:	f505 755a 	add.w	r5, r5, #872	; 0x368
 800d6be:	4628      	mov	r0, r5
 800d6c0:	f008 fab6 	bl	8015c30 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	f008 fa6d 	bl	8015ba4 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 800d6ca:	e797      	b.n	800d5fc <ScheduleTx+0x10>
    ComputeRxWindowParameters( );
 800d6cc:	f7ff fe70 	bl	800d3b0 <ComputeRxWindowParameters>
    status = VerifyTxFrame( );
 800d6d0:	f7ff feb2 	bl	800d438 <VerifyTxFrame>
    if( status != LORAMAC_STATUS_OK )
 800d6d4:	4604      	mov	r4, r0
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	d190      	bne.n	800d5fc <ScheduleTx+0x10>
    return SendFrameOnChannel( MacCtx.Channel );
 800d6da:	4b05      	ldr	r3, [pc, #20]	; (800d6f0 <ScheduleTx+0x104>)
 800d6dc:	f893 0411 	ldrb.w	r0, [r3, #1041]	; 0x411
 800d6e0:	f7ff ff0c 	bl	800d4fc <SendFrameOnChannel>
 800d6e4:	4604      	mov	r4, r0
 800d6e6:	e789      	b.n	800d5fc <ScheduleTx+0x10>
            return status;
 800d6e8:	4604      	mov	r4, r0
 800d6ea:	e787      	b.n	800d5fc <ScheduleTx+0x10>
 800d6ec:	20008000 	.word	0x20008000
 800d6f0:	20003458 	.word	0x20003458

0800d6f4 <OnTxDelayedTimerEvent>:
{
 800d6f4:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 800d6f6:	4c11      	ldr	r4, [pc, #68]	; (800d73c <OnTxDelayedTimerEvent+0x48>)
 800d6f8:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800d6fc:	f008 f9f8 	bl	8015af0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d700:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800d704:	f023 0320 	bic.w	r3, r3, #32
 800d708:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
    switch( ScheduleTx( true ) )
 800d70c:	2001      	movs	r0, #1
 800d70e:	f7ff ff6d 	bl	800d5ec <ScheduleTx>
 800d712:	b108      	cbz	r0, 800d718 <OnTxDelayedTimerEvent+0x24>
 800d714:	280b      	cmp	r0, #11
 800d716:	d100      	bne.n	800d71a <OnTxDelayedTimerEvent+0x26>
}
 800d718:	bd10      	pop	{r4, pc}
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d71a:	4b09      	ldr	r3, [pc, #36]	; (800d740 <OnTxDelayedTimerEvent+0x4c>)
 800d71c:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800d720:	f884 2436 	strb.w	r2, [r4, #1078]	; 0x436
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d724:	f894 240e 	ldrb.w	r2, [r4, #1038]	; 0x40e
 800d728:	f884 2439 	strb.w	r2, [r4, #1081]	; 0x439
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800d72c:	2009      	movs	r0, #9
 800d72e:	f884 0435 	strb.w	r0, [r4, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800d732:	f002 f967 	bl	800fa04 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800d736:	f7fe fcf3 	bl	800c120 <StopRetransmission>
}
 800d73a:	e7ed      	b.n	800d718 <OnTxDelayedTimerEvent+0x24>
 800d73c:	20003458 	.word	0x20003458
 800d740:	20008000 	.word	0x20008000

0800d744 <LoRaMacHandleMcpsRequest>:
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d744:	4b23      	ldr	r3, [pc, #140]	; (800d7d4 <LoRaMacHandleMcpsRequest+0x90>)
 800d746:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d74a:	f013 0f01 	tst.w	r3, #1
 800d74e:	d040      	beq.n	800d7d2 <LoRaMacHandleMcpsRequest+0x8e>
{
 800d750:	b510      	push	{r4, lr}
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800d752:	4b20      	ldr	r3, [pc, #128]	; (800d7d4 <LoRaMacHandleMcpsRequest+0x90>)
 800d754:	f893 3434 	ldrb.w	r3, [r3, #1076]	; 0x434
 800d758:	b12b      	cbz	r3, 800d766 <LoRaMacHandleMcpsRequest+0x22>
 800d75a:	2b03      	cmp	r3, #3
 800d75c:	d003      	beq.n	800d766 <LoRaMacHandleMcpsRequest+0x22>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800d75e:	2b01      	cmp	r3, #1
 800d760:	d007      	beq.n	800d772 <LoRaMacHandleMcpsRequest+0x2e>
        bool waitForRetransmission = false;
 800d762:	2400      	movs	r4, #0
 800d764:	e003      	b.n	800d76e <LoRaMacHandleMcpsRequest+0x2a>
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800d766:	f7fe fc9f 	bl	800c0a8 <CheckRetransUnconfirmedUplink>
 800d76a:	4604      	mov	r4, r0
        if( stopRetransmission == true )
 800d76c:	b9a4      	cbnz	r4, 800d798 <LoRaMacHandleMcpsRequest+0x54>
        else if( waitForRetransmission == false )
 800d76e:	b31c      	cbz	r4, 800d7b8 <LoRaMacHandleMcpsRequest+0x74>
}
 800d770:	bd10      	pop	{r4, pc}
            if( MacCtx.AckTimeoutRetry == true )
 800d772:	4b18      	ldr	r3, [pc, #96]	; (800d7d4 <LoRaMacHandleMcpsRequest+0x90>)
 800d774:	f893 340f 	ldrb.w	r3, [r3, #1039]	; 0x40f
 800d778:	b1e3      	cbz	r3, 800d7b4 <LoRaMacHandleMcpsRequest+0x70>
                stopRetransmission = CheckRetransConfirmedUplink( );
 800d77a:	f7fe fcb9 	bl	800c0f0 <CheckRetransConfirmedUplink>
 800d77e:	4604      	mov	r4, r0
                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800d780:	4b15      	ldr	r3, [pc, #84]	; (800d7d8 <LoRaMacHandleMcpsRequest+0x94>)
 800d782:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800d786:	2b00      	cmp	r3, #0
 800d788:	d1f0      	bne.n	800d76c <LoRaMacHandleMcpsRequest+0x28>
                    if( stopRetransmission == false )
 800d78a:	b910      	cbnz	r0, 800d792 <LoRaMacHandleMcpsRequest+0x4e>
                        AckTimeoutRetriesProcess( );
 800d78c:	f7fe fd20 	bl	800c1d0 <AckTimeoutRetriesProcess>
 800d790:	e7ec      	b.n	800d76c <LoRaMacHandleMcpsRequest+0x28>
                        AckTimeoutRetriesFinalize( );
 800d792:	f7ff fdbb 	bl	800d30c <AckTimeoutRetriesFinalize>
 800d796:	e7e9      	b.n	800d76c <LoRaMacHandleMcpsRequest+0x28>
            TimerStop( &MacCtx.TxDelayedTimer );
 800d798:	4c0e      	ldr	r4, [pc, #56]	; (800d7d4 <LoRaMacHandleMcpsRequest+0x90>)
 800d79a:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800d79e:	f008 f9a7 	bl	8015af0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d7a2:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800d7a6:	f023 0320 	bic.w	r3, r3, #32
 800d7aa:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
            StopRetransmission( );
 800d7ae:	f7fe fcb7 	bl	800c120 <StopRetransmission>
 800d7b2:	e7dd      	b.n	800d770 <LoRaMacHandleMcpsRequest+0x2c>
                waitForRetransmission = true;
 800d7b4:	2401      	movs	r4, #1
 800d7b6:	e7da      	b.n	800d76e <LoRaMacHandleMcpsRequest+0x2a>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800d7b8:	4b06      	ldr	r3, [pc, #24]	; (800d7d4 <LoRaMacHandleMcpsRequest+0x90>)
 800d7ba:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d7be:	f36f 1204 	bfc	r2, #4, #1
 800d7c2:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800d7c6:	2000      	movs	r0, #0
 800d7c8:	f883 040f 	strb.w	r0, [r3, #1039]	; 0x40f
            OnTxDelayedTimerEvent( NULL );
 800d7cc:	f7ff ff92 	bl	800d6f4 <OnTxDelayedTimerEvent>
}
 800d7d0:	e7ce      	b.n	800d770 <LoRaMacHandleMcpsRequest+0x2c>
 800d7d2:	4770      	bx	lr
 800d7d4:	20003458 	.word	0x20003458
 800d7d8:	20008000 	.word	0x20008000

0800d7dc <LoRaMacHandleRequestEvents>:
{
 800d7dc:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState == LORAMAC_IDLE )
 800d7de:	4b22      	ldr	r3, [pc, #136]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d7e0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d7e4:	bb7b      	cbnz	r3, 800d846 <LoRaMacHandleRequestEvents+0x6a>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d7e6:	4b20      	ldr	r3, [pc, #128]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d7e8:	f893 4481 	ldrb.w	r4, [r3, #1153]	; 0x481
 800d7ec:	f014 0501 	ands.w	r5, r4, #1
 800d7f0:	d005      	beq.n	800d7fe <LoRaMacHandleRequestEvents+0x22>
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800d7f2:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d7f6:	f36f 0200 	bfc	r2, #0, #1
 800d7fa:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d7fe:	4b1a      	ldr	r3, [pc, #104]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d800:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d804:	f013 0f04 	tst.w	r3, #4
 800d808:	d006      	beq.n	800d818 <LoRaMacHandleRequestEvents+0x3c>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800d80a:	4b17      	ldr	r3, [pc, #92]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d80c:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d810:	f36f 0282 	bfc	r2, #2, #1
 800d814:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800d818:	2001      	movs	r0, #1
 800d81a:	f7fe fbad 	bl	800bf78 <LoRaMacEnableRequests>
        if( reqEvents.Bits.McpsReq == 1 )
 800d81e:	b135      	cbz	r5, 800d82e <LoRaMacHandleRequestEvents+0x52>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800d820:	4811      	ldr	r0, [pc, #68]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d822:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	f200 4034 	addw	r0, r0, #1076	; 0x434
 800d82c:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 800d82e:	f014 0f04 	tst.w	r4, #4
 800d832:	d109      	bne.n	800d848 <LoRaMacHandleRequestEvents+0x6c>
        LoRaMacClassBResumeBeaconing( );
 800d834:	f001 fe97 	bl	800f566 <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 800d838:	4b0b      	ldr	r3, [pc, #44]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d83a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d83e:	f36f 1204 	bfc	r2, #4, #1
 800d842:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
}
 800d846:	bd38      	pop	{r3, r4, r5, pc}
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800d848:	4808      	ldr	r0, [pc, #32]	; (800d86c <LoRaMacHandleRequestEvents+0x90>)
 800d84a:	f002 f905 	bl	800fa58 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800d84e:	f002 f93b 	bl	800fac8 <LoRaMacConfirmQueueGetCnt>
 800d852:	2800      	cmp	r0, #0
 800d854:	d0ee      	beq.n	800d834 <LoRaMacHandleRequestEvents+0x58>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800d856:	4a04      	ldr	r2, [pc, #16]	; (800d868 <LoRaMacHandleRequestEvents+0x8c>)
 800d858:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d85c:	f043 0304 	orr.w	r3, r3, #4
 800d860:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800d864:	e7e6      	b.n	800d834 <LoRaMacHandleRequestEvents+0x58>
 800d866:	bf00      	nop
 800d868:	20003458 	.word	0x20003458
 800d86c:	200038a0 	.word	0x200038a0

0800d870 <OpenContinuousRxCWindow>:
{
 800d870:	b570      	push	{r4, r5, r6, lr}
 800d872:	b082      	sub	sp, #8
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 800d874:	4c14      	ldr	r4, [pc, #80]	; (800d8c8 <OpenContinuousRxCWindow+0x58>)
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800d876:	4d15      	ldr	r5, [pc, #84]	; (800d8cc <OpenContinuousRxCWindow+0x5c>)
 800d878:	f505 7678 	add.w	r6, r5, #992	; 0x3e0
 800d87c:	9600      	str	r6, [sp, #0]
 800d87e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800d880:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800d884:	f994 1078 	ldrsb.w	r1, [r4, #120]	; 0x78
 800d888:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d88c:	f002 fecd 	bl	801062a <RegionComputeRxWindowParameters>
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d890:	2302      	movs	r3, #2
 800d892:	f885 33f3 	strb.w	r3, [r5, #1011]	; 0x3f3
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800d896:	2301      	movs	r3, #1
 800d898:	f885 33f2 	strb.w	r3, [r5, #1010]	; 0x3f2
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800d89c:	f205 421c 	addw	r2, r5, #1052	; 0x41c
 800d8a0:	4631      	mov	r1, r6
 800d8a2:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d8a6:	f002 fed4 	bl	8010652 <RegionRxConfig>
 800d8aa:	b158      	cbz	r0, 800d8c4 <OpenContinuousRxCWindow+0x54>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800d8ac:	f895 341c 	ldrb.w	r3, [r5, #1052]	; 0x41c
 800d8b0:	f885 345e 	strb.w	r3, [r5, #1118]	; 0x45e
        Radio.Rx( 0 ); // Continuous mode
 800d8b4:	4b06      	ldr	r3, [pc, #24]	; (800d8d0 <OpenContinuousRxCWindow+0x60>)
 800d8b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8b8:	2000      	movs	r0, #0
 800d8ba:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800d8bc:	f895 33f3 	ldrb.w	r3, [r5, #1011]	; 0x3f3
 800d8c0:	f885 3480 	strb.w	r3, [r5, #1152]	; 0x480
}
 800d8c4:	b002      	add	sp, #8
 800d8c6:	bd70      	pop	{r4, r5, r6, pc}
 800d8c8:	20008000 	.word	0x20008000
 800d8cc:	20003458 	.word	0x20003458
 800d8d0:	080171b0 	.word	0x080171b0

0800d8d4 <RxWindowSetup>:
{
 800d8d4:	b538      	push	{r3, r4, r5, lr}
 800d8d6:	460c      	mov	r4, r1
    TimerStop( rxTimer );
 800d8d8:	f008 f90a 	bl	8015af0 <UTIL_TIMER_Stop>
    Radio.Standby( );
 800d8dc:	4b0c      	ldr	r3, [pc, #48]	; (800d910 <RxWindowSetup+0x3c>)
 800d8de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e0:	4798      	blx	r3
    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800d8e2:	4a0c      	ldr	r2, [pc, #48]	; (800d914 <RxWindowSetup+0x40>)
 800d8e4:	4621      	mov	r1, r4
 800d8e6:	4b0c      	ldr	r3, [pc, #48]	; (800d918 <RxWindowSetup+0x44>)
 800d8e8:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800d8ec:	f002 feb1 	bl	8010652 <RegionRxConfig>
 800d8f0:	b160      	cbz	r0, 800d90c <RxWindowSetup+0x38>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800d8f2:	4d0a      	ldr	r5, [pc, #40]	; (800d91c <RxWindowSetup+0x48>)
 800d8f4:	f895 341c 	ldrb.w	r3, [r5, #1052]	; 0x41c
 800d8f8:	f885 345e 	strb.w	r3, [r5, #1118]	; 0x45e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 800d8fc:	4b04      	ldr	r3, [pc, #16]	; (800d910 <RxWindowSetup+0x3c>)
 800d8fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d900:	4a05      	ldr	r2, [pc, #20]	; (800d918 <RxWindowSetup+0x44>)
 800d902:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800d904:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800d906:	7ce3      	ldrb	r3, [r4, #19]
 800d908:	f885 3480 	strb.w	r3, [r5, #1152]	; 0x480
}
 800d90c:	bd38      	pop	{r3, r4, r5, pc}
 800d90e:	bf00      	nop
 800d910:	080171b0 	.word	0x080171b0
 800d914:	20003874 	.word	0x20003874
 800d918:	20008000 	.word	0x20008000
 800d91c:	20003458 	.word	0x20003458

0800d920 <OnRxWindow2TimerEvent>:
{
 800d920:	b508      	push	{r3, lr}
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d922:	4b11      	ldr	r3, [pc, #68]	; (800d968 <OnRxWindow2TimerEvent+0x48>)
 800d924:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d928:	b903      	cbnz	r3, 800d92c <OnRxWindow2TimerEvent+0xc>
}
 800d92a:	bd08      	pop	{r3, pc}
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800d92c:	480e      	ldr	r0, [pc, #56]	; (800d968 <OnRxWindow2TimerEvent+0x48>)
 800d92e:	f890 3411 	ldrb.w	r3, [r0, #1041]	; 0x411
 800d932:	f880 33cc 	strb.w	r3, [r0, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800d936:	4b0d      	ldr	r3, [pc, #52]	; (800d96c <OnRxWindow2TimerEvent+0x4c>)
 800d938:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d93a:	f8c0 23d0 	str.w	r2, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d93e:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800d942:	f880 23dc 	strb.w	r2, [r0, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800d946:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800d94a:	f880 33dd 	strb.w	r3, [r0, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d94e:	2300      	movs	r3, #0
 800d950:	f880 33de 	strb.w	r3, [r0, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800d954:	2301      	movs	r3, #1
 800d956:	f880 33df 	strb.w	r3, [r0, #991]	; 0x3df
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800d95a:	f500 7173 	add.w	r1, r0, #972	; 0x3cc
 800d95e:	f500 7066 	add.w	r0, r0, #920	; 0x398
 800d962:	f7ff ffb7 	bl	800d8d4 <RxWindowSetup>
 800d966:	e7e0      	b.n	800d92a <OnRxWindow2TimerEvent+0xa>
 800d968:	20003458 	.word	0x20003458
 800d96c:	20008000 	.word	0x20008000

0800d970 <OnRxWindow1TimerEvent>:
{
 800d970:	b508      	push	{r3, lr}
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800d972:	480f      	ldr	r0, [pc, #60]	; (800d9b0 <OnRxWindow1TimerEvent+0x40>)
 800d974:	f890 3411 	ldrb.w	r3, [r0, #1041]	; 0x411
 800d978:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800d97c:	4b0d      	ldr	r3, [pc, #52]	; (800d9b4 <OnRxWindow1TimerEvent+0x44>)
 800d97e:	f993 2069 	ldrsb.w	r2, [r3, #105]	; 0x69
 800d982:	f880 23bb 	strb.w	r2, [r0, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d986:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800d98a:	f880 23c8 	strb.w	r2, [r0, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800d98e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800d992:	f880 33c9 	strb.w	r3, [r0, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800d996:	2300      	movs	r3, #0
 800d998:	f880 33ca 	strb.w	r3, [r0, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800d99c:	f880 33cb 	strb.w	r3, [r0, #971]	; 0x3cb
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800d9a0:	f500 716e 	add.w	r1, r0, #952	; 0x3b8
 800d9a4:	f500 7060 	add.w	r0, r0, #896	; 0x380
 800d9a8:	f7ff ff94 	bl	800d8d4 <RxWindowSetup>
}
 800d9ac:	bd08      	pop	{r3, pc}
 800d9ae:	bf00      	nop
 800d9b0:	20003458 	.word	0x20003458
 800d9b4:	20008000 	.word	0x20008000

0800d9b8 <LoRaMacHandleNvm>:
{
 800d9b8:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState != LORAMAC_IDLE )
 800d9ba:	4b30      	ldr	r3, [pc, #192]	; (800da7c <LoRaMacHandleNvm+0xc4>)
 800d9bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d9c0:	b103      	cbz	r3, 800d9c4 <LoRaMacHandleNvm+0xc>
}
 800d9c2:	bd38      	pop	{r3, r4, r5, pc}
 800d9c4:	4604      	mov	r4, r0
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800d9c6:	2124      	movs	r1, #36	; 0x24
 800d9c8:	f005 ff5e 	bl	8013888 <Crc32>
    if( crc != nvmData->Crypto.Crc32 )
 800d9cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9ce:	4283      	cmp	r3, r0
 800d9d0:	d052      	beq.n	800da78 <LoRaMacHandleNvm+0xc0>
        nvmData->Crypto.Crc32 = crc;
 800d9d2:	6260      	str	r0, [r4, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800d9d4:	2501      	movs	r5, #1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800d9d6:	211c      	movs	r1, #28
 800d9d8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d9dc:	f005 ff54 	bl	8013888 <Crc32>
    if( crc != nvmData->MacGroup1.Crc32 )
 800d9e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800d9e2:	4283      	cmp	r3, r0
 800d9e4:	d002      	beq.n	800d9ec <LoRaMacHandleNvm+0x34>
        nvmData->MacGroup1.Crc32 = crc;
 800d9e6:	6460      	str	r0, [r4, #68]	; 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800d9e8:	f045 0502 	orr.w	r5, r5, #2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800d9ec:	21fc      	movs	r1, #252	; 0xfc
 800d9ee:	f104 0048 	add.w	r0, r4, #72	; 0x48
 800d9f2:	f005 ff49 	bl	8013888 <Crc32>
    if( crc != nvmData->MacGroup2.Crc32 )
 800d9f6:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 800d9fa:	4283      	cmp	r3, r0
 800d9fc:	d003      	beq.n	800da06 <LoRaMacHandleNvm+0x4e>
        nvmData->MacGroup2.Crc32 = crc;
 800d9fe:	f8c4 0144 	str.w	r0, [r4, #324]	; 0x144
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800da02:	f045 0504 	orr.w	r5, r5, #4
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800da06:	21d4      	movs	r1, #212	; 0xd4
 800da08:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 800da0c:	f005 ff3c 	bl	8013888 <Crc32>
    if( crc != nvmData->SecureElement.Crc32 )
 800da10:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800da14:	4283      	cmp	r3, r0
 800da16:	d003      	beq.n	800da20 <LoRaMacHandleNvm+0x68>
        nvmData->SecureElement.Crc32 = crc;
 800da18:	f8c4 021c 	str.w	r0, [r4, #540]	; 0x21c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800da1c:	f045 0508 	orr.w	r5, r5, #8
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800da20:	21a0      	movs	r1, #160	; 0xa0
 800da22:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800da26:	f005 ff2f 	bl	8013888 <Crc32>
    if( crc != nvmData->RegionGroup1.Crc32 )
 800da2a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800da2e:	4283      	cmp	r3, r0
 800da30:	d003      	beq.n	800da3a <LoRaMacHandleNvm+0x82>
        nvmData->RegionGroup1.Crc32 = crc;
 800da32:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800da36:	f045 0510 	orr.w	r5, r5, #16
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800da3a:	f44f 6193 	mov.w	r1, #1176	; 0x498
 800da3e:	f504 7031 	add.w	r0, r4, #708	; 0x2c4
 800da42:	f005 ff21 	bl	8013888 <Crc32>
    if( crc != nvmData->RegionGroup2.Crc32 )
 800da46:	f8d4 375c 	ldr.w	r3, [r4, #1884]	; 0x75c
 800da4a:	4283      	cmp	r3, r0
 800da4c:	d003      	beq.n	800da56 <LoRaMacHandleNvm+0x9e>
        nvmData->RegionGroup2.Crc32 = crc;
 800da4e:	f8c4 075c 	str.w	r0, [r4, #1884]	; 0x75c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800da52:	f045 0520 	orr.w	r5, r5, #32
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800da56:	2114      	movs	r1, #20
 800da58:	f504 60ec 	add.w	r0, r4, #1888	; 0x760
 800da5c:	f005 ff14 	bl	8013888 <Crc32>
    if( crc != nvmData->ClassB.Crc32 )
 800da60:	f8d4 3774 	ldr.w	r3, [r4, #1908]	; 0x774
 800da64:	4283      	cmp	r3, r0
 800da66:	d003      	beq.n	800da70 <LoRaMacHandleNvm+0xb8>
        nvmData->ClassB.Crc32 = crc;
 800da68:	f8c4 0774 	str.w	r0, [r4, #1908]	; 0x774
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800da6c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    CallNvmDataChangeCallback( notifyFlags );
 800da70:	4628      	mov	r0, r5
 800da72:	f7fe fb95 	bl	800c1a0 <CallNvmDataChangeCallback>
 800da76:	e7a4      	b.n	800d9c2 <LoRaMacHandleNvm+0xa>
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800da78:	2500      	movs	r5, #0
 800da7a:	e7ac      	b.n	800d9d6 <LoRaMacHandleNvm+0x1e>
 800da7c:	20003458 	.word	0x20003458

0800da80 <RestoreNvmData>:
{
 800da80:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800da82:	4b3d      	ldr	r3, [pc, #244]	; (800db78 <RestoreNvmData+0xf8>)
 800da84:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d001      	beq.n	800da90 <RestoreNvmData+0x10>
        return LORAMAC_STATUS_BUSY;
 800da8c:	2001      	movs	r0, #1
}
 800da8e:	bd38      	pop	{r3, r4, r5, pc}
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 800da90:	4c3a      	ldr	r4, [pc, #232]	; (800db7c <RestoreNvmData+0xfc>)
 800da92:	2124      	movs	r1, #36	; 0x24
 800da94:	4620      	mov	r0, r4
 800da96:	f005 fef7 	bl	8013888 <Crc32>
    if( crc != NvmBackup.Crypto.Crc32 )
 800da9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da9c:	4283      	cmp	r3, r0
 800da9e:	d001      	beq.n	800daa4 <RestoreNvmData+0x24>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800daa0:	2017      	movs	r0, #23
 800daa2:	e7f4      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 800daa4:	211c      	movs	r1, #28
 800daa6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800daaa:	f005 feed 	bl	8013888 <Crc32>
    if( crc != NvmBackup.MacGroup1.Crc32 )
 800daae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800dab0:	4283      	cmp	r3, r0
 800dab2:	d001      	beq.n	800dab8 <RestoreNvmData+0x38>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800dab4:	2017      	movs	r0, #23
 800dab6:	e7ea      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 800dab8:	21fc      	movs	r1, #252	; 0xfc
 800daba:	f104 0048 	add.w	r0, r4, #72	; 0x48
 800dabe:	f005 fee3 	bl	8013888 <Crc32>
    if( crc != NvmBackup.MacGroup2.Crc32 )
 800dac2:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 800dac6:	4283      	cmp	r3, r0
 800dac8:	d001      	beq.n	800dace <RestoreNvmData+0x4e>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800daca:	2017      	movs	r0, #23
 800dacc:	e7df      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 800dace:	21d4      	movs	r1, #212	; 0xd4
 800dad0:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 800dad4:	f005 fed8 	bl	8013888 <Crc32>
    if( crc != NvmBackup.SecureElement.Crc32 )
 800dad8:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800dadc:	4283      	cmp	r3, r0
 800dade:	d001      	beq.n	800dae4 <RestoreNvmData+0x64>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800dae0:	2017      	movs	r0, #23
 800dae2:	e7d4      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 800dae4:	21a0      	movs	r1, #160	; 0xa0
 800dae6:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800daea:	f005 fecd 	bl	8013888 <Crc32>
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 800daee:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800daf2:	4283      	cmp	r3, r0
 800daf4:	d001      	beq.n	800dafa <RestoreNvmData+0x7a>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800daf6:	2017      	movs	r0, #23
 800daf8:	e7c9      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 800dafa:	f44f 6193 	mov.w	r1, #1176	; 0x498
 800dafe:	f504 7031 	add.w	r0, r4, #708	; 0x2c4
 800db02:	f005 fec1 	bl	8013888 <Crc32>
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 800db06:	f8d4 375c 	ldr.w	r3, [r4, #1884]	; 0x75c
 800db0a:	4283      	cmp	r3, r0
 800db0c:	d001      	beq.n	800db12 <RestoreNvmData+0x92>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800db0e:	2017      	movs	r0, #23
 800db10:	e7bd      	b.n	800da8e <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 800db12:	2114      	movs	r1, #20
 800db14:	f504 60ec 	add.w	r0, r4, #1888	; 0x760
 800db18:	f005 feb6 	bl	8013888 <Crc32>
    if( crc != NvmBackup.ClassB.Crc32 )
 800db1c:	f8d4 3774 	ldr.w	r3, [r4, #1908]	; 0x774
 800db20:	4283      	cmp	r3, r0
 800db22:	d001      	beq.n	800db28 <RestoreNvmData+0xa8>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800db24:	2017      	movs	r0, #23
 800db26:	e7b2      	b.n	800da8e <RestoreNvmData+0xe>
    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 800db28:	4625      	mov	r5, r4
 800db2a:	4c15      	ldr	r4, [pc, #84]	; (800db80 <RestoreNvmData+0x100>)
 800db2c:	f44f 62ef 	mov.w	r2, #1912	; 0x778
 800db30:	4629      	mov	r1, r5
 800db32:	4620      	mov	r0, r4
 800db34:	f005 fe87 	bl	8013846 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 800db38:	f44f 62ef 	mov.w	r2, #1912	; 0x778
 800db3c:	2100      	movs	r1, #0
 800db3e:	4628      	mov	r0, r5
 800db40:	f005 fe99 	bl	8013876 <memset1>
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800db44:	4b0c      	ldr	r3, [pc, #48]	; (800db78 <RestoreNvmData+0xf8>)
 800db46:	f893 2411 	ldrb.w	r2, [r3, #1041]	; 0x411
 800db4a:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800db4e:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800db50:	f8c3 23e4 	str.w	r2, [r3, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800db54:	f894 207d 	ldrb.w	r2, [r4, #125]	; 0x7d
 800db58:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800db5c:	2201      	movs	r2, #1
 800db5e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800db62:	2202      	movs	r2, #2
 800db64:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800db68:	4b06      	ldr	r3, [pc, #24]	; (800db84 <RestoreNvmData+0x104>)
 800db6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db6c:	f894 0119 	ldrb.w	r0, [r4, #281]	; 0x119
 800db70:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 800db72:	2000      	movs	r0, #0
 800db74:	e78b      	b.n	800da8e <RestoreNvmData+0xe>
 800db76:	bf00      	nop
 800db78:	20003458 	.word	0x20003458
 800db7c:	20008778 	.word	0x20008778
 800db80:	20008000 	.word	0x20008000
 800db84:	080171b0 	.word	0x080171b0

0800db88 <OnRadioRxTimeout>:
{
 800db88:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800db8a:	4a07      	ldr	r2, [pc, #28]	; (800dba8 <OnRadioRxTimeout+0x20>)
 800db8c:	7813      	ldrb	r3, [r2, #0]
 800db8e:	f043 0301 	orr.w	r3, r3, #1
 800db92:	7013      	strb	r3, [r2, #0]
    OnMacProcessNotify( );
 800db94:	f7fe faec 	bl	800c170 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800db98:	4b04      	ldr	r3, [pc, #16]	; (800dbac <OnRadioRxTimeout+0x24>)
 800db9a:	2201      	movs	r2, #1
 800db9c:	2100      	movs	r1, #0
 800db9e:	2002      	movs	r0, #2
 800dba0:	f007 fd2e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 800dba4:	bd08      	pop	{r3, pc}
 800dba6:	bf00      	nop
 800dba8:	20003454 	.word	0x20003454
 800dbac:	08016a98 	.word	0x08016a98

0800dbb0 <OnRadioTxTimeout>:
{
 800dbb0:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800dbb2:	4a07      	ldr	r2, [pc, #28]	; (800dbd0 <OnRadioTxTimeout+0x20>)
 800dbb4:	7813      	ldrb	r3, [r2, #0]
 800dbb6:	f043 0304 	orr.w	r3, r3, #4
 800dbba:	7013      	strb	r3, [r2, #0]
    OnMacProcessNotify( );
 800dbbc:	f7fe fad8 	bl	800c170 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800dbc0:	4b04      	ldr	r3, [pc, #16]	; (800dbd4 <OnRadioTxTimeout+0x24>)
 800dbc2:	2201      	movs	r2, #1
 800dbc4:	2100      	movs	r1, #0
 800dbc6:	2002      	movs	r0, #2
 800dbc8:	f007 fd1a 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 800dbcc:	bd08      	pop	{r3, pc}
 800dbce:	bf00      	nop
 800dbd0:	20003454 	.word	0x20003454
 800dbd4:	08016aa8 	.word	0x08016aa8

0800dbd8 <OnRadioRxDone>:
{
 800dbd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbdc:	4680      	mov	r8, r0
 800dbde:	460f      	mov	r7, r1
 800dbe0:	4616      	mov	r6, r2
 800dbe2:	461d      	mov	r5, r3
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800dbe4:	f007 ff44 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 800dbe8:	4c0a      	ldr	r4, [pc, #40]	; (800dc14 <OnRadioRxDone+0x3c>)
 800dbea:	6020      	str	r0, [r4, #0]
    RxDoneParams.Payload = payload;
 800dbec:	f8c4 8004 	str.w	r8, [r4, #4]
    RxDoneParams.Size = size;
 800dbf0:	8127      	strh	r7, [r4, #8]
    RxDoneParams.Rssi = rssi;
 800dbf2:	8166      	strh	r6, [r4, #10]
    RxDoneParams.Snr = snr;
 800dbf4:	7325      	strb	r5, [r4, #12]
    LoRaMacRadioEvents.Events.RxDone = 1;
 800dbf6:	4a08      	ldr	r2, [pc, #32]	; (800dc18 <OnRadioRxDone+0x40>)
 800dbf8:	7813      	ldrb	r3, [r2, #0]
 800dbfa:	f043 0308 	orr.w	r3, r3, #8
 800dbfe:	7013      	strb	r3, [r2, #0]
    OnMacProcessNotify( );
 800dc00:	f7fe fab6 	bl	800c170 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800dc04:	4b05      	ldr	r3, [pc, #20]	; (800dc1c <OnRadioRxDone+0x44>)
 800dc06:	2201      	movs	r2, #1
 800dc08:	2100      	movs	r1, #0
 800dc0a:	2002      	movs	r0, #2
 800dc0c:	f007 fcf8 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 800dc10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc14:	20003960 	.word	0x20003960
 800dc18:	20003454 	.word	0x20003454
 800dc1c:	08016ab8 	.word	0x08016ab8

0800dc20 <OnRadioTxDone>:
{
 800dc20:	b510      	push	{r4, lr}
 800dc22:	b082      	sub	sp, #8
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800dc24:	f007 ff24 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 800dc28:	4b0c      	ldr	r3, [pc, #48]	; (800dc5c <OnRadioTxDone+0x3c>)
 800dc2a:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800dc2c:	466c      	mov	r4, sp
 800dc2e:	4620      	mov	r0, r4
 800dc30:	f007 fe70 	bl	8015914 <SysTimeGet>
 800dc34:	4b0a      	ldr	r3, [pc, #40]	; (800dc60 <OnRadioTxDone+0x40>)
 800dc36:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dc3a:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 800dc3e:	4a09      	ldr	r2, [pc, #36]	; (800dc64 <OnRadioTxDone+0x44>)
 800dc40:	7813      	ldrb	r3, [r2, #0]
 800dc42:	f043 0310 	orr.w	r3, r3, #16
 800dc46:	7013      	strb	r3, [r2, #0]
    OnMacProcessNotify( );
 800dc48:	f7fe fa92 	bl	800c170 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800dc4c:	4b06      	ldr	r3, [pc, #24]	; (800dc68 <OnRadioTxDone+0x48>)
 800dc4e:	2201      	movs	r2, #1
 800dc50:	2100      	movs	r1, #0
 800dc52:	2002      	movs	r0, #2
 800dc54:	f007 fcd4 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 800dc58:	b002      	add	sp, #8
 800dc5a:	bd10      	pop	{r4, pc}
 800dc5c:	20003970 	.word	0x20003970
 800dc60:	20003790 	.word	0x20003790
 800dc64:	20003454 	.word	0x20003454
 800dc68:	08016ac8 	.word	0x08016ac8

0800dc6c <ResetMacParameters>:
{
 800dc6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc6e:	b08f      	sub	sp, #60	; 0x3c
    if( isRejoin == false )
 800dc70:	b918      	cbnz	r0, 800dc7a <ResetMacParameters+0xe>
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 800dc72:	4b5b      	ldr	r3, [pc, #364]	; (800dde0 <ResetMacParameters+0x174>)
 800dc74:	2200      	movs	r2, #0
 800dc76:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    Nvm.MacGroup1.AdrAckCounter = 0;
 800dc7a:	4c59      	ldr	r4, [pc, #356]	; (800dde0 <ResetMacParameters+0x174>)
 800dc7c:	2500      	movs	r5, #0
 800dc7e:	62a5      	str	r5, [r4, #40]	; 0x28
    MacCtx.ChannelsNbTransCounter = 0;
 800dc80:	4e58      	ldr	r6, [pc, #352]	; (800dde4 <ResetMacParameters+0x178>)
 800dc82:	f886 540c 	strb.w	r5, [r6, #1036]	; 0x40c
    MacCtx.AckTimeoutRetries = 1;
 800dc86:	2701      	movs	r7, #1
 800dc88:	f886 740d 	strb.w	r7, [r6, #1037]	; 0x40d
    MacCtx.AckTimeoutRetriesCounter = 1;
 800dc8c:	f886 740e 	strb.w	r7, [r6, #1038]	; 0x40e
    MacCtx.AckTimeoutRetry = false;
 800dc90:	f886 540f 	strb.w	r5, [r6, #1039]	; 0x40f
    Nvm.MacGroup2.MaxDCycle = 0;
 800dc94:	f884 511b 	strb.w	r5, [r4, #283]	; 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 800dc98:	f8a4 711e 	strh.w	r7, [r4, #286]	; 0x11e
    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800dc9c:	f994 30dc 	ldrsb.w	r3, [r4, #220]	; 0xdc
 800dca0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800dca4:	f994 30dd 	ldrsb.w	r3, [r4, #221]	; 0xdd
 800dca8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 800dcac:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 800dcb0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800dcb4:	f104 036c 	add.w	r3, r4, #108	; 0x6c
 800dcb8:	f104 02b4 	add.w	r2, r4, #180	; 0xb4
 800dcbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dcc0:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800dcc4:	f104 0374 	add.w	r3, r4, #116	; 0x74
 800dcc8:	f104 02bc 	add.w	r2, r4, #188	; 0xbc
 800dccc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dcd0:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 800dcd4:	f894 30c4 	ldrb.w	r3, [r4, #196]	; 0xc4
 800dcd8:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 800dcdc:	f894 30c5 	ldrb.w	r3, [r4, #197]	; 0xc5
 800dce0:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 800dce4:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 800dce8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800dcec:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 800dcf0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 800dcf4:	f8b4 30d0 	ldrh.w	r3, [r4, #208]	; 0xd0
 800dcf8:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 800dcfc:	f8b4 30d2 	ldrh.w	r3, [r4, #210]	; 0xd2
 800dd00:	f8a4 308a 	strh.w	r3, [r4, #138]	; 0x8a
    MacCtx.NodeAckRequested = false;
 800dd04:	f886 5410 	strb.w	r5, [r6, #1040]	; 0x410
    Nvm.MacGroup1.SrvAckRequested = false;
 800dd08:	f884 503a 	strb.w	r5, [r4, #58]	; 0x3a
    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 800dd0c:	f8c4 5130 	str.w	r5, [r4, #304]	; 0x130
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 800dd10:	f884 5134 	strb.w	r5, [r4, #308]	; 0x134
    Nvm.MacGroup2.ForceRejoinType = 0;
 800dd14:	f884 5135 	strb.w	r5, [r4, #309]	; 0x135
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 800dd18:	f8c4 5138 	str.w	r5, [r4, #312]	; 0x138
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 800dd1c:	f8c4 513c 	str.w	r5, [r4, #316]	; 0x13c
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 800dd20:	f884 5141 	strb.w	r5, [r4, #321]	; 0x141
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 800dd24:	f884 5142 	strb.w	r5, [r4, #322]	; 0x142
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 800dd28:	f884 5143 	strb.w	r5, [r4, #323]	; 0x143
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800dd2c:	f88d 700c 	strb.w	r7, [sp, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800dd30:	f504 7308 	add.w	r3, r4, #544	; 0x220
 800dd34:	9301      	str	r3, [sp, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800dd36:	f504 7331 	add.w	r3, r4, #708	; 0x2c4
 800dd3a:	9302      	str	r3, [sp, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800dd3c:	a901      	add	r1, sp, #4
 800dd3e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800dd42:	f002 fc37 	bl	80105b4 <RegionInitDefaults>
    MacCtx.Channel = 0;
 800dd46:	f886 5411 	strb.w	r5, [r6, #1041]	; 0x411
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800dd4a:	f886 53cc 	strb.w	r5, [r6, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800dd4e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800dd50:	f8c6 33d0 	str.w	r3, [r6, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dd54:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 800dd58:	f886 33dc 	strb.w	r3, [r6, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800dd5c:	f894 308c 	ldrb.w	r3, [r4, #140]	; 0x8c
 800dd60:	f886 33dd 	strb.w	r3, [r6, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800dd64:	f886 53de 	strb.w	r5, [r6, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800dd68:	f886 73df 	strb.w	r7, [r6, #991]	; 0x3df
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800dd6c:	f506 7478 	add.w	r4, r6, #992	; 0x3e0
 800dd70:	f506 7c73 	add.w	ip, r6, #972	; 0x3cc
 800dd74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dd78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd7a:	f8dc 3000 	ldr.w	r3, [ip]
 800dd7e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800dd80:	f886 73f2 	strb.w	r7, [r6, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800dd84:	2302      	movs	r3, #2
 800dd86:	f886 33f3 	strb.w	r3, [r6, #1011]	; 0x3f3
    classBCallbacks.GetTemperatureLevel = NULL;
 800dd8a:	950c      	str	r5, [sp, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 800dd8c:	950d      	str	r5, [sp, #52]	; 0x34
    if( MacCtx.MacCallbacks != NULL )
 800dd8e:	f8d6 3348 	ldr.w	r3, [r6, #840]	; 0x348
 800dd92:	b11b      	cbz	r3, 800dd9c <ResetMacParameters+0x130>
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 800dd94:	685a      	ldr	r2, [r3, #4]
 800dd96:	920c      	str	r2, [sp, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 800dd98:	695b      	ldr	r3, [r3, #20]
 800dd9a:	930d      	str	r3, [sp, #52]	; 0x34
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800dd9c:	4b11      	ldr	r3, [pc, #68]	; (800dde4 <ResetMacParameters+0x178>)
 800dd9e:	f203 425c 	addw	r2, r3, #1116	; 0x45c
 800dda2:	9204      	str	r2, [sp, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800dda4:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 800dda8:	9205      	str	r2, [sp, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800ddaa:	f503 6289 	add.w	r2, r3, #1096	; 0x448
 800ddae:	9206      	str	r2, [sp, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800ddb0:	f203 4381 	addw	r3, r3, #1153	; 0x481
 800ddb4:	9307      	str	r3, [sp, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 800ddb6:	4a0a      	ldr	r2, [pc, #40]	; (800dde0 <ResetMacParameters+0x174>)
 800ddb8:	f102 03e4 	add.w	r3, r2, #228	; 0xe4
 800ddbc:	9308      	str	r3, [sp, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 800ddbe:	f102 0348 	add.w	r3, r2, #72	; 0x48
 800ddc2:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 800ddc4:	f102 034c 	add.w	r3, r2, #76	; 0x4c
 800ddc8:	930a      	str	r3, [sp, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 800ddca:	f102 03e8 	add.w	r3, r2, #232	; 0xe8
 800ddce:	930b      	str	r3, [sp, #44]	; 0x2c
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 800ddd0:	f502 62ec 	add.w	r2, r2, #1888	; 0x760
 800ddd4:	a90c      	add	r1, sp, #48	; 0x30
 800ddd6:	a804      	add	r0, sp, #16
 800ddd8:	f001 fbb0 	bl	800f53c <LoRaMacClassBInit>
}
 800dddc:	b00f      	add	sp, #60	; 0x3c
 800ddde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dde0:	20008000 	.word	0x20008000
 800dde4:	20003458 	.word	0x20003458

0800dde8 <SwitchClass>:
{
 800dde8:	b570      	push	{r4, r5, r6, lr}
 800ddea:	4604      	mov	r4, r0
    switch( Nvm.MacGroup2.DeviceClass )
 800ddec:	4b44      	ldr	r3, [pc, #272]	; (800df00 <SwitchClass+0x118>)
 800ddee:	f893 5118 	ldrb.w	r5, [r3, #280]	; 0x118
 800ddf2:	2d01      	cmp	r5, #1
 800ddf4:	d06d      	beq.n	800ded2 <SwitchClass+0xea>
 800ddf6:	2d02      	cmp	r5, #2
 800ddf8:	d073      	beq.n	800dee2 <SwitchClass+0xfa>
 800ddfa:	b10d      	cbz	r5, 800de00 <SwitchClass+0x18>
 800ddfc:	2003      	movs	r0, #3
}
 800ddfe:	bd70      	pop	{r4, r5, r6, pc}
            if( deviceClass == CLASS_A )
 800de00:	bb50      	cbnz	r0, 800de58 <SwitchClass+0x70>
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800de02:	f103 0274 	add.w	r2, r3, #116	; 0x74
 800de06:	336c      	adds	r3, #108	; 0x6c
 800de08:	e893 0003 	ldmia.w	r3, {r0, r1}
 800de0c:	e882 0003 	stmia.w	r2, {r0, r1}
                status = LORAMAC_STATUS_OK;
 800de10:	4620      	mov	r0, r4
            if( deviceClass == CLASS_B )
 800de12:	2c01      	cmp	r4, #1
 800de14:	d022      	beq.n	800de5c <SwitchClass+0x74>
            if( deviceClass == CLASS_C )
 800de16:	2c02      	cmp	r4, #2
 800de18:	d1f1      	bne.n	800ddfe <SwitchClass+0x16>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800de1a:	4b39      	ldr	r3, [pc, #228]	; (800df00 <SwitchClass+0x118>)
 800de1c:	f883 4118 	strb.w	r4, [r3, #280]	; 0x118
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800de20:	4e38      	ldr	r6, [pc, #224]	; (800df04 <SwitchClass+0x11c>)
 800de22:	f506 7478 	add.w	r4, r6, #992	; 0x3e0
 800de26:	f506 7c73 	add.w	ip, r6, #972	; 0x3cc
 800de2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de30:	f8dc 3000 	ldr.w	r3, [ip]
 800de34:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800de36:	2302      	movs	r3, #2
 800de38:	f886 33f3 	strb.w	r3, [r6, #1011]	; 0x3f3
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800de3c:	2300      	movs	r3, #0
 800de3e:	2b00      	cmp	r3, #0
 800de40:	dd15      	ble.n	800de6e <SwitchClass+0x86>
                MacCtx.NodeAckRequested = false;
 800de42:	4b30      	ldr	r3, [pc, #192]	; (800df04 <SwitchClass+0x11c>)
 800de44:	2200      	movs	r2, #0
 800de46:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
                Radio.Sleep( );
 800de4a:	4b2f      	ldr	r3, [pc, #188]	; (800df08 <SwitchClass+0x120>)
 800de4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de4e:	4798      	blx	r3
                OpenContinuousRxCWindow( );
 800de50:	f7ff fd0e 	bl	800d870 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 800de54:	4628      	mov	r0, r5
 800de56:	e7d2      	b.n	800ddfe <SwitchClass+0x16>
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800de58:	2003      	movs	r0, #3
 800de5a:	e7da      	b.n	800de12 <SwitchClass+0x2a>
                status = LoRaMacClassBSwitchClass( deviceClass );
 800de5c:	4620      	mov	r0, r4
 800de5e:	f001 fb83 	bl	800f568 <LoRaMacClassBSwitchClass>
                if( status == LORAMAC_STATUS_OK )
 800de62:	2800      	cmp	r0, #0
 800de64:	d1d7      	bne.n	800de16 <SwitchClass+0x2e>
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800de66:	4b26      	ldr	r3, [pc, #152]	; (800df00 <SwitchClass+0x118>)
 800de68:	f883 4118 	strb.w	r4, [r3, #280]	; 0x118
 800de6c:	e7d3      	b.n	800de16 <SwitchClass+0x2e>
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800de6e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800de72:	4a23      	ldr	r2, [pc, #140]	; (800df00 <SwitchClass+0x118>)
 800de74:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800de78:	f892 20e9 	ldrb.w	r2, [r2, #233]	; 0xe9
 800de7c:	b132      	cbz	r2, 800de8c <SwitchClass+0xa4>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 800de7e:	4a20      	ldr	r2, [pc, #128]	; (800df00 <SwitchClass+0x118>)
 800de80:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800de84:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800de88:	2a02      	cmp	r2, #2
 800de8a:	d002      	beq.n	800de92 <SwitchClass+0xaa>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800de8c:	3301      	adds	r3, #1
 800de8e:	b25b      	sxtb	r3, r3
 800de90:	e7d5      	b.n	800de3e <SwitchClass+0x56>
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 800de92:	4a1b      	ldr	r2, [pc, #108]	; (800df00 <SwitchClass+0x118>)
 800de94:	eb02 1301 	add.w	r3, r2, r1, lsl #4
 800de98:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
 800de9c:	6751      	str	r1, [r2, #116]	; 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 800de9e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 800dea2:	f882 3078 	strb.w	r3, [r2, #120]	; 0x78
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800dea6:	4b17      	ldr	r3, [pc, #92]	; (800df04 <SwitchClass+0x11c>)
 800dea8:	f893 0411 	ldrb.w	r0, [r3, #1041]	; 0x411
 800deac:	f883 03e0 	strb.w	r0, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800deb0:	f8c3 13e4 	str.w	r1, [r3, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800deb4:	f892 107d 	ldrb.w	r1, [r2, #125]	; 0x7d
 800deb8:	f883 13f0 	strb.w	r1, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800debc:	f892 208c 	ldrb.w	r2, [r2, #140]	; 0x8c
 800dec0:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800dec4:	2203      	movs	r2, #3
 800dec6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800deca:	2201      	movs	r2, #1
 800decc:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800ded0:	e7b7      	b.n	800de42 <SwitchClass+0x5a>
            status = LoRaMacClassBSwitchClass( deviceClass );
 800ded2:	f001 fb49 	bl	800f568 <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 800ded6:	2800      	cmp	r0, #0
 800ded8:	d191      	bne.n	800ddfe <SwitchClass+0x16>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800deda:	4b09      	ldr	r3, [pc, #36]	; (800df00 <SwitchClass+0x118>)
 800dedc:	f883 4118 	strb.w	r4, [r3, #280]	; 0x118
 800dee0:	e78d      	b.n	800ddfe <SwitchClass+0x16>
            if( deviceClass == CLASS_A )
 800dee2:	b958      	cbnz	r0, 800defc <SwitchClass+0x114>
                MacCtx.RxSlot = RX_SLOT_NONE;
 800dee4:	4b07      	ldr	r3, [pc, #28]	; (800df04 <SwitchClass+0x11c>)
 800dee6:	2206      	movs	r2, #6
 800dee8:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800deec:	4b04      	ldr	r3, [pc, #16]	; (800df00 <SwitchClass+0x118>)
 800deee:	f883 0118 	strb.w	r0, [r3, #280]	; 0x118
                Radio.Sleep( );
 800def2:	4b05      	ldr	r3, [pc, #20]	; (800df08 <SwitchClass+0x120>)
 800def4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800def6:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 800def8:	4620      	mov	r0, r4
 800defa:	e780      	b.n	800ddfe <SwitchClass+0x16>
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800defc:	2003      	movs	r0, #3
 800defe:	e77e      	b.n	800ddfe <SwitchClass+0x16>
 800df00:	20008000 	.word	0x20008000
 800df04:	20003458 	.word	0x20003458
 800df08:	080171b0 	.word	0x080171b0

0800df0c <SendReJoinReq>:
{
 800df0c:	b538      	push	{r3, r4, r5, lr}
    switch( joinReqType )
 800df0e:	28ff      	cmp	r0, #255	; 0xff
 800df10:	d003      	beq.n	800df1a <SendReJoinReq+0xe>
    bool allowDelayedTx = true;
 800df12:	2001      	movs	r0, #1
    status = ScheduleTx( allowDelayedTx );
 800df14:	f7ff fb6a 	bl	800d5ec <ScheduleTx>
}
 800df18:	bd38      	pop	{r3, r4, r5, pc}
            SwitchClass( CLASS_A );
 800df1a:	2000      	movs	r0, #0
 800df1c:	f7ff ff64 	bl	800dde8 <SwitchClass>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800df20:	4d0a      	ldr	r5, [pc, #40]	; (800df4c <SendReJoinReq+0x40>)
 800df22:	2400      	movs	r4, #0
 800df24:	f885 4104 	strb.w	r4, [r5, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800df28:	1cab      	adds	r3, r5, #2
 800df2a:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800df2e:	23ff      	movs	r3, #255	; 0xff
 800df30:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800df34:	f885 410d 	strb.w	r4, [r5, #269]	; 0x10d
            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 800df38:	f505 7087 	add.w	r0, r5, #270	; 0x10e
 800df3c:	f005 fb66 	bl	801360c <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 800df40:	f505 708b 	add.w	r0, r5, #278	; 0x116
 800df44:	f005 fb44 	bl	80135d0 <SecureElementGetDevEui>
            allowDelayedTx = false;
 800df48:	4620      	mov	r0, r4
            break;
 800df4a:	e7e3      	b.n	800df14 <SendReJoinReq+0x8>
 800df4c:	20003458 	.word	0x20003458

0800df50 <SetTxContinuousWave>:
{
 800df50:	b510      	push	{r4, lr}
 800df52:	b084      	sub	sp, #16
    continuousWave.Channel = MacCtx.Channel;
 800df54:	4c11      	ldr	r4, [pc, #68]	; (800df9c <SetTxContinuousWave+0x4c>)
 800df56:	f894 3411 	ldrb.w	r3, [r4, #1041]	; 0x411
 800df5a:	f88d 3000 	strb.w	r3, [sp]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800df5e:	4b10      	ldr	r3, [pc, #64]	; (800dfa0 <SetTxContinuousWave+0x50>)
 800df60:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 800df64:	f88d 2001 	strb.w	r2, [sp, #1]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800df68:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 800df6c:	f88d 2002 	strb.w	r2, [sp, #2]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800df70:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800df74:	9201      	str	r2, [sp, #4]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800df76:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800df7a:	9202      	str	r2, [sp, #8]
    continuousWave.Timeout = timeout;
 800df7c:	f8ad 000c 	strh.w	r0, [sp, #12]
    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 800df80:	4669      	mov	r1, sp
 800df82:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800df86:	f002 fc04 	bl	8010792 <RegionSetContinuousWave>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800df8a:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800df8e:	f043 0302 	orr.w	r3, r3, #2
 800df92:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
}
 800df96:	2000      	movs	r0, #0
 800df98:	b004      	add	sp, #16
 800df9a:	bd10      	pop	{r4, pc}
 800df9c:	20003458 	.word	0x20003458
 800dfa0:	20008000 	.word	0x20008000

0800dfa4 <PrepareFrame>:
{
 800dfa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dfa8:	b083      	sub	sp, #12
 800dfaa:	4605      	mov	r5, r0
 800dfac:	460e      	mov	r6, r1
 800dfae:	4617      	mov	r7, r2
 800dfb0:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
    MacCtx.PktBufferLen = 0;
 800dfb4:	4959      	ldr	r1, [pc, #356]	; (800e11c <PrepareFrame+0x178>)
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	800a      	strh	r2, [r1, #0]
    MacCtx.NodeAckRequested = false;
 800dfba:	f881 2410 	strb.w	r2, [r1, #1040]	; 0x410
    uint32_t fCntUp = 0;
 800dfbe:	9201      	str	r2, [sp, #4]
    size_t macCmdsSize = 0;
 800dfc0:	9200      	str	r2, [sp, #0]
    if( fBuffer == NULL )
 800dfc2:	4698      	mov	r8, r3
 800dfc4:	b1cb      	cbz	r3, 800dffa <PrepareFrame+0x56>
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800dfc6:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800e11c <PrepareFrame+0x178>
 800dfca:	4622      	mov	r2, r4
 800dfcc:	4641      	mov	r1, r8
 800dfce:	f509 709c 	add.w	r0, r9, #312	; 0x138
 800dfd2:	f005 fc38 	bl	8013846 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800dfd6:	b2e0      	uxtb	r0, r4
 800dfd8:	f889 0237 	strb.w	r0, [r9, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800dfdc:	782b      	ldrb	r3, [r5, #0]
 800dfde:	f889 3002 	strb.w	r3, [r9, #2]
    switch( macHdr->Bits.MType )
 800dfe2:	782b      	ldrb	r3, [r5, #0]
 800dfe4:	095b      	lsrs	r3, r3, #5
 800dfe6:	2b04      	cmp	r3, #4
 800dfe8:	d009      	beq.n	800dffe <PrepareFrame+0x5a>
 800dfea:	2b07      	cmp	r3, #7
 800dfec:	d079      	beq.n	800e0e2 <PrepareFrame+0x13e>
 800dfee:	2b02      	cmp	r3, #2
 800dff0:	d009      	beq.n	800e006 <PrepareFrame+0x62>
 800dff2:	2002      	movs	r0, #2
}
 800dff4:	b003      	add	sp, #12
 800dff6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        fBufferSize = 0;
 800dffa:	4614      	mov	r4, r2
 800dffc:	e7e3      	b.n	800dfc6 <PrepareFrame+0x22>
            MacCtx.NodeAckRequested = true;
 800dffe:	4b47      	ldr	r3, [pc, #284]	; (800e11c <PrepareFrame+0x178>)
 800e000:	2201      	movs	r2, #1
 800e002:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e006:	4b45      	ldr	r3, [pc, #276]	; (800e11c <PrepareFrame+0x178>)
 800e008:	2204      	movs	r2, #4
 800e00a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e00e:	1c9a      	adds	r2, r3, #2
 800e010:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e014:	22ff      	movs	r2, #255	; 0xff
 800e016:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e01a:	782a      	ldrb	r2, [r5, #0]
 800e01c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e020:	f883 7128 	strb.w	r7, [r3, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 800e024:	4a3e      	ldr	r2, [pc, #248]	; (800e120 <PrepareFrame+0x17c>)
 800e026:	f8d2 20e4 	ldr.w	r2, [r2, #228]	; 0xe4
 800e02a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e02e:	7832      	ldrb	r2, [r6, #0]
 800e030:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e034:	f883 0130 	strb.w	r0, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e038:	f503 729c 	add.w	r2, r3, #312	; 0x138
 800e03c:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e040:	a801      	add	r0, sp, #4
 800e042:	f001 ff1b 	bl	800fe7c <LoRaMacCryptoGetFCntUp>
 800e046:	2800      	cmp	r0, #0
 800e048:	d15c      	bne.n	800e104 <PrepareFrame+0x160>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e04a:	9a01      	ldr	r2, [sp, #4]
 800e04c:	4b33      	ldr	r3, [pc, #204]	; (800e11c <PrepareFrame+0x178>)
 800e04e:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
            MacCtx.McpsConfirm.NbRetries = 0;
 800e052:	2100      	movs	r1, #0
 800e054:	f883 1439 	strb.w	r1, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = false;
 800e058:	f883 1438 	strb.w	r1, [r3, #1080]	; 0x438
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e05c:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e060:	4668      	mov	r0, sp
 800e062:	f001 fbb3 	bl	800f7cc <LoRaMacCommandsGetSizeSerializedCmds>
 800e066:	2800      	cmp	r0, #0
 800e068:	d14e      	bne.n	800e108 <PrepareFrame+0x164>
            if( macCmdsSize > 0 )
 800e06a:	9b00      	ldr	r3, [sp, #0]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d0c1      	beq.n	800dff4 <PrepareFrame+0x50>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 800e070:	4b2b      	ldr	r3, [pc, #172]	; (800e120 <PrepareFrame+0x17c>)
 800e072:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800e076:	f7fe f8d7 	bl	800c228 <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e07a:	4b28      	ldr	r3, [pc, #160]	; (800e11c <PrepareFrame+0x178>)
 800e07c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e080:	b113      	cbz	r3, 800e088 <PrepareFrame+0xe4>
 800e082:	9a00      	ldr	r2, [sp, #0]
 800e084:	2a0f      	cmp	r2, #15
 800e086:	d915      	bls.n	800e0b4 <PrepareFrame+0x110>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e088:	b113      	cbz	r3, 800e090 <PrepareFrame+0xec>
 800e08a:	9b00      	ldr	r3, [sp, #0]
 800e08c:	2b0f      	cmp	r3, #15
 800e08e:	d821      	bhi.n	800e0d4 <PrepareFrame+0x130>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e090:	4a24      	ldr	r2, [pc, #144]	; (800e124 <PrepareFrame+0x180>)
 800e092:	4669      	mov	r1, sp
 800e094:	f001 fba6 	bl	800f7e4 <LoRaMacCommandsSerializeCmds>
 800e098:	2800      	cmp	r0, #0
 800e09a:	d13b      	bne.n	800e114 <PrepareFrame+0x170>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e09c:	4b1f      	ldr	r3, [pc, #124]	; (800e11c <PrepareFrame+0x178>)
 800e09e:	2200      	movs	r2, #0
 800e0a0:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 800e0a4:	f503 6291 	add.w	r2, r3, #1160	; 0x488
 800e0a8:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e0ac:	9a00      	ldr	r2, [sp, #0]
 800e0ae:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 800e0b2:	e79f      	b.n	800dff4 <PrepareFrame+0x50>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e0b4:	4a1c      	ldr	r2, [pc, #112]	; (800e128 <PrepareFrame+0x184>)
 800e0b6:	4669      	mov	r1, sp
 800e0b8:	200f      	movs	r0, #15
 800e0ba:	f001 fb93 	bl	800f7e4 <LoRaMacCommandsSerializeCmds>
 800e0be:	bb28      	cbnz	r0, 800e10c <PrepareFrame+0x168>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e0c0:	7833      	ldrb	r3, [r6, #0]
 800e0c2:	9a00      	ldr	r2, [sp, #0]
 800e0c4:	f362 0303 	bfi	r3, r2, #0, #4
 800e0c8:	7033      	strb	r3, [r6, #0]
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e0ca:	b2da      	uxtb	r2, r3
 800e0cc:	4b13      	ldr	r3, [pc, #76]	; (800e11c <PrepareFrame+0x178>)
 800e0ce:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 800e0d2:	e78f      	b.n	800dff4 <PrepareFrame+0x50>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e0d4:	4a13      	ldr	r2, [pc, #76]	; (800e124 <PrepareFrame+0x180>)
 800e0d6:	4669      	mov	r1, sp
 800e0d8:	f001 fb84 	bl	800f7e4 <LoRaMacCommandsSerializeCmds>
 800e0dc:	b1c0      	cbz	r0, 800e110 <PrepareFrame+0x16c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e0de:	2013      	movs	r0, #19
 800e0e0:	e788      	b.n	800dff4 <PrepareFrame+0x50>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e0e2:	f1b8 0f00 	cmp.w	r8, #0
 800e0e6:	d017      	beq.n	800e118 <PrepareFrame+0x174>
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	d083      	beq.n	800dff4 <PrepareFrame+0x50>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e0ec:	4c0b      	ldr	r4, [pc, #44]	; (800e11c <PrepareFrame+0x178>)
 800e0ee:	b282      	uxth	r2, r0
 800e0f0:	4641      	mov	r1, r8
 800e0f2:	1ce0      	adds	r0, r4, #3
 800e0f4:	f005 fba7 	bl	8013846 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e0f8:	f894 3237 	ldrb.w	r3, [r4, #567]	; 0x237
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	8023      	strh	r3, [r4, #0]
    return LORAMAC_STATUS_OK;
 800e100:	2000      	movs	r0, #0
 800e102:	e777      	b.n	800dff4 <PrepareFrame+0x50>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e104:	2012      	movs	r0, #18
 800e106:	e775      	b.n	800dff4 <PrepareFrame+0x50>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e108:	2013      	movs	r0, #19
 800e10a:	e773      	b.n	800dff4 <PrepareFrame+0x50>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e10c:	2013      	movs	r0, #19
 800e10e:	e771      	b.n	800dff4 <PrepareFrame+0x50>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800e110:	200a      	movs	r0, #10
 800e112:	e76f      	b.n	800dff4 <PrepareFrame+0x50>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e114:	2013      	movs	r0, #19
 800e116:	e76d      	b.n	800dff4 <PrepareFrame+0x50>
    return LORAMAC_STATUS_OK;
 800e118:	2000      	movs	r0, #0
 800e11a:	e76b      	b.n	800dff4 <PrepareFrame+0x50>
 800e11c:	20003458 	.word	0x20003458
 800e120:	20008000 	.word	0x20008000
 800e124:	200038e0 	.word	0x200038e0
 800e128:	20003570 	.word	0x20003570

0800e12c <Send>:
{
 800e12c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e130:	b08a      	sub	sp, #40	; 0x28
 800e132:	4617      	mov	r7, r2
 800e134:	4698      	mov	r8, r3
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e136:	4c42      	ldr	r4, [pc, #264]	; (800e240 <Send+0x114>)
 800e138:	f994 a039 	ldrsb.w	sl, [r4, #57]	; 0x39
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 800e13c:	f994 9038 	ldrsb.w	r9, [r4, #56]	; 0x38
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e140:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800e142:	9208      	str	r2, [sp, #32]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e144:	f894 312c 	ldrb.w	r3, [r4, #300]	; 0x12c
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d077      	beq.n	800e23c <Send+0x110>
 800e14c:	4605      	mov	r5, r0
 800e14e:	460e      	mov	r6, r1
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 800e150:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 800e154:	b90b      	cbnz	r3, 800e15a <Send+0x2e>
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 800e156:	2100      	movs	r1, #0
 800e158:	6321      	str	r1, [r4, #48]	; 0x30
    fCtrl.Value = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 800e160:	4837      	ldr	r0, [pc, #220]	; (800e240 <Send+0x114>)
 800e162:	f890 111a 	ldrb.w	r1, [r0, #282]	; 0x11a
 800e166:	f361 13c7 	bfi	r3, r1, #7, #1
 800e16a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e16e:	f890 3118 	ldrb.w	r3, [r0, #280]	; 0x118
 800e172:	2b01      	cmp	r3, #1
 800e174:	d04f      	beq.n	800e216 <Send+0xea>
    if( Nvm.MacGroup1.SrvAckRequested == true )
 800e176:	4b32      	ldr	r3, [pc, #200]	; (800e240 <Send+0x114>)
 800e178:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e17c:	b12b      	cbz	r3, 800e18a <Send+0x5e>
        fCtrl.Bits.Ack = 1;
 800e17e:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800e182:	f043 0320 	orr.w	r3, r3, #32
 800e186:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    adrNext.UpdateChanMask = true;
 800e18a:	2301      	movs	r3, #1
 800e18c:	f88d 3010 	strb.w	r3, [sp, #16]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800e190:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e194:	9205      	str	r2, [sp, #20]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800e196:	492a      	ldr	r1, [pc, #168]	; (800e240 <Send+0x114>)
 800e198:	f8b1 3088 	ldrh.w	r3, [r1, #136]	; 0x88
 800e19c:	f8ad 3018 	strh.w	r3, [sp, #24]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800e1a0:	f8b1 308a 	ldrh.w	r3, [r1, #138]	; 0x8a
 800e1a4:	f8ad 301a 	strh.w	r3, [sp, #26]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e1a8:	f88d a01c 	strb.w	sl, [sp, #28]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e1ac:	f88d 901d 	strb.w	r9, [sp, #29]
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e1b0:	f891 307c 	ldrb.w	r3, [r1, #124]	; 0x7c
 800e1b4:	f88d 301e 	strb.w	r3, [sp, #30]
    adrNext.Region = Nvm.MacGroup2.Region;
 800e1b8:	f891 3048 	ldrb.w	r3, [r1, #72]	; 0x48
 800e1bc:	f88d 301f 	strb.w	r3, [sp, #31]
    adrNext.Version = Nvm.MacGroup2.Version;
 800e1c0:	f8d1 3128 	ldr.w	r3, [r1, #296]	; 0x128
 800e1c4:	9303      	str	r3, [sp, #12]
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 800e1c6:	ab08      	add	r3, sp, #32
 800e1c8:	f101 0238 	add.w	r2, r1, #56	; 0x38
 800e1cc:	3139      	adds	r1, #57	; 0x39
 800e1ce:	a803      	add	r0, sp, #12
 800e1d0:	f001 f9ac 	bl	800f52c <LoRaMacAdrCalcNext>
 800e1d4:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800e1d8:	f360 1386 	bfi	r3, r0, #6, #1
 800e1dc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800e1e0:	f8cd 8000 	str.w	r8, [sp]
 800e1e4:	463b      	mov	r3, r7
 800e1e6:	4632      	mov	r2, r6
 800e1e8:	a909      	add	r1, sp, #36	; 0x24
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	f7ff feda 	bl	800dfa4 <PrepareFrame>
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800e1f0:	4604      	mov	r4, r0
 800e1f2:	b108      	cbz	r0, 800e1f8 <Send+0xcc>
 800e1f4:	280a      	cmp	r0, #10
 800e1f6:	d104      	bne.n	800e202 <Send+0xd6>
        status = ScheduleTx( allowDelayedTx );
 800e1f8:	f89d 0048 	ldrb.w	r0, [sp, #72]	; 0x48
 800e1fc:	f7ff f9f6 	bl	800d5ec <ScheduleTx>
 800e200:	4604      	mov	r4, r0
    if( status != LORAMAC_STATUS_OK )
 800e202:	b17c      	cbz	r4, 800e224 <Send+0xf8>
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 800e204:	4b0e      	ldr	r3, [pc, #56]	; (800e240 <Send+0x114>)
 800e206:	f883 a039 	strb.w	sl, [r3, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 800e20a:	f883 9038 	strb.w	r9, [r3, #56]	; 0x38
}
 800e20e:	4620      	mov	r0, r4
 800e210:	b00a      	add	sp, #40	; 0x28
 800e212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        fCtrl.Bits.FPending      = 1;
 800e216:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800e21a:	f043 0310 	orr.w	r3, r3, #16
 800e21e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800e222:	e7a8      	b.n	800e176 <Send+0x4a>
        Nvm.MacGroup1.SrvAckRequested = false;
 800e224:	4b06      	ldr	r3, [pc, #24]	; (800e240 <Send+0x114>)
 800e226:	2200      	movs	r2, #0
 800e228:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 800e22c:	9a08      	ldr	r2, [sp, #32]
 800e22e:	629a      	str	r2, [r3, #40]	; 0x28
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800e230:	f001 fa9a 	bl	800f768 <LoRaMacCommandsRemoveNoneStickyCmds>
 800e234:	2800      	cmp	r0, #0
 800e236:	d0ea      	beq.n	800e20e <Send+0xe2>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e238:	2413      	movs	r4, #19
 800e23a:	e7e8      	b.n	800e20e <Send+0xe2>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800e23c:	2407      	movs	r4, #7
 800e23e:	e7e6      	b.n	800e20e <Send+0xe2>
 800e240:	20008000 	.word	0x20008000

0800e244 <LoRaMacIsBusy>:
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800e244:	4b09      	ldr	r3, [pc, #36]	; (800e26c <LoRaMacIsBusy+0x28>)
 800e246:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	d007      	beq.n	800e25e <LoRaMacIsBusy+0x1a>
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800e24e:	b943      	cbnz	r3, 800e262 <LoRaMacIsBusy+0x1e>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800e250:	4b06      	ldr	r3, [pc, #24]	; (800e26c <LoRaMacIsBusy+0x28>)
 800e252:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800e256:	2b01      	cmp	r3, #1
 800e258:	d005      	beq.n	800e266 <LoRaMacIsBusy+0x22>
    return true;
 800e25a:	2001      	movs	r0, #1
 800e25c:	4770      	bx	lr
        return false;
 800e25e:	2000      	movs	r0, #0
 800e260:	4770      	bx	lr
    return true;
 800e262:	2001      	movs	r0, #1
 800e264:	4770      	bx	lr
        return false;
 800e266:	2000      	movs	r0, #0
}
 800e268:	4770      	bx	lr
 800e26a:	bf00      	nop
 800e26c:	20003458 	.word	0x20003458

0800e270 <LoRaMacIsStopped>:
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800e270:	4b04      	ldr	r3, [pc, #16]	; (800e284 <LoRaMacIsStopped+0x14>)
 800e272:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e276:	2b01      	cmp	r3, #1
 800e278:	d001      	beq.n	800e27e <LoRaMacIsStopped+0xe>
    return false;
 800e27a:	2000      	movs	r0, #0
 800e27c:	4770      	bx	lr
        return true;
 800e27e:	2001      	movs	r0, #1
}
 800e280:	4770      	bx	lr
 800e282:	bf00      	nop
 800e284:	20003458 	.word	0x20003458

0800e288 <LoRaMacProcess>:
{
 800e288:	b508      	push	{r3, lr}
    LoRaMacHandleIrqEvents( );
 800e28a:	f7fe ffe1 	bl	800d250 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800e28e:	f001 f97b 	bl	800f588 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800e292:	4b1f      	ldr	r3, [pc, #124]	; (800e310 <LoRaMacProcess+0x88>)
 800e294:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e298:	f013 0f10 	tst.w	r3, #16
 800e29c:	d10d      	bne.n	800e2ba <LoRaMacProcess+0x32>
    LoRaMacHandleIndicationEvents( );
 800e29e:	f7fd fe71 	bl	800bf84 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800e2a2:	4b1b      	ldr	r3, [pc, #108]	; (800e310 <LoRaMacProcess+0x88>)
 800e2a4:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800e2a8:	2b02      	cmp	r3, #2
 800e2aa:	d022      	beq.n	800e2f2 <LoRaMacProcess+0x6a>
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800e2ac:	4b18      	ldr	r3, [pc, #96]	; (800e310 <LoRaMacProcess+0x88>)
 800e2ae:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800e2b2:	f013 0f20 	tst.w	r3, #32
 800e2b6:	d11f      	bne.n	800e2f8 <LoRaMacProcess+0x70>
}
 800e2b8:	bd08      	pop	{r3, pc}
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	f7fd fe5c 	bl	800bf78 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800e2c0:	f7fd fe8e 	bl	800bfe0 <LoRaMacCheckForRxAbort>
        if( IsRequestPending( ) > 0 )
 800e2c4:	f7fd ff78 	bl	800c1b8 <IsRequestPending>
 800e2c8:	b110      	cbz	r0, 800e2d0 <LoRaMacProcess+0x48>
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800e2ca:	f7fe f8ab 	bl	800c424 <LoRaMacCheckForBeaconAcquisition>
        if( noTx == 0x00 )
 800e2ce:	b918      	cbnz	r0, 800e2d8 <LoRaMacProcess+0x50>
            LoRaMacHandleMlmeRequest( );
 800e2d0:	f7fe ffec 	bl	800d2ac <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800e2d4:	f7ff fa36 	bl	800d744 <LoRaMacHandleMcpsRequest>
        LoRaMacHandleRequestEvents( );
 800e2d8:	f7ff fa80 	bl	800d7dc <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800e2dc:	2001      	movs	r0, #1
 800e2de:	f7fd fe4b 	bl	800bf78 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800e2e2:	4a0b      	ldr	r2, [pc, #44]	; (800e310 <LoRaMacProcess+0x88>)
 800e2e4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800e2e8:	f043 0320 	orr.w	r3, r3, #32
 800e2ec:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800e2f0:	e7d5      	b.n	800e29e <LoRaMacProcess+0x16>
        OpenContinuousRxCWindow( );
 800e2f2:	f7ff fabd 	bl	800d870 <OpenContinuousRxCWindow>
 800e2f6:	e7d9      	b.n	800e2ac <LoRaMacProcess+0x24>
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800e2f8:	4b05      	ldr	r3, [pc, #20]	; (800e310 <LoRaMacProcess+0x88>)
 800e2fa:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800e2fe:	f36f 1245 	bfc	r2, #5, #1
 800e302:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
        LoRaMacHandleNvm( &Nvm );
 800e306:	4803      	ldr	r0, [pc, #12]	; (800e314 <LoRaMacProcess+0x8c>)
 800e308:	f7ff fb56 	bl	800d9b8 <LoRaMacHandleNvm>
}
 800e30c:	e7d4      	b.n	800e2b8 <LoRaMacProcess+0x30>
 800e30e:	bf00      	nop
 800e310:	20003458 	.word	0x20003458
 800e314:	20008000 	.word	0x20008000

0800e318 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800e318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e31c:	b08b      	sub	sp, #44	; 0x2c
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 800e31e:	2800      	cmp	r0, #0
 800e320:	f000 81a0 	beq.w	800e664 <LoRaMacInitialization+0x34c>
 800e324:	4688      	mov	r8, r1
 800e326:	4691      	mov	r9, r2
 800e328:	4607      	mov	r7, r0
 800e32a:	2900      	cmp	r1, #0
 800e32c:	f000 819c 	beq.w	800e668 <LoRaMacInitialization+0x350>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800e330:	6803      	ldr	r3, [r0, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	f000 819a 	beq.w	800e66c <LoRaMacInitialization+0x354>
        ( primitives->MacMcpsIndication == NULL ) ||
 800e338:	6843      	ldr	r3, [r0, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	f000 8198 	beq.w	800e670 <LoRaMacInitialization+0x358>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800e340:	6883      	ldr	r3, [r0, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800e342:	2b00      	cmp	r3, #0
 800e344:	f000 8196 	beq.w	800e674 <LoRaMacInitialization+0x35c>
        ( primitives->MacMlmeIndication == NULL ) )
 800e348:	68c3      	ldr	r3, [r0, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	f000 8194 	beq.w	800e678 <LoRaMacInitialization+0x360>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800e350:	4610      	mov	r0, r2
 800e352:	f002 f8ff 	bl	8010554 <RegionIsActive>
 800e356:	2800      	cmp	r0, #0
 800e358:	f000 8190 	beq.w	800e67c <LoRaMacInitialization+0x364>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 800e35c:	4638      	mov	r0, r7
 800e35e:	f001 fad5 	bl	800f90c <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 800e362:	4ccc      	ldr	r4, [pc, #816]	; (800e694 <LoRaMacInitialization+0x37c>)
 800e364:	f44f 62ef 	mov.w	r2, #1912	; 0x778
 800e368:	2100      	movs	r1, #0
 800e36a:	4620      	mov	r0, r4
 800e36c:	f005 fa83 	bl	8013876 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800e370:	4dc9      	ldr	r5, [pc, #804]	; (800e698 <LoRaMacInitialization+0x380>)
 800e372:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 800e376:	2100      	movs	r1, #0
 800e378:	4628      	mov	r0, r5
 800e37a:	f005 fa7c 	bl	8013876 <memset1>

    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e37e:	f04f 0a01 	mov.w	sl, #1
 800e382:	f885 a40e 	strb.w	sl, [r5, #1038]	; 0x40e
    MacCtx.AckTimeoutRetries = 1;
 800e386:	f885 a40d 	strb.w	sl, [r5, #1037]	; 0x40d
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 800e38a:	f884 9048 	strb.w	r9, [r4, #72]	; 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 800e38e:	2600      	movs	r6, #0
 800e390:	f884 6118 	strb.w	r6, [r4, #280]	; 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 800e394:	f884 608c 	strb.w	r6, [r4, #140]	; 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 800e398:	4bc0      	ldr	r3, [pc, #768]	; (800e69c <LoRaMacInitialization+0x384>)
 800e39a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
    params.Bands = &RegionBands;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800e39e:	230f      	movs	r3, #15
 800e3a0:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e3a4:	a908      	add	r1, sp, #32
 800e3a6:	4648      	mov	r0, r9
 800e3a8:	f002 f8de 	bl	8010568 <RegionGetPhyParam>
 800e3ac:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 800e3ae:	1b80      	subs	r0, r0, r6
 800e3b0:	bf18      	it	ne
 800e3b2:	2001      	movne	r0, #1
 800e3b4:	f884 011c 	strb.w	r0, [r4, #284]	; 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800e3b8:	f04f 0b0a 	mov.w	fp, #10
 800e3bc:	f88d b020 	strb.w	fp, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e3c0:	a908      	add	r1, sp, #32
 800e3c2:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e3c6:	f002 f8cf 	bl	8010568 <RegionGetPhyParam>
 800e3ca:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 800e3cc:	f884 00dc 	strb.w	r0, [r4, #220]	; 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 800e3d0:	f04f 0906 	mov.w	r9, #6
 800e3d4:	f88d 9020 	strb.w	r9, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e3d8:	a908      	add	r1, sp, #32
 800e3da:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e3de:	f002 f8c3 	bl	8010568 <RegionGetPhyParam>
 800e3e2:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 800e3e4:	f884 00dd 	strb.w	r0, [r4, #221]	; 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800e3e8:	2310      	movs	r3, #16
 800e3ea:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e3ee:	a908      	add	r1, sp, #32
 800e3f0:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e3f4:	f002 f8b8 	bl	8010568 <RegionGetPhyParam>
 800e3f8:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800e3fa:	f8c4 009c 	str.w	r0, [r4, #156]	; 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800e3fe:	2311      	movs	r3, #17
 800e400:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e404:	a908      	add	r1, sp, #32
 800e406:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e40a:	f002 f8ad 	bl	8010568 <RegionGetPhyParam>
 800e40e:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800e410:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800e414:	2312      	movs	r3, #18
 800e416:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e41a:	a908      	add	r1, sp, #32
 800e41c:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e420:	f002 f8a2 	bl	8010568 <RegionGetPhyParam>
 800e424:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800e426:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800e42a:	2313      	movs	r3, #19
 800e42c:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e430:	a908      	add	r1, sp, #32
 800e432:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e436:	f002 f897 	bl	8010568 <RegionGetPhyParam>
 800e43a:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800e43c:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800e440:	2314      	movs	r3, #20
 800e442:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e446:	a908      	add	r1, sp, #32
 800e448:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e44c:	f002 f88c 	bl	8010568 <RegionGetPhyParam>
 800e450:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800e452:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800e456:	2317      	movs	r3, #23
 800e458:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e45c:	a908      	add	r1, sp, #32
 800e45e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e462:	f002 f881 	bl	8010568 <RegionGetPhyParam>
 800e466:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800e468:	f884 00b1 	strb.w	r0, [r4, #177]	; 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800e46c:	2318      	movs	r3, #24
 800e46e:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e472:	a908      	add	r1, sp, #32
 800e474:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e478:	f002 f876 	bl	8010568 <RegionGetPhyParam>
 800e47c:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800e47e:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800e482:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800e486:	2319      	movs	r3, #25
 800e488:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e48c:	a908      	add	r1, sp, #32
 800e48e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e492:	f002 f869 	bl	8010568 <RegionGetPhyParam>
 800e496:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800e498:	b2c0      	uxtb	r0, r0
 800e49a:	f884 00b8 	strb.w	r0, [r4, #184]	; 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800e49e:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800e4a2:	231e      	movs	r3, #30
 800e4a4:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e4a8:	a908      	add	r1, sp, #32
 800e4aa:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e4ae:	f002 f85b 	bl	8010568 <RegionGetPhyParam>
 800e4b2:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800e4b4:	f884 00c4 	strb.w	r0, [r4, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800e4b8:	231f      	movs	r3, #31
 800e4ba:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e4be:	a908      	add	r1, sp, #32
 800e4c0:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e4c4:	f002 f850 	bl	8010568 <RegionGetPhyParam>
 800e4c8:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800e4ca:	f884 00c5 	strb.w	r0, [r4, #197]	; 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800e4ce:	2320      	movs	r3, #32
 800e4d0:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e4d4:	eb0d 0103 	add.w	r1, sp, r3
 800e4d8:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e4dc:	f002 f844 	bl	8010568 <RegionGetPhyParam>
 800e4e0:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 800e4e2:	9b07      	ldr	r3, [sp, #28]
 800e4e4:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800e4e8:	2321      	movs	r3, #33	; 0x21
 800e4ea:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e4ee:	a908      	add	r1, sp, #32
 800e4f0:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e4f4:	f002 f838 	bl	8010568 <RegionGetPhyParam>
 800e4f8:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 800e4fa:	9b07      	ldr	r3, [sp, #28]
 800e4fc:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800e500:	230b      	movs	r3, #11
 800e502:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e506:	a908      	add	r1, sp, #32
 800e508:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e50c:	f002 f82c 	bl	8010568 <RegionGetPhyParam>
 800e510:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 800e512:	f8a4 00d0 	strh.w	r0, [r4, #208]	; 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800e516:	230c      	movs	r3, #12
 800e518:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e51c:	a908      	add	r1, sp, #32
 800e51e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e522:	f002 f821 	bl	8010568 <RegionGetPhyParam>
 800e526:	9007      	str	r0, [sp, #28]
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 800e528:	f8a4 00d2 	strh.w	r0, [r4, #210]	; 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 800e52c:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 800e530:	f8c4 b094 	str.w	fp, [r4, #148]	; 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 800e534:	f884 9098 	strb.w	r9, [r4, #152]	; 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 800e538:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 800e53c:	f884 9050 	strb.w	r9, [r4, #80]	; 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 800e540:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800e544:	6563      	str	r3, [r4, #84]	; 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 800e546:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800e54a:	65a3      	str	r3, [r4, #88]	; 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 800e54c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 800e550:	65e3      	str	r3, [r4, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 800e552:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 800e556:	6623      	str	r3, [r4, #96]	; 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 800e558:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 800e55c:	6663      	str	r3, [r4, #100]	; 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 800e55e:	f884 a068 	strb.w	sl, [r4, #104]	; 0x68

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800e562:	f88d 6018 	strb.w	r6, [sp, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800e566:	f504 7308 	add.w	r3, r4, #544	; 0x220
 800e56a:	9304      	str	r3, [sp, #16]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800e56c:	f504 7331 	add.w	r3, r4, #708	; 0x2c4
 800e570:	9305      	str	r3, [sp, #20]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800e572:	a904      	add	r1, sp, #16
 800e574:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e578:	f002 f81c 	bl	80105b4 <RegionInitDefaults>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 800e57c:	f8c5 8348 	str.w	r8, [r5, #840]	; 0x348
    ResetMacParameters( false );
 800e580:	4630      	mov	r0, r6
 800e582:	f7ff fb73 	bl	800dc6c <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 800e586:	f884 a119 	strb.w	sl, [r4, #281]	; 0x119

    MacCtx.MacPrimitives = primitives;
 800e58a:	f8c5 7344 	str.w	r7, [r5, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 800e58e:	f885 6481 	strb.w	r6, [r5, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800e592:	f8c5 a340 	str.w	sl, [r5, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 800e596:	62e6      	str	r6, [r4, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 800e598:	6326      	str	r6, [r4, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800e59a:	9600      	str	r6, [sp, #0]
 800e59c:	4b40      	ldr	r3, [pc, #256]	; (800e6a0 <LoRaMacInitialization+0x388>)
 800e59e:	4632      	mov	r2, r6
 800e5a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800e5a4:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800e5a8:	f007 fa44 	bl	8015a34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800e5ac:	9600      	str	r6, [sp, #0]
 800e5ae:	4b3d      	ldr	r3, [pc, #244]	; (800e6a4 <LoRaMacInitialization+0x38c>)
 800e5b0:	4632      	mov	r2, r6
 800e5b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800e5b6:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800e5ba:	f007 fa3b 	bl	8015a34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800e5be:	9600      	str	r6, [sp, #0]
 800e5c0:	4b39      	ldr	r3, [pc, #228]	; (800e6a8 <LoRaMacInitialization+0x390>)
 800e5c2:	4632      	mov	r2, r6
 800e5c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800e5c8:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800e5cc:	f007 fa32 	bl	8015a34 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800e5d0:	9600      	str	r6, [sp, #0]
 800e5d2:	4b36      	ldr	r3, [pc, #216]	; (800e6ac <LoRaMacInitialization+0x394>)
 800e5d4:	4632      	mov	r2, r6
 800e5d6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800e5da:	f505 707d 	add.w	r0, r5, #1012	; 0x3f4
 800e5de:	f007 fa29 	bl	8015a34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 800e5e2:	ae02      	add	r6, sp, #8
 800e5e4:	4630      	mov	r0, r6
 800e5e6:	f007 f9b7 	bl	8015958 <SysTimeGetMcuTime>
 800e5ea:	f504 7390 	add.w	r3, r4, #288	; 0x120
 800e5ee:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e5f2:	e883 0003 	stmia.w	r3, {r0, r1}
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800e5f6:	4b2e      	ldr	r3, [pc, #184]	; (800e6b0 <LoRaMacInitialization+0x398>)
 800e5f8:	f8c5 334c 	str.w	r3, [r5, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800e5fc:	4b2d      	ldr	r3, [pc, #180]	; (800e6b4 <LoRaMacInitialization+0x39c>)
 800e5fe:	f8c5 3354 	str.w	r3, [r5, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800e602:	4b2d      	ldr	r3, [pc, #180]	; (800e6b8 <LoRaMacInitialization+0x3a0>)
 800e604:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800e608:	4b2c      	ldr	r3, [pc, #176]	; (800e6bc <LoRaMacInitialization+0x3a4>)
 800e60a:	f8c5 3350 	str.w	r3, [r5, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800e60e:	4b2c      	ldr	r3, [pc, #176]	; (800e6c0 <LoRaMacInitialization+0x3a8>)
 800e610:	f8c5 3358 	str.w	r3, [r5, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800e614:	4b2b      	ldr	r3, [pc, #172]	; (800e6c4 <LoRaMacInitialization+0x3ac>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f505 7053 	add.w	r0, r5, #844	; 0x34c
 800e61c:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 800e61e:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 800e622:	f004 fe2f 	bl	8013284 <SecureElementInit>
 800e626:	bb70      	cbnz	r0, 800e686 <LoRaMacInitialization+0x36e>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 800e628:	4620      	mov	r0, r4
 800e62a:	f001 fc07 	bl	800fe3c <LoRaMacCryptoInit>
 800e62e:	bb60      	cbnz	r0, 800e68a <LoRaMacInitialization+0x372>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 800e630:	f001 f830 	bl	800f694 <LoRaMacCommandsInit>
 800e634:	bb58      	cbnz	r0, 800e68e <LoRaMacInitialization+0x376>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800e636:	f104 00e8 	add.w	r0, r4, #232	; 0xe8
 800e63a:	f001 fc65 	bl	800ff08 <LoRaMacCryptoSetMulticastReference>
 800e63e:	4604      	mov	r4, r0
 800e640:	2800      	cmp	r0, #0
 800e642:	d141      	bne.n	800e6c8 <LoRaMacInitialization+0x3b0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800e644:	4d1f      	ldr	r5, [pc, #124]	; (800e6c4 <LoRaMacInitialization+0x3ac>)
 800e646:	696b      	ldr	r3, [r5, #20]
 800e648:	4798      	blx	r3
 800e64a:	f005 f8e9 	bl	8013820 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800e64e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800e650:	4a10      	ldr	r2, [pc, #64]	; (800e694 <LoRaMacInitialization+0x37c>)
 800e652:	f892 0119 	ldrb.w	r0, [r2, #281]	; 0x119
 800e656:	4798      	blx	r3
    Radio.Sleep( );
 800e658:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e65a:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800e65c:	4650      	mov	r0, sl
 800e65e:	f7fd fc8b 	bl	800bf78 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800e662:	e00c      	b.n	800e67e <LoRaMacInitialization+0x366>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e664:	2403      	movs	r4, #3
 800e666:	e00a      	b.n	800e67e <LoRaMacInitialization+0x366>
 800e668:	2403      	movs	r4, #3
 800e66a:	e008      	b.n	800e67e <LoRaMacInitialization+0x366>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e66c:	2403      	movs	r4, #3
 800e66e:	e006      	b.n	800e67e <LoRaMacInitialization+0x366>
 800e670:	2403      	movs	r4, #3
 800e672:	e004      	b.n	800e67e <LoRaMacInitialization+0x366>
 800e674:	2403      	movs	r4, #3
 800e676:	e002      	b.n	800e67e <LoRaMacInitialization+0x366>
 800e678:	2403      	movs	r4, #3
 800e67a:	e000      	b.n	800e67e <LoRaMacInitialization+0x366>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800e67c:	2409      	movs	r4, #9
}
 800e67e:	4620      	mov	r0, r4
 800e680:	b00b      	add	sp, #44	; 0x2c
 800e682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800e686:	2411      	movs	r4, #17
 800e688:	e7f9      	b.n	800e67e <LoRaMacInitialization+0x366>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800e68a:	2411      	movs	r4, #17
 800e68c:	e7f7      	b.n	800e67e <LoRaMacInitialization+0x366>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e68e:	2413      	movs	r4, #19
 800e690:	e7f5      	b.n	800e67e <LoRaMacInitialization+0x366>
 800e692:	bf00      	nop
 800e694:	20008000 	.word	0x20008000
 800e698:	20003458 	.word	0x20003458
 800e69c:	01000300 	.word	0x01000300
 800e6a0:	0800d6f5 	.word	0x0800d6f5
 800e6a4:	0800d971 	.word	0x0800d971
 800e6a8:	0800d921 	.word	0x0800d921
 800e6ac:	0800c3a5 	.word	0x0800c3a5
 800e6b0:	0800dc21 	.word	0x0800dc21
 800e6b4:	0800dbd9 	.word	0x0800dbd9
 800e6b8:	0800c189 	.word	0x0800c189
 800e6bc:	0800dbb1 	.word	0x0800dbb1
 800e6c0:	0800db89 	.word	0x0800db89
 800e6c4:	080171b0 	.word	0x080171b0
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800e6c8:	2411      	movs	r4, #17
 800e6ca:	e7d8      	b.n	800e67e <LoRaMacInitialization+0x366>

0800e6cc <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800e6cc:	b510      	push	{r4, lr}
    MacCtx.MacState = LORAMAC_IDLE;
 800e6ce:	2400      	movs	r4, #0
 800e6d0:	4b03      	ldr	r3, [pc, #12]	; (800e6e0 <LoRaMacStart+0x14>)
 800e6d2:	f8c3 4340 	str.w	r4, [r3, #832]	; 0x340
    UpdateRxSlotIdleState();
 800e6d6:	f7fd fc3b 	bl	800bf50 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
}
 800e6da:	4620      	mov	r0, r4
 800e6dc:	bd10      	pop	{r4, pc}
 800e6de:	bf00      	nop
 800e6e0:	20003458 	.word	0x20003458

0800e6e4 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 800e6e4:	b508      	push	{r3, lr}
    if( LoRaMacIsBusy( ) == false )
 800e6e6:	f7ff fdad 	bl	800e244 <LoRaMacIsBusy>
 800e6ea:	b130      	cbz	r0, 800e6fa <LoRaMacStop+0x16>
            Radio.Sleep( );
        }
        MacCtx.MacState = LORAMAC_STOPPED;
        return LORAMAC_STATUS_OK;
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 800e6ec:	4b0b      	ldr	r3, [pc, #44]	; (800e71c <LoRaMacStop+0x38>)
 800e6ee:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e6f2:	2b01      	cmp	r3, #1
 800e6f4:	d010      	beq.n	800e718 <LoRaMacStop+0x34>
    {
        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_BUSY;
 800e6f6:	2001      	movs	r0, #1
}
 800e6f8:	bd08      	pop	{r3, pc}
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800e6fa:	4b09      	ldr	r3, [pc, #36]	; (800e720 <LoRaMacStop+0x3c>)
 800e6fc:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800e700:	2b02      	cmp	r3, #2
 800e702:	d005      	beq.n	800e710 <LoRaMacStop+0x2c>
        MacCtx.MacState = LORAMAC_STOPPED;
 800e704:	4b05      	ldr	r3, [pc, #20]	; (800e71c <LoRaMacStop+0x38>)
 800e706:	2201      	movs	r2, #1
 800e708:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 800e70c:	2000      	movs	r0, #0
 800e70e:	e7f3      	b.n	800e6f8 <LoRaMacStop+0x14>
            Radio.Sleep( );
 800e710:	4b04      	ldr	r3, [pc, #16]	; (800e724 <LoRaMacStop+0x40>)
 800e712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e714:	4798      	blx	r3
 800e716:	e7f5      	b.n	800e704 <LoRaMacStop+0x20>
        return LORAMAC_STATUS_OK;
 800e718:	2000      	movs	r0, #0
 800e71a:	e7ed      	b.n	800e6f8 <LoRaMacStop+0x14>
 800e71c:	20003458 	.word	0x20003458
 800e720:	20008000 	.word	0x20008000
 800e724:	080171b0 	.word	0x080171b0

0800e728 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 800e728:	b570      	push	{r4, r5, r6, lr}
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 800e72a:	4c14      	ldr	r4, [pc, #80]	; (800e77c <LoRaMacHalt+0x54>)
 800e72c:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800e730:	f007 f9de 	bl	8015af0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 800e734:	f504 7060 	add.w	r0, r4, #896	; 0x380
 800e738:	f007 f9da 	bl	8015af0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 800e73c:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800e740:	f007 f9d6 	bl	8015af0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
 800e744:	f504 707d 	add.w	r0, r4, #1012	; 0x3f4
 800e748:	f007 f9d2 	bl	8015af0 <UTIL_TIMER_Stop>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 800e74c:	f000 ff0a 	bl	800f564 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 800e750:	4b0b      	ldr	r3, [pc, #44]	; (800e780 <LoRaMacHalt+0x58>)
 800e752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e754:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 800e756:	2500      	movs	r5, #0
 800e758:	f8c4 5340 	str.w	r5, [r4, #832]	; 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 800e75c:	4e09      	ldr	r6, [pc, #36]	; (800e784 <LoRaMacHalt+0x5c>)
 800e75e:	4630      	mov	r0, r6
 800e760:	f7ff f92a 	bl	800d9b8 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 800e764:	f44f 62ef 	mov.w	r2, #1912	; 0x778
 800e768:	4631      	mov	r1, r6
 800e76a:	4807      	ldr	r0, [pc, #28]	; (800e788 <LoRaMacHalt+0x60>)
 800e76c:	f005 f86b 	bl	8013846 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 800e770:	2301      	movs	r3, #1
 800e772:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340

    return LORAMAC_STATUS_OK;
}
 800e776:	4628      	mov	r0, r5
 800e778:	bd70      	pop	{r4, r5, r6, pc}
 800e77a:	bf00      	nop
 800e77c:	20003458 	.word	0x20003458
 800e780:	080171b0 	.word	0x080171b0
 800e784:	20008000 	.word	0x20008000
 800e788:	20008778 	.word	0x20008778

0800e78c <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800e78c:	b530      	push	{r4, r5, lr}
 800e78e:	b089      	sub	sp, #36	; 0x24
 800e790:	4604      	mov	r4, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e792:	4b2e      	ldr	r3, [pc, #184]	; (800e84c <LoRaMacQueryTxPossible+0xc0>)
 800e794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e796:	9202      	str	r2, [sp, #8]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800e798:	f993 00dd 	ldrsb.w	r0, [r3, #221]	; 0xdd
 800e79c:	f88d 0007 	strb.w	r0, [sp, #7]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800e7a0:	f993 30dc 	ldrsb.w	r3, [r3, #220]	; 0xdc
 800e7a4:	f88d 3006 	strb.w	r3, [sp, #6]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	9300      	str	r3, [sp, #0]

    if( txInfo == NULL )
 800e7ac:	2900      	cmp	r1, #0
 800e7ae:	d047      	beq.n	800e840 <LoRaMacQueryTxPossible+0xb4>
 800e7b0:	460d      	mov	r5, r1
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 800e7b2:	4b26      	ldr	r3, [pc, #152]	; (800e84c <LoRaMacQueryTxPossible+0xc0>)
 800e7b4:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
 800e7b8:	9103      	str	r1, [sp, #12]
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 800e7ba:	2100      	movs	r1, #0
 800e7bc:	f88d 1010 	strb.w	r1, [sp, #16]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800e7c0:	f893 111a 	ldrb.w	r1, [r3, #282]	; 0x11a
 800e7c4:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e7c8:	9205      	str	r2, [sp, #20]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800e7ca:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 800e7ce:	f8ad 2018 	strh.w	r2, [sp, #24]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800e7d2:	f8b3 208a 	ldrh.w	r2, [r3, #138]	; 0x8a
 800e7d6:	f8ad 201a 	strh.w	r2, [sp, #26]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e7da:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 800e7de:	f88d 201c 	strb.w	r2, [sp, #28]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e7e2:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 800e7e6:	f88d 201d 	strb.w	r2, [sp, #29]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e7ea:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800e7ee:	f88d 201e 	strb.w	r2, [sp, #30]
    adrNext.Region = Nvm.MacGroup2.Region;
 800e7f2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800e7f6:	f88d 301f 	strb.w	r3, [sp, #31]

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800e7fa:	ab02      	add	r3, sp, #8
 800e7fc:	f10d 0206 	add.w	r2, sp, #6
 800e800:	f10d 0107 	add.w	r1, sp, #7
 800e804:	a803      	add	r0, sp, #12
 800e806:	f000 fe91 	bl	800f52c <LoRaMacAdrCalcNext>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800e80a:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800e80e:	f7fd fd0b 	bl	800c228 <GetMaxAppPayloadWithoutFOptsLength>
 800e812:	7068      	strb	r0, [r5, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e814:	4668      	mov	r0, sp
 800e816:	f000 ffd9 	bl	800f7cc <LoRaMacCommandsGetSizeSerializedCmds>
 800e81a:	b998      	cbnz	r0, 800e844 <LoRaMacQueryTxPossible+0xb8>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800e81c:	9b00      	ldr	r3, [sp, #0]
 800e81e:	2b0f      	cmp	r3, #15
 800e820:	d80a      	bhi.n	800e838 <LoRaMacQueryTxPossible+0xac>
 800e822:	786a      	ldrb	r2, [r5, #1]
 800e824:	4293      	cmp	r3, r2
 800e826:	d807      	bhi.n	800e838 <LoRaMacQueryTxPossible+0xac>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800e828:	1ad3      	subs	r3, r2, r3
 800e82a:	702b      	strb	r3, [r5, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800e82c:	9b00      	ldr	r3, [sp, #0]
 800e82e:	441c      	add	r4, r3
 800e830:	42a2      	cmp	r2, r4
 800e832:	d309      	bcc.n	800e848 <LoRaMacQueryTxPossible+0xbc>
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 800e834:	b009      	add	sp, #36	; 0x24
 800e836:	bd30      	pop	{r4, r5, pc}
        txInfo->MaxPossibleApplicationDataSize = 0;
 800e838:	2300      	movs	r3, #0
 800e83a:	702b      	strb	r3, [r5, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800e83c:	2008      	movs	r0, #8
 800e83e:	e7f9      	b.n	800e834 <LoRaMacQueryTxPossible+0xa8>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e840:	2003      	movs	r0, #3
 800e842:	e7f7      	b.n	800e834 <LoRaMacQueryTxPossible+0xa8>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e844:	2013      	movs	r0, #19
 800e846:	e7f5      	b.n	800e834 <LoRaMacQueryTxPossible+0xa8>
           return LORAMAC_STATUS_LENGTH_ERROR;
 800e848:	2008      	movs	r0, #8
 800e84a:	e7f3      	b.n	800e834 <LoRaMacQueryTxPossible+0xa8>
 800e84c:	20008000 	.word	0x20008000

0800e850 <LoRaMacMibGetRequestConfirm>:
{
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800e850:	2800      	cmp	r0, #0
 800e852:	f000 8146 	beq.w	800eae2 <LoRaMacMibGetRequestConfirm+0x292>
{
 800e856:	b510      	push	{r4, lr}
 800e858:	b084      	sub	sp, #16
 800e85a:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 800e85c:	7800      	ldrb	r0, [r0, #0]
 800e85e:	283f      	cmp	r0, #63	; 0x3f
 800e860:	f200 813b 	bhi.w	800eada <LoRaMacMibGetRequestConfirm+0x28a>
 800e864:	e8df f010 	tbh	[pc, r0, lsl #1]
 800e868:	00450040 	.word	0x00450040
 800e86c:	0050004b 	.word	0x0050004b
 800e870:	005b0055 	.word	0x005b0055
 800e874:	01390061 	.word	0x01390061
 800e878:	01390139 	.word	0x01390139
 800e87c:	01390139 	.word	0x01390139
 800e880:	01390139 	.word	0x01390139
 800e884:	00690139 	.word	0x00690139
 800e888:	0075006f 	.word	0x0075006f
 800e88c:	008a0082 	.word	0x008a0082
 800e890:	009a0092 	.word	0x009a0092
 800e894:	00a200af 	.word	0x00a200af
 800e898:	00c200bc 	.word	0x00c200bc
 800e89c:	00cc00c7 	.word	0x00cc00c7
 800e8a0:	00d600d1 	.word	0x00d600d1
 800e8a4:	00e100db 	.word	0x00e100db
 800e8a8:	00e700ed 	.word	0x00e700ed
 800e8ac:	00f800f3 	.word	0x00f800f3
 800e8b0:	010c00fe 	.word	0x010c00fe
 800e8b4:	01080104 	.word	0x01080104
 800e8b8:	01120139 	.word	0x01120139
 800e8bc:	01390139 	.word	0x01390139
 800e8c0:	01390139 	.word	0x01390139
 800e8c4:	01390139 	.word	0x01390139
 800e8c8:	01390139 	.word	0x01390139
 800e8cc:	01390139 	.word	0x01390139
 800e8d0:	01390139 	.word	0x01390139
 800e8d4:	01390139 	.word	0x01390139
 800e8d8:	011b0139 	.word	0x011b0139
 800e8dc:	01270121 	.word	0x01270121
 800e8e0:	0133012d 	.word	0x0133012d
 800e8e4:	013f013f 	.word	0x013f013f
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 800e8e8:	4b80      	ldr	r3, [pc, #512]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e8ea:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800e8ee:	7123      	strb	r3, [r4, #4]
            break;
 800e8f0:	e0fa      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800e8f2:	4b7e      	ldr	r3, [pc, #504]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e8f4:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800e8f8:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e8fa:	2000      	movs	r0, #0
            break;
 800e8fc:	e0f4      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 800e8fe:	6860      	ldr	r0, [r4, #4]
 800e900:	f004 fe66 	bl	80135d0 <SecureElementGetDevEui>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e904:	2000      	movs	r0, #0
            break;
 800e906:	e0ef      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 800e908:	6860      	ldr	r0, [r4, #4]
 800e90a:	f004 fe7f 	bl	801360c <SecureElementGetJoinEui>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e90e:	2000      	movs	r0, #0
            break;
 800e910:	e0ea      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 800e912:	4b76      	ldr	r3, [pc, #472]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e914:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800e918:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e91a:	2000      	movs	r0, #0
            break;
 800e91c:	e0e4      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 800e91e:	4b73      	ldr	r3, [pc, #460]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e924:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e926:	2000      	movs	r0, #0
            break;
 800e928:	e0de      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 800e92a:	1d21      	adds	r1, r4, #4
 800e92c:	4b6f      	ldr	r3, [pc, #444]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e92e:	f893 012c 	ldrb.w	r0, [r3, #300]	; 0x12c
 800e932:	f004 fe87 	bl	8013644 <SecureElementGetDevAddr>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e936:	2000      	movs	r0, #0
            break;
 800e938:	e0d6      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 800e93a:	4b6c      	ldr	r3, [pc, #432]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e93c:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 800e940:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e942:	2000      	movs	r0, #0
            break;
 800e944:	e0d0      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800e946:	4b69      	ldr	r3, [pc, #420]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e948:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800e94c:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e94e:	2000      	movs	r0, #0
            break;
 800e950:	e0ca      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800e952:	231d      	movs	r3, #29
 800e954:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e958:	a902      	add	r1, sp, #8
 800e95a:	4b64      	ldr	r3, [pc, #400]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e95c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e960:	f001 fe02 	bl	8010568 <RegionGetPhyParam>
 800e964:	9001      	str	r0, [sp, #4]

            mibGet->Param.ChannelList = phyParam.Channels;
 800e966:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e968:	2000      	movs	r0, #0
            break;
 800e96a:	e0bd      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800e96c:	3404      	adds	r4, #4
 800e96e:	4b60      	ldr	r3, [pc, #384]	; (800eaf0 <LoRaMacMibGetRequestConfirm+0x2a0>)
 800e970:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e974:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e978:	2000      	movs	r0, #0
            break;
 800e97a:	e0b5      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800e97c:	3404      	adds	r4, #4
 800e97e:	4b5d      	ldr	r3, [pc, #372]	; (800eaf4 <LoRaMacMibGetRequestConfirm+0x2a4>)
 800e980:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e984:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e988:	2000      	movs	r0, #0
            break;
 800e98a:	e0ad      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 800e98c:	3404      	adds	r4, #4
 800e98e:	4b5a      	ldr	r3, [pc, #360]	; (800eaf8 <LoRaMacMibGetRequestConfirm+0x2a8>)
 800e990:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e994:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e998:	2000      	movs	r0, #0
            break;
 800e99a:	e0a5      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800e99c:	3404      	adds	r4, #4
 800e99e:	4b57      	ldr	r3, [pc, #348]	; (800eafc <LoRaMacMibGetRequestConfirm+0x2ac>)
 800e9a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e9a4:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9a8:	2000      	movs	r0, #0
            break;
 800e9aa:	e09d      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800e9ac:	231b      	movs	r3, #27
 800e9ae:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e9b2:	a902      	add	r1, sp, #8
 800e9b4:	4b4d      	ldr	r3, [pc, #308]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e9b6:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e9ba:	f001 fdd5 	bl	8010568 <RegionGetPhyParam>
 800e9be:	9001      	str	r0, [sp, #4]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800e9c0:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9c2:	2000      	movs	r0, #0
            break;
 800e9c4:	e090      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800e9c6:	231a      	movs	r3, #26
 800e9c8:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e9cc:	a902      	add	r1, sp, #8
 800e9ce:	4b47      	ldr	r3, [pc, #284]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e9d0:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e9d4:	f001 fdc8 	bl	8010568 <RegionGetPhyParam>
 800e9d8:	9001      	str	r0, [sp, #4]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800e9da:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9dc:	2000      	movs	r0, #0
            break;
 800e9de:	e083      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800e9e0:	4b42      	ldr	r3, [pc, #264]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e9e2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800e9e6:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9e8:	2000      	movs	r0, #0
            break;
 800e9ea:	e07d      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 800e9ec:	4b3f      	ldr	r3, [pc, #252]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e9ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9f0:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9f2:	2000      	movs	r0, #0
            break;
 800e9f4:	e078      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 800e9f6:	4b3d      	ldr	r3, [pc, #244]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800e9f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9fa:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e9fc:	2000      	movs	r0, #0
            break;
 800e9fe:	e073      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 800ea00:	4b3a      	ldr	r3, [pc, #232]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ea04:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea06:	2000      	movs	r0, #0
            break;
 800ea08:	e06e      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 800ea0a:	4b38      	ldr	r3, [pc, #224]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea0e:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea10:	2000      	movs	r0, #0
            break;
 800ea12:	e069      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 800ea14:	4b35      	ldr	r3, [pc, #212]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea18:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea1a:	2000      	movs	r0, #0
            break;
 800ea1c:	e064      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800ea1e:	4b33      	ldr	r3, [pc, #204]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea20:	f993 30dd 	ldrsb.w	r3, [r3, #221]	; 0xdd
 800ea24:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea26:	2000      	movs	r0, #0
            break;
 800ea28:	e05e      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800ea2a:	4b30      	ldr	r3, [pc, #192]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea2c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800ea30:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea32:	2000      	movs	r0, #0
            break;
 800ea34:	e058      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800ea36:	4b2d      	ldr	r3, [pc, #180]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea38:	f993 30dc 	ldrsb.w	r3, [r3, #220]	; 0xdc
 800ea3c:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea3e:	2000      	movs	r0, #0
            break;
 800ea40:	e052      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800ea42:	4b2a      	ldr	r3, [pc, #168]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea44:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800ea48:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea4a:	2000      	movs	r0, #0
            break;
 800ea4c:	e04c      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 800ea4e:	4b27      	ldr	r3, [pc, #156]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea52:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea54:	2000      	movs	r0, #0
            break;
 800ea56:	e047      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 800ea58:	4b24      	ldr	r3, [pc, #144]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ea5e:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea60:	2000      	movs	r0, #0
            break;
 800ea62:	e041      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800ea64:	4b21      	ldr	r3, [pc, #132]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea6a:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea6c:	2000      	movs	r0, #0
            break;
 800ea6e:	e03b      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 800ea70:	4b1e      	ldr	r3, [pc, #120]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea72:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea74:	2000      	movs	r0, #0
            break;
 800ea76:	e037      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 800ea78:	4b21      	ldr	r3, [pc, #132]	; (800eb00 <LoRaMacMibGetRequestConfirm+0x2b0>)
 800ea7a:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea7c:	2000      	movs	r0, #0
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 800ea7e:	e033      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800ea80:	4b1a      	ldr	r3, [pc, #104]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea82:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800ea86:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea88:	2000      	movs	r0, #0
            break;
 800ea8a:	e02d      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 800ea8c:	4b17      	ldr	r3, [pc, #92]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ea8e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800ea92:	6063      	str	r3, [r4, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800ea94:	f001 fe9e 	bl	80107d4 <RegionGetVersion>
 800ea98:	60a0      	str	r0, [r4, #8]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ea9a:	2000      	movs	r0, #0
            break;
 800ea9c:	e024      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800ea9e:	4b13      	ldr	r3, [pc, #76]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800eaa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800eaa4:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eaa6:	2000      	movs	r0, #0
            break;
 800eaa8:	e01e      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800eaaa:	4b10      	ldr	r3, [pc, #64]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800eaac:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800eab0:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eab2:	2000      	movs	r0, #0
            break;
 800eab4:	e018      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800eab6:	4b0d      	ldr	r3, [pc, #52]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800eab8:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800eabc:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eabe:	2000      	movs	r0, #0
            break;
 800eac0:	e012      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 800eac2:	4b0a      	ldr	r3, [pc, #40]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800eac4:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 800eac8:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eaca:	2000      	movs	r0, #0
            break;
 800eacc:	e00c      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 800eace:	4b07      	ldr	r3, [pc, #28]	; (800eaec <LoRaMacMibGetRequestConfirm+0x29c>)
 800ead0:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800ead4:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ead6:	2000      	movs	r0, #0
            break;
 800ead8:	e006      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
#endif
            break;
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800eada:	4620      	mov	r0, r4
 800eadc:	f000 fd46 	bl	800f56c <LoRaMacClassBMibGetRequestConfirm>
            break;
 800eae0:	e002      	b.n	800eae8 <LoRaMacMibGetRequestConfirm+0x298>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800eae2:	2003      	movs	r0, #3
        }
    }
    return status;
}
 800eae4:	4770      	bx	lr
    switch( mibGet->Type )
 800eae6:	2018      	movs	r0, #24
}
 800eae8:	b004      	add	sp, #16
 800eaea:	bd10      	pop	{r4, pc}
 800eaec:	20008000 	.word	0x20008000
 800eaf0:	2000806c 	.word	0x2000806c
 800eaf4:	200080b4 	.word	0x200080b4
 800eaf8:	20008074 	.word	0x20008074
 800eafc:	200080bc 	.word	0x200080bc
 800eb00:	20008778 	.word	0x20008778

0800eb04 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800eb04:	b530      	push	{r4, r5, lr}
 800eb06:	b085      	sub	sp, #20
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	f000 8280 	beq.w	800f00e <LoRaMacMibSetRequestConfirm+0x50a>
 800eb0e:	4605      	mov	r5, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800eb10:	4b9f      	ldr	r3, [pc, #636]	; (800ed90 <LoRaMacMibSetRequestConfirm+0x28c>)
 800eb12:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800eb16:	f013 0f02 	tst.w	r3, #2
 800eb1a:	f040 827a 	bne.w	800f012 <LoRaMacMibSetRequestConfirm+0x50e>
    {
        return LORAMAC_STATUS_BUSY;
    }

    switch( mibSet->Type )
 800eb1e:	7804      	ldrb	r4, [r0, #0]
 800eb20:	2c3f      	cmp	r4, #63	; 0x3f
 800eb22:	f200 8270 	bhi.w	800f006 <LoRaMacMibSetRequestConfirm+0x502>
 800eb26:	e8df f014 	tbh	[pc, r4, lsl #1]
 800eb2a:	0040      	.short	0x0040
 800eb2c:	004e0045 	.word	0x004e0045
 800eb30:	005f0057 	.word	0x005f0057
 800eb34:	006b0065 	.word	0x006b0065
 800eb38:	0087007a 	.word	0x0087007a
 800eb3c:	00a10094 	.word	0x00a10094
 800eb40:	00bb00ae 	.word	0x00bb00ae
 800eb44:	00d500c8 	.word	0x00d500c8
 800eb48:	00ed00e2 	.word	0x00ed00e2
 800eb4c:	00f3026e 	.word	0x00f3026e
 800eb50:	013d0119 	.word	0x013d0119
 800eb54:	0195016b 	.word	0x0195016b
 800eb58:	01a50185 	.word	0x01a50185
 800eb5c:	01b501b0 	.word	0x01b501b0
 800eb60:	01bf01ba 	.word	0x01bf01ba
 800eb64:	01c901c4 	.word	0x01c901c4
 800eb68:	020c01de 	.word	0x020c01de
 800eb6c:	022101f7 	.word	0x022101f7
 800eb70:	02300228 	.word	0x02300228
 800eb74:	023c0236 	.word	0x023c0236
 800eb78:	0240026e 	.word	0x0240026e
 800eb7c:	026e026e 	.word	0x026e026e
 800eb80:	026e026e 	.word	0x026e026e
 800eb84:	026e026e 	.word	0x026e026e
 800eb88:	026e026e 	.word	0x026e026e
 800eb8c:	026e026e 	.word	0x026e026e
 800eb90:	026e026e 	.word	0x026e026e
 800eb94:	026e026e 	.word	0x026e026e
 800eb98:	026e026e 	.word	0x026e026e
 800eb9c:	02560250 	.word	0x02560250
 800eba0:	0262025c 	.word	0x0262025c
 800eba4:	02780268 	.word	0x02780268
 800eba8:	0278      	.short	0x0278
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800ebaa:	7900      	ldrb	r0, [r0, #4]
 800ebac:	f7ff f91c 	bl	800dde8 <SwitchClass>
 800ebb0:	4604      	mov	r4, r0
            break;
 800ebb2:	e22f      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800ebb4:	7903      	ldrb	r3, [r0, #4]
 800ebb6:	2b02      	cmp	r3, #2
 800ebb8:	f000 8231 	beq.w	800f01e <LoRaMacMibSetRequestConfirm+0x51a>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 800ebbc:	4a75      	ldr	r2, [pc, #468]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ebbe:	f882 312c 	strb.w	r3, [r2, #300]	; 0x12c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ebc2:	2400      	movs	r4, #0
 800ebc4:	e226      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800ebc6:	6840      	ldr	r0, [r0, #4]
 800ebc8:	f004 fcf4 	bl	80135b4 <SecureElementSetDevEui>
 800ebcc:	4604      	mov	r4, r0
 800ebce:	2800      	cmp	r0, #0
 800ebd0:	f000 8220 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ebd4:	2403      	movs	r4, #3
 800ebd6:	e21d      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800ebd8:	6840      	ldr	r0, [r0, #4]
 800ebda:	f004 fd07 	bl	80135ec <SecureElementSetJoinEui>
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	f040 8218 	bne.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ebe4:	4604      	mov	r4, r0
 800ebe6:	e215      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 800ebe8:	7902      	ldrb	r2, [r0, #4]
 800ebea:	4b6a      	ldr	r3, [pc, #424]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ebec:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ebf0:	2400      	movs	r4, #0
            break;
 800ebf2:	e20f      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 800ebf4:	6842      	ldr	r2, [r0, #4]
 800ebf6:	4b67      	ldr	r3, [pc, #412]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ebf8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ebfc:	2400      	movs	r4, #0
            break;
 800ebfe:	e209      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 800ec00:	6841      	ldr	r1, [r0, #4]
 800ec02:	4b64      	ldr	r3, [pc, #400]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ec04:	f893 012c 	ldrb.w	r0, [r3, #300]	; 0x12c
 800ec08:	f004 fd0e 	bl	8013628 <SecureElementSetDevAddr>
 800ec0c:	4604      	mov	r4, r0
 800ec0e:	2800      	cmp	r0, #0
 800ec10:	f040 8207 	bne.w	800f022 <LoRaMacMibSetRequestConfirm+0x51e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 800ec14:	686a      	ldr	r2, [r5, #4]
 800ec16:	4b5f      	ldr	r3, [pc, #380]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ec18:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800ec1c:	e1fa      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800ec1e:	6841      	ldr	r1, [r0, #4]
 800ec20:	2900      	cmp	r1, #0
 800ec22:	f000 8200 	beq.w	800f026 <LoRaMacMibSetRequestConfirm+0x522>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800ec26:	2000      	movs	r0, #0
 800ec28:	f001 fa7e 	bl	8010128 <LoRaMacCryptoSetKey>
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	2800      	cmp	r0, #0
 800ec30:	f000 81f0 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec34:	2411      	movs	r4, #17
 800ec36:	e1ed      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800ec38:	6841      	ldr	r1, [r0, #4]
 800ec3a:	2900      	cmp	r1, #0
 800ec3c:	f000 81f5 	beq.w	800f02a <LoRaMacMibSetRequestConfirm+0x526>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800ec40:	2001      	movs	r0, #1
 800ec42:	f001 fa71 	bl	8010128 <LoRaMacCryptoSetKey>
 800ec46:	4604      	mov	r4, r0
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	f000 81e3 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec4e:	2411      	movs	r4, #17
 800ec50:	e1e0      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800ec52:	6841      	ldr	r1, [r0, #4]
 800ec54:	2900      	cmp	r1, #0
 800ec56:	f000 81ea 	beq.w	800f02e <LoRaMacMibSetRequestConfirm+0x52a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800ec5a:	2008      	movs	r0, #8
 800ec5c:	f001 fa64 	bl	8010128 <LoRaMacCryptoSetKey>
 800ec60:	4604      	mov	r4, r0
 800ec62:	2800      	cmp	r0, #0
 800ec64:	f000 81d6 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec68:	2411      	movs	r4, #17
 800ec6a:	e1d3      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800ec6c:	6841      	ldr	r1, [r0, #4]
 800ec6e:	2900      	cmp	r1, #0
 800ec70:	f000 81df 	beq.w	800f032 <LoRaMacMibSetRequestConfirm+0x52e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800ec74:	2009      	movs	r0, #9
 800ec76:	f001 fa57 	bl	8010128 <LoRaMacCryptoSetKey>
 800ec7a:	4604      	mov	r4, r0
 800ec7c:	2800      	cmp	r0, #0
 800ec7e:	f000 81c9 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec82:	2411      	movs	r4, #17
 800ec84:	e1c6      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800ec86:	6841      	ldr	r1, [r0, #4]
 800ec88:	2900      	cmp	r1, #0
 800ec8a:	f000 81d4 	beq.w	800f036 <LoRaMacMibSetRequestConfirm+0x532>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800ec8e:	200c      	movs	r0, #12
 800ec90:	f001 fa4a 	bl	8010128 <LoRaMacCryptoSetKey>
 800ec94:	4604      	mov	r4, r0
 800ec96:	2800      	cmp	r0, #0
 800ec98:	f000 81bc 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec9c:	2411      	movs	r4, #17
 800ec9e:	e1b9      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            break;
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800eca0:	6841      	ldr	r1, [r0, #4]
 800eca2:	2900      	cmp	r1, #0
 800eca4:	f000 81c9 	beq.w	800f03a <LoRaMacMibSetRequestConfirm+0x536>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800eca8:	200d      	movs	r0, #13
 800ecaa:	f001 fa3d 	bl	8010128 <LoRaMacCryptoSetKey>
 800ecae:	4604      	mov	r4, r0
 800ecb0:	2800      	cmp	r0, #0
 800ecb2:	f000 81af 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ecb6:	2411      	movs	r4, #17
 800ecb8:	e1ac      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800ecba:	6841      	ldr	r1, [r0, #4]
 800ecbc:	2900      	cmp	r1, #0
 800ecbe:	f000 81be 	beq.w	800f03e <LoRaMacMibSetRequestConfirm+0x53a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800ecc2:	200e      	movs	r0, #14
 800ecc4:	f001 fa30 	bl	8010128 <LoRaMacCryptoSetKey>
 800ecc8:	4604      	mov	r4, r0
 800ecca:	2800      	cmp	r0, #0
 800eccc:	f000 81a2 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ecd0:	2411      	movs	r4, #17
 800ecd2:	e19f      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800ecd4:	6841      	ldr	r1, [r0, #4]
 800ecd6:	2900      	cmp	r1, #0
 800ecd8:	f000 81b3 	beq.w	800f042 <LoRaMacMibSetRequestConfirm+0x53e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800ecdc:	200f      	movs	r0, #15
 800ecde:	f001 fa23 	bl	8010128 <LoRaMacCryptoSetKey>
 800ece2:	4604      	mov	r4, r0
 800ece4:	2800      	cmp	r0, #0
 800ece6:	f000 8195 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ecea:	2411      	movs	r4, #17
 800ecec:	e192      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800ecee:	7900      	ldrb	r0, [r0, #4]
 800ecf0:	4b28      	ldr	r3, [pc, #160]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ecf2:	f883 0119 	strb.w	r0, [r3, #281]	; 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800ecf6:	4c28      	ldr	r4, [pc, #160]	; (800ed98 <LoRaMacMibSetRequestConfirm+0x294>)
 800ecf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ecfa:	4798      	blx	r3
            Radio.Sleep( );
 800ecfc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ecfe:	4798      	blx	r3
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ed00:	2400      	movs	r4, #0
            break;
 800ed02:	e187      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800ed04:	7902      	ldrb	r2, [r0, #4]
 800ed06:	4b23      	ldr	r3, [pc, #140]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ed08:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ed0c:	2400      	movs	r4, #0
            break;
 800ed0e:	e181      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800ed10:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800ed14:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ed18:	4b1e      	ldr	r3, [pc, #120]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ed1a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800ed1e:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 800ed22:	2207      	movs	r2, #7
 800ed24:	a901      	add	r1, sp, #4
 800ed26:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ed2a:	f001 fc51 	bl	80105d0 <RegionVerify>
 800ed2e:	b908      	cbnz	r0, 800ed34 <LoRaMacMibSetRequestConfirm+0x230>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ed30:	2403      	movs	r4, #3
 800ed32:	e16f      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            else
            {
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800ed34:	686b      	ldr	r3, [r5, #4]
 800ed36:	9301      	str	r3, [sp, #4]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 800ed38:	2200      	movs	r2, #0
 800ed3a:	a901      	add	r1, sp, #4
 800ed3c:	4b15      	ldr	r3, [pc, #84]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ed3e:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ed42:	f001 fc45 	bl	80105d0 <RegionVerify>
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f000 817d 	beq.w	800f046 <LoRaMacMibSetRequestConfirm+0x542>
                {
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
                }
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800ed4c:	4b13      	ldr	r3, [pc, #76]	; (800ed9c <LoRaMacMibSetRequestConfirm+0x298>)
 800ed4e:	3504      	adds	r5, #4
 800ed50:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ed54:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ed58:	2400      	movs	r4, #0
 800ed5a:	e15b      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800ed5c:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800ed60:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ed64:	4b0b      	ldr	r3, [pc, #44]	; (800ed94 <LoRaMacMibSetRequestConfirm+0x290>)
 800ed66:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800ed6a:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800ed6e:	2207      	movs	r2, #7
 800ed70:	a901      	add	r1, sp, #4
 800ed72:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ed76:	f001 fc2b 	bl	80105d0 <RegionVerify>
 800ed7a:	2800      	cmp	r0, #0
 800ed7c:	f000 8165 	beq.w	800f04a <LoRaMacMibSetRequestConfirm+0x546>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800ed80:	4b07      	ldr	r3, [pc, #28]	; (800eda0 <LoRaMacMibSetRequestConfirm+0x29c>)
 800ed82:	3504      	adds	r5, #4
 800ed84:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ed88:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ed8c:	2400      	movs	r4, #0
 800ed8e:	e141      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
 800ed90:	20003458 	.word	0x20003458
 800ed94:	20008000 	.word	0x20008000
 800ed98:	080171b0 	.word	0x080171b0
 800ed9c:	2000806c 	.word	0x2000806c
 800eda0:	200080b4 	.word	0x200080b4
            }
            break;
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800eda4:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800eda8:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800edac:	4bb1      	ldr	r3, [pc, #708]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800edae:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800edb2:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800edb6:	2207      	movs	r2, #7
 800edb8:	a901      	add	r1, sp, #4
 800edba:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800edbe:	f001 fc07 	bl	80105d0 <RegionVerify>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	f000 8143 	beq.w	800f04e <LoRaMacMibSetRequestConfirm+0x54a>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800edc8:	4baa      	ldr	r3, [pc, #680]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800edca:	f103 0274 	add.w	r2, r3, #116	; 0x74
 800edce:	3504      	adds	r5, #4
 800edd0:	e895 0003 	ldmia.w	r5, {r0, r1}
 800edd4:	e882 0003 	stmia.w	r2, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800edd8:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800eddc:	2b02      	cmp	r3, #2
 800edde:	d001      	beq.n	800ede4 <LoRaMacMibSetRequestConfirm+0x2e0>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ede0:	2400      	movs	r4, #0
 800ede2:	e117      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800ede4:	f1a2 0374 	sub.w	r3, r2, #116	; 0x74
 800ede8:	f893 412c 	ldrb.w	r4, [r3, #300]	; 0x12c
 800edec:	2c00      	cmp	r4, #0
 800edee:	f000 8111 	beq.w	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 800edf2:	4ba1      	ldr	r3, [pc, #644]	; (800f078 <LoRaMacMibSetRequestConfirm+0x574>)
 800edf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edf6:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 800edf8:	f7fe fd3a 	bl	800d870 <OpenContinuousRxCWindow>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800edfc:	2400      	movs	r4, #0
 800edfe:	e109      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800ee00:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800ee04:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ee08:	4b9a      	ldr	r3, [pc, #616]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee0a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800ee0e:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800ee12:	2207      	movs	r2, #7
 800ee14:	a901      	add	r1, sp, #4
 800ee16:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ee1a:	f001 fbd9 	bl	80105d0 <RegionVerify>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	f000 8117 	beq.w	800f052 <LoRaMacMibSetRequestConfirm+0x54e>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800ee24:	4b95      	ldr	r3, [pc, #596]	; (800f07c <LoRaMacMibSetRequestConfirm+0x578>)
 800ee26:	3504      	adds	r5, #4
 800ee28:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ee2c:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee30:	2400      	movs	r4, #0
 800ee32:	e0ef      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800ee34:	6843      	ldr	r3, [r0, #4]
 800ee36:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800ee38:	2301      	movs	r3, #1
 800ee3a:	f88d 300c 	strb.w	r3, [sp, #12]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800ee3e:	a902      	add	r1, sp, #8
 800ee40:	4b8c      	ldr	r3, [pc, #560]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee42:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ee46:	f001 fbe1 	bl	801060c <RegionChanMaskSet>
 800ee4a:	2800      	cmp	r0, #0
 800ee4c:	f000 8103 	beq.w	800f056 <LoRaMacMibSetRequestConfirm+0x552>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee50:	2400      	movs	r4, #0
 800ee52:	e0df      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800ee54:	6843      	ldr	r3, [r0, #4]
 800ee56:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	f88d 300c 	strb.w	r3, [sp, #12]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800ee5e:	a902      	add	r1, sp, #8
 800ee60:	4b84      	ldr	r3, [pc, #528]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee62:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ee66:	f001 fbd1 	bl	801060c <RegionChanMaskSet>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	f000 80f5 	beq.w	800f05a <LoRaMacMibSetRequestConfirm+0x556>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee70:	2400      	movs	r4, #0
 800ee72:	e0cf      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800ee74:	7902      	ldrb	r2, [r0, #4]
 800ee76:	1e53      	subs	r3, r2, #1
 800ee78:	b2db      	uxtb	r3, r3
 800ee7a:	2b0e      	cmp	r3, #14
 800ee7c:	f200 80ef 	bhi.w	800f05e <LoRaMacMibSetRequestConfirm+0x55a>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800ee80:	4b7c      	ldr	r3, [pc, #496]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee82:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee86:	2400      	movs	r4, #0
 800ee88:	e0c4      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800ee8a:	6842      	ldr	r2, [r0, #4]
 800ee8c:	4b79      	ldr	r3, [pc, #484]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee8e:	655a      	str	r2, [r3, #84]	; 0x54
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee90:	2400      	movs	r4, #0
            break;
 800ee92:	e0bf      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800ee94:	6842      	ldr	r2, [r0, #4]
 800ee96:	4b77      	ldr	r3, [pc, #476]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ee98:	659a      	str	r2, [r3, #88]	; 0x58
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ee9a:	2400      	movs	r4, #0
            break;
 800ee9c:	e0ba      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800ee9e:	6842      	ldr	r2, [r0, #4]
 800eea0:	4b74      	ldr	r3, [pc, #464]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eea2:	65da      	str	r2, [r3, #92]	; 0x5c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eea4:	2400      	movs	r4, #0
            break;
 800eea6:	e0b5      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800eea8:	6842      	ldr	r2, [r0, #4]
 800eeaa:	4b72      	ldr	r3, [pc, #456]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eeac:	661a      	str	r2, [r3, #96]	; 0x60
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eeae:	2400      	movs	r4, #0
            break;
 800eeb0:	e0b0      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 800eeb2:	6842      	ldr	r2, [r0, #4]
 800eeb4:	4b6f      	ldr	r3, [pc, #444]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eeb6:	665a      	str	r2, [r3, #100]	; 0x64
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eeb8:	2400      	movs	r4, #0
            break;
 800eeba:	e0ab      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 800eebc:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800eec0:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 800eec4:	2206      	movs	r2, #6
 800eec6:	a901      	add	r1, sp, #4
 800eec8:	4b6a      	ldr	r3, [pc, #424]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eeca:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800eece:	f001 fb7f 	bl	80105d0 <RegionVerify>
 800eed2:	2800      	cmp	r0, #0
 800eed4:	f000 80c5 	beq.w	800f062 <LoRaMacMibSetRequestConfirm+0x55e>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 800eed8:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800eedc:	4b65      	ldr	r3, [pc, #404]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eede:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eee2:	2400      	movs	r4, #0
 800eee4:	e096      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 800eee6:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800eeea:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800eeee:	4b61      	ldr	r3, [pc, #388]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eef0:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800eef4:	f88d 2006 	strb.w	r2, [sp, #6]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800eef8:	2205      	movs	r2, #5
 800eefa:	a901      	add	r1, sp, #4
 800eefc:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ef00:	f001 fb66 	bl	80105d0 <RegionVerify>
 800ef04:	2800      	cmp	r0, #0
 800ef06:	f000 80ae 	beq.w	800f066 <LoRaMacMibSetRequestConfirm+0x562>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800ef0a:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800ef0e:	4b59      	ldr	r3, [pc, #356]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef14:	2400      	movs	r4, #0
 800ef16:	e07d      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 800ef18:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800ef1c:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 800ef20:	220a      	movs	r2, #10
 800ef22:	a901      	add	r1, sp, #4
 800ef24:	4b53      	ldr	r3, [pc, #332]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef26:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ef2a:	f001 fb51 	bl	80105d0 <RegionVerify>
 800ef2e:	2800      	cmp	r0, #0
 800ef30:	f000 809b 	beq.w	800f06a <LoRaMacMibSetRequestConfirm+0x566>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 800ef34:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800ef38:	4b4e      	ldr	r3, [pc, #312]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef3a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef3e:	2400      	movs	r4, #0
 800ef40:	e068      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 800ef42:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800ef46:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 800ef4a:	2209      	movs	r2, #9
 800ef4c:	a901      	add	r1, sp, #4
 800ef4e:	4b49      	ldr	r3, [pc, #292]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef50:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800ef54:	f001 fb3c 	bl	80105d0 <RegionVerify>
 800ef58:	2800      	cmp	r0, #0
 800ef5a:	f000 8088 	beq.w	800f06e <LoRaMacMibSetRequestConfirm+0x56a>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 800ef5e:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800ef62:	4b44      	ldr	r3, [pc, #272]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef68:	2400      	movs	r4, #0
 800ef6a:	e053      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 800ef6c:	6842      	ldr	r2, [r0, #4]
 800ef6e:	4b41      	ldr	r3, [pc, #260]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef70:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800ef74:	64da      	str	r2, [r3, #76]	; 0x4c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef76:	2400      	movs	r4, #0
            break;
 800ef78:	e04c      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 800ef7a:	7902      	ldrb	r2, [r0, #4]
 800ef7c:	4b3d      	ldr	r3, [pc, #244]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef7e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 800ef82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef86:	2400      	movs	r4, #0
            break;
 800ef88:	e044      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 800ef8a:	6842      	ldr	r2, [r0, #4]
 800ef8c:	4b39      	ldr	r3, [pc, #228]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef92:	2400      	movs	r4, #0
            break;
 800ef94:	e03e      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 800ef96:	6842      	ldr	r2, [r0, #4]
 800ef98:	4b36      	ldr	r3, [pc, #216]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800ef9a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ef9e:	2400      	movs	r4, #0
            break;
 800efa0:	e038      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 800efa2:	f7fe fd6d 	bl	800da80 <RestoreNvmData>
 800efa6:	4604      	mov	r4, r0
            break;
 800efa8:	e034      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 800efaa:	7983      	ldrb	r3, [r0, #6]
 800efac:	2b01      	cmp	r3, #1
 800efae:	d901      	bls.n	800efb4 <LoRaMacMibSetRequestConfirm+0x4b0>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800efb0:	2403      	movs	r4, #3
 800efb2:	e02f      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 800efb4:	6842      	ldr	r2, [r0, #4]
 800efb6:	4b2f      	ldr	r3, [pc, #188]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800efb8:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 800efbc:	6840      	ldr	r0, [r0, #4]
 800efbe:	f000 ff55 	bl	800fe6c <LoRaMacCryptoSetLrWanVersion>
 800efc2:	4604      	mov	r4, r0
 800efc4:	b330      	cbz	r0, 800f014 <LoRaMacMibSetRequestConfirm+0x510>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800efc6:	2411      	movs	r4, #17
 800efc8:	e024      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            }
            break;
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 800efca:	6842      	ldr	r2, [r0, #4]
 800efcc:	4b29      	ldr	r3, [pc, #164]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800efce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800efd2:	2400      	movs	r4, #0
            break;
 800efd4:	e01e      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 800efd6:	8882      	ldrh	r2, [r0, #4]
 800efd8:	4b26      	ldr	r3, [pc, #152]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800efda:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800efde:	2400      	movs	r4, #0
            break;
 800efe0:	e018      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 800efe2:	8882      	ldrh	r2, [r0, #4]
 800efe4:	4b23      	ldr	r3, [pc, #140]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800efe6:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800efea:	2400      	movs	r4, #0
            break;
 800efec:	e012      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 800efee:	8882      	ldrh	r2, [r0, #4]
 800eff0:	4b20      	ldr	r3, [pc, #128]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800eff2:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800eff6:	2400      	movs	r4, #0
            break;
 800eff8:	e00c      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 800effa:	8882      	ldrh	r2, [r0, #4]
 800effc:	4b1d      	ldr	r3, [pc, #116]	; (800f074 <LoRaMacMibSetRequestConfirm+0x570>)
 800effe:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f002:	2400      	movs	r4, #0
            break;
 800f004:	e006      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
#endif
            break;
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 800f006:	f000 fab3 	bl	800f570 <LoRaMacMibClassBSetRequestConfirm>
 800f00a:	4604      	mov	r4, r0
            break;
 800f00c:	e002      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f00e:	2403      	movs	r4, #3
 800f010:	e000      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
        return LORAMAC_STATUS_BUSY;
 800f012:	2401      	movs	r4, #1
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
    }
#endif /* LORAMAC_VERSION */
    return status;
}
 800f014:	4620      	mov	r0, r4
 800f016:	b005      	add	sp, #20
 800f018:	bd30      	pop	{r4, r5, pc}
    switch( mibSet->Type )
 800f01a:	2418      	movs	r4, #24
 800f01c:	e7fa      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f01e:	2403      	movs	r4, #3
 800f020:	e7f8      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f022:	2403      	movs	r4, #3
 800f024:	e7f6      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f026:	2403      	movs	r4, #3
 800f028:	e7f4      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f02a:	2403      	movs	r4, #3
 800f02c:	e7f2      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f02e:	2403      	movs	r4, #3
 800f030:	e7f0      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f032:	2403      	movs	r4, #3
 800f034:	e7ee      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f036:	2403      	movs	r4, #3
 800f038:	e7ec      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f03a:	2403      	movs	r4, #3
 800f03c:	e7ea      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f03e:	2403      	movs	r4, #3
 800f040:	e7e8      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f042:	2403      	movs	r4, #3
 800f044:	e7e6      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f046:	2403      	movs	r4, #3
 800f048:	e7e4      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f04a:	2403      	movs	r4, #3
 800f04c:	e7e2      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f04e:	2403      	movs	r4, #3
 800f050:	e7e0      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f052:	2403      	movs	r4, #3
 800f054:	e7de      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f056:	2403      	movs	r4, #3
 800f058:	e7dc      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f05a:	2403      	movs	r4, #3
 800f05c:	e7da      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f05e:	2403      	movs	r4, #3
 800f060:	e7d8      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f062:	2403      	movs	r4, #3
 800f064:	e7d6      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f066:	2403      	movs	r4, #3
 800f068:	e7d4      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f06a:	2403      	movs	r4, #3
 800f06c:	e7d2      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f06e:	2403      	movs	r4, #3
 800f070:	e7d0      	b.n	800f014 <LoRaMacMibSetRequestConfirm+0x510>
 800f072:	bf00      	nop
 800f074:	20008000 	.word	0x20008000
 800f078:	080171b0 	.word	0x080171b0
 800f07c:	200080bc 	.word	0x200080bc

0800f080 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 800f080:	b570      	push	{r4, r5, r6, lr}
 800f082:	b084      	sub	sp, #16
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800f084:	2300      	movs	r3, #0
 800f086:	f8ad 3008 	strh.w	r3, [sp, #8]

    if( mlmeRequest == NULL )
 800f08a:	2800      	cmp	r0, #0
 800f08c:	f000 80d0 	beq.w	800f230 <LoRaMacMlmeRequest+0x1b0>
 800f090:	4605      	mov	r5, r0
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 800f092:	f7ff f8d7 	bl	800e244 <LoRaMacIsBusy>
 800f096:	b118      	cbz	r0, 800f0a0 <LoRaMacMlmeRequest+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800f098:	2401      	movs	r4, #1
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
    }
    return status;
}
 800f09a:	4620      	mov	r0, r4
 800f09c:	b004      	add	sp, #16
 800f09e:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacConfirmQueueIsFull( ) == true )
 800f0a0:	f000 fd18 	bl	800fad4 <LoRaMacConfirmQueueIsFull>
 800f0a4:	b108      	cbz	r0, 800f0aa <LoRaMacMlmeRequest+0x2a>
        return LORAMAC_STATUS_BUSY;
 800f0a6:	2401      	movs	r4, #1
 800f0a8:	e7f7      	b.n	800f09a <LoRaMacMlmeRequest+0x1a>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800f0aa:	f000 fd0d 	bl	800fac8 <LoRaMacConfirmQueueGetCnt>
 800f0ae:	b1f8      	cbz	r0, 800f0f0 <LoRaMacMlmeRequest+0x70>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f0b0:	4b60      	ldr	r3, [pc, #384]	; (800f234 <LoRaMacMlmeRequest+0x1b4>)
 800f0b2:	2101      	movs	r1, #1
 800f0b4:	f883 1449 	strb.w	r1, [r3, #1097]	; 0x449
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f0b8:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800f0bc:	f042 0204 	orr.w	r2, r2, #4
 800f0c0:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 800f0c4:	782b      	ldrb	r3, [r5, #0]
 800f0c6:	f88d 300c 	strb.w	r3, [sp, #12]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f0ca:	f88d 100d 	strb.w	r1, [sp, #13]
    queueElement.RestrictCommonReadyToHandle = false;
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f88d 200f 	strb.w	r2, [sp, #15]
    switch( mlmeRequest->Type )
 800f0d4:	461c      	mov	r4, r3
 800f0d6:	3b01      	subs	r3, #1
 800f0d8:	2b0d      	cmp	r3, #13
 800f0da:	f200 808f 	bhi.w	800f1fc <LoRaMacMlmeRequest+0x17c>
 800f0de:	e8df f003 	tbb	[pc, r3]
 800f0e2:	8d0d      	.short	0x8d0d
 800f0e4:	42388d8d 	.word	0x42388d8d
 800f0e8:	508d8d47 	.word	0x508d8d47
 800f0ec:	755f7e8d 	.word	0x755f7e8d
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 800f0f0:	2214      	movs	r2, #20
 800f0f2:	2100      	movs	r1, #0
 800f0f4:	4850      	ldr	r0, [pc, #320]	; (800f238 <LoRaMacMlmeRequest+0x1b8>)
 800f0f6:	f004 fbbe 	bl	8013876 <memset1>
 800f0fa:	e7d9      	b.n	800f0b0 <LoRaMacMlmeRequest+0x30>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 800f0fc:	4b4d      	ldr	r3, [pc, #308]	; (800f234 <LoRaMacMlmeRequest+0x1b4>)
 800f0fe:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f102:	f013 0f20 	tst.w	r3, #32
 800f106:	d1c8      	bne.n	800f09a <LoRaMacMlmeRequest+0x1a>
            ResetMacParameters( false );
 800f108:	2000      	movs	r0, #0
 800f10a:	f7fe fdaf 	bl	800dc6c <ResetMacParameters>
            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 800f10e:	4c4b      	ldr	r4, [pc, #300]	; (800f23c <LoRaMacMlmeRequest+0x1bc>)
 800f110:	2200      	movs	r2, #0
 800f112:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800f116:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800f11a:	f001 fb15 	bl	8010748 <RegionAlternateDr>
 800f11e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
            Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 800f122:	f995 3006 	ldrsb.w	r3, [r5, #6]
 800f126:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 800f12a:	2307      	movs	r3, #7
 800f12c:	f88d 300d 	strb.w	r3, [sp, #13]
            status = SendReJoinReq( JOIN_REQ );
 800f130:	20ff      	movs	r0, #255	; 0xff
 800f132:	f7fe feeb 	bl	800df0c <SendReJoinReq>
            if( status != LORAMAC_STATUS_OK )
 800f136:	4604      	mov	r4, r0
 800f138:	2800      	cmp	r0, #0
 800f13a:	d060      	beq.n	800f1fe <LoRaMacMlmeRequest+0x17e>
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 800f13c:	4e3f      	ldr	r6, [pc, #252]	; (800f23c <LoRaMacMlmeRequest+0x1bc>)
 800f13e:	2201      	movs	r2, #1
 800f140:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800f144:	f896 0048 	ldrb.w	r0, [r6, #72]	; 0x48
 800f148:	f001 fafe 	bl	8010748 <RegionAlternateDr>
 800f14c:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
 800f150:	e055      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800f152:	2200      	movs	r2, #0
 800f154:	a902      	add	r1, sp, #8
 800f156:	2002      	movs	r0, #2
 800f158:	f000 faaa 	bl	800f6b0 <LoRaMacCommandsAddCmd>
 800f15c:	4604      	mov	r4, r0
 800f15e:	2800      	cmp	r0, #0
 800f160:	d04d      	beq.n	800f1fe <LoRaMacMlmeRequest+0x17e>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f162:	2413      	movs	r4, #19
 800f164:	e04b      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 800f166:	88a8      	ldrh	r0, [r5, #4]
 800f168:	f7fe fef2 	bl	800df50 <SetTxContinuousWave>
 800f16c:	4604      	mov	r4, r0
            break;
 800f16e:	e046      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 800f170:	f995 200c 	ldrsb.w	r2, [r5, #12]
 800f174:	b2d2      	uxtb	r2, r2
 800f176:	68a9      	ldr	r1, [r5, #8]
 800f178:	88a8      	ldrh	r0, [r5, #4]
 800f17a:	f7fc ff55 	bl	800c028 <SetTxContinuousWave1>
 800f17e:	4604      	mov	r4, r0
            break;
 800f180:	e03d      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 800f182:	a901      	add	r1, sp, #4
 800f184:	200d      	movs	r0, #13
 800f186:	f000 fadf 	bl	800f748 <LoRaMacCommandsGetCmd>
 800f18a:	4604      	mov	r4, r0
 800f18c:	b3b8      	cbz	r0, 800f1fe <LoRaMacMlmeRequest+0x17e>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800f18e:	2200      	movs	r2, #0
 800f190:	a902      	add	r1, sp, #8
 800f192:	200d      	movs	r0, #13
 800f194:	f000 fa8c 	bl	800f6b0 <LoRaMacCommandsAddCmd>
 800f198:	4604      	mov	r4, r0
 800f19a:	b380      	cbz	r0, 800f1fe <LoRaMacMlmeRequest+0x17e>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f19c:	2413      	movs	r4, #19
            break;
 800f19e:	e02e      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800f1a0:	4b26      	ldr	r3, [pc, #152]	; (800f23c <LoRaMacMlmeRequest+0x1bc>)
 800f1a2:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800f1a6:	b10b      	cbz	r3, 800f1ac <LoRaMacMlmeRequest+0x12c>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800f1a8:	2402      	movs	r4, #2
 800f1aa:	e028      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 800f1ac:	792c      	ldrb	r4, [r5, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 800f1ae:	f004 0007 	and.w	r0, r4, #7
 800f1b2:	f000 f9d6 	bl	800f562 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 800f1b6:	f88d 4008 	strb.w	r4, [sp, #8]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	a902      	add	r1, sp, #8
 800f1be:	2010      	movs	r0, #16
 800f1c0:	f000 fa76 	bl	800f6b0 <LoRaMacCommandsAddCmd>
 800f1c4:	4604      	mov	r4, r0
 800f1c6:	b1d0      	cbz	r0, 800f1fe <LoRaMacMlmeRequest+0x17e>
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f1c8:	2413      	movs	r4, #19
 800f1ca:	e018      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	a902      	add	r1, sp, #8
 800f1d0:	2012      	movs	r0, #18
 800f1d2:	f000 fa6d 	bl	800f6b0 <LoRaMacCommandsAddCmd>
 800f1d6:	4604      	mov	r4, r0
 800f1d8:	b188      	cbz	r0, 800f1fe <LoRaMacMlmeRequest+0x17e>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f1da:	2413      	movs	r4, #19
 800f1dc:	e00f      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
            queueElement.RestrictCommonReadyToHandle = true;
 800f1de:	2301      	movs	r3, #1
 800f1e0:	f88d 300f 	strb.w	r3, [sp, #15]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 800f1e4:	f000 f9ae 	bl	800f544 <LoRaMacClassBIsAcquisitionInProgress>
 800f1e8:	b108      	cbz	r0, 800f1ee <LoRaMacMlmeRequest+0x16e>
                status = LORAMAC_STATUS_BUSY;
 800f1ea:	2401      	movs	r4, #1
 800f1ec:	e007      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 800f1ee:	f000 f9a6 	bl	800f53e <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 800f1f2:	2000      	movs	r0, #0
 800f1f4:	f000 f9a8 	bl	800f548 <LoRaMacClassBBeaconTimerEvent>
                status = LORAMAC_STATUS_OK;
 800f1f8:	2400      	movs	r4, #0
 800f1fa:	e000      	b.n	800f1fe <LoRaMacMlmeRequest+0x17e>
    switch( mlmeRequest->Type )
 800f1fc:	2402      	movs	r4, #2
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800f1fe:	4b0d      	ldr	r3, [pc, #52]	; (800f234 <LoRaMacMlmeRequest+0x1b4>)
 800f200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f204:	612b      	str	r3, [r5, #16]
    if( status != LORAMAC_STATUS_OK )
 800f206:	b17c      	cbz	r4, 800f228 <LoRaMacMlmeRequest+0x1a8>
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800f208:	f000 fc5e 	bl	800fac8 <LoRaMacConfirmQueueGetCnt>
 800f20c:	2800      	cmp	r0, #0
 800f20e:	f47f af44 	bne.w	800f09a <LoRaMacMlmeRequest+0x1a>
            MacCtx.NodeAckRequested = false;
 800f212:	4b08      	ldr	r3, [pc, #32]	; (800f234 <LoRaMacMlmeRequest+0x1b4>)
 800f214:	2100      	movs	r1, #0
 800f216:	f883 1410 	strb.w	r1, [r3, #1040]	; 0x410
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f21a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800f21e:	f361 0282 	bfi	r2, r1, #2, #1
 800f222:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800f226:	e738      	b.n	800f09a <LoRaMacMlmeRequest+0x1a>
        LoRaMacConfirmQueueAdd( &queueElement );
 800f228:	a803      	add	r0, sp, #12
 800f22a:	f000 fb83 	bl	800f934 <LoRaMacConfirmQueueAdd>
 800f22e:	e734      	b.n	800f09a <LoRaMacMlmeRequest+0x1a>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f230:	2403      	movs	r4, #3
 800f232:	e732      	b.n	800f09a <LoRaMacMlmeRequest+0x1a>
 800f234:	20003458 	.word	0x20003458
 800f238:	200038a0 	.word	0x200038a0
 800f23c:	20008000 	.word	0x20008000

0800f240 <LoRaMacMcpsRequest>:
    void* fBuffer = NULL;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 800f240:	2800      	cmp	r0, #0
 800f242:	f000 80b0 	beq.w	800f3a6 <LoRaMacMcpsRequest+0x166>
{
 800f246:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f24a:	b088      	sub	sp, #32
 800f24c:	460d      	mov	r5, r1
 800f24e:	f04f 0800 	mov.w	r8, #0
 800f252:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( LoRaMacIsBusy( ) == true )
 800f254:	f7fe fff6 	bl	800e244 <LoRaMacIsBusy>
 800f258:	4606      	mov	r6, r0
 800f25a:	b118      	cbz	r0, 800f264 <LoRaMacMcpsRequest+0x24>
    {
        return LORAMAC_STATUS_BUSY;
 800f25c:	2001      	movs	r0, #1

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;

    return status;
}
 800f25e:	b008      	add	sp, #32
 800f260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    macHdr.Value = 0;
 800f264:	4641      	mov	r1, r8
 800f266:	f88d 8010 	strb.w	r8, [sp, #16]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 800f26a:	4f51      	ldr	r7, [pc, #324]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f26c:	2214      	movs	r2, #20
 800f26e:	f207 4034 	addw	r0, r7, #1076	; 0x434
 800f272:	f004 fb00 	bl	8013876 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f276:	2301      	movs	r3, #1
 800f278:	f887 3435 	strb.w	r3, [r7, #1077]	; 0x435
    MacCtx.AckTimeoutRetriesCounter = 1;
 800f27c:	f887 340e 	strb.w	r3, [r7, #1038]	; 0x40e
    switch( mcpsRequest->Type )
 800f280:	7823      	ldrb	r3, [r4, #0]
 800f282:	2b01      	cmp	r3, #1
 800f284:	d059      	beq.n	800f33a <LoRaMacMcpsRequest+0xfa>
 800f286:	2b03      	cmp	r3, #3
 800f288:	d06f      	beq.n	800f36a <LoRaMacMcpsRequest+0x12a>
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d042      	beq.n	800f314 <LoRaMacMcpsRequest+0xd4>
 800f28e:	2700      	movs	r7, #0
 800f290:	46ba      	mov	sl, r7
 800f292:	46b9      	mov	r9, r7
    getPhy.Attribute = PHY_MIN_TX_DR;
 800f294:	2302      	movs	r3, #2
 800f296:	f88d 3018 	strb.w	r3, [sp, #24]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f29a:	4b46      	ldr	r3, [pc, #280]	; (800f3b4 <LoRaMacMcpsRequest+0x174>)
 800f29c:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800f2a0:	f88d 201a 	strb.w	r2, [sp, #26]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f2a4:	a906      	add	r1, sp, #24
 800f2a6:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800f2aa:	f001 f95d 	bl	8010568 <RegionGetPhyParam>
 800f2ae:	9005      	str	r0, [sp, #20]
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 800f2b0:	b240      	sxtb	r0, r0
 800f2b2:	42b8      	cmp	r0, r7
 800f2b4:	bfb8      	it	lt
 800f2b6:	4638      	movlt	r0, r7
    if( readyToSend == true )
 800f2b8:	2e00      	cmp	r6, #0
 800f2ba:	d06e      	beq.n	800f39a <LoRaMacMcpsRequest+0x15a>
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 800f2bc:	4b3d      	ldr	r3, [pc, #244]	; (800f3b4 <LoRaMacMcpsRequest+0x174>)
 800f2be:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800f2c2:	b99b      	cbnz	r3, 800f2ec <LoRaMacMcpsRequest+0xac>
            verify.DatarateParams.Datarate = datarate;
 800f2c4:	f88d 000c 	strb.w	r0, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f2c8:	4b3a      	ldr	r3, [pc, #232]	; (800f3b4 <LoRaMacMcpsRequest+0x174>)
 800f2ca:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800f2ce:	f88d 200e 	strb.w	r2, [sp, #14]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800f2d2:	2205      	movs	r2, #5
 800f2d4:	a903      	add	r1, sp, #12
 800f2d6:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800f2da:	f001 f979 	bl	80105d0 <RegionVerify>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	d063      	beq.n	800f3aa <LoRaMacMcpsRequest+0x16a>
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800f2e2:	f99d 200c 	ldrsb.w	r2, [sp, #12]
 800f2e6:	4b33      	ldr	r3, [pc, #204]	; (800f3b4 <LoRaMacMcpsRequest+0x174>)
 800f2e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 800f2ec:	9500      	str	r5, [sp, #0]
 800f2ee:	4643      	mov	r3, r8
 800f2f0:	4652      	mov	r2, sl
 800f2f2:	4649      	mov	r1, r9
 800f2f4:	a804      	add	r0, sp, #16
 800f2f6:	f7fe ff19 	bl	800e12c <Send>
        if( status == LORAMAC_STATUS_OK )
 800f2fa:	2800      	cmp	r0, #0
 800f2fc:	d148      	bne.n	800f390 <LoRaMacMcpsRequest+0x150>
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 800f2fe:	7822      	ldrb	r2, [r4, #0]
 800f300:	4b2b      	ldr	r3, [pc, #172]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f302:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
            MacCtx.MacFlags.Bits.McpsReq = 1;
 800f306:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800f30a:	f042 0201 	orr.w	r2, r2, #1
 800f30e:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800f312:	e043      	b.n	800f39c <LoRaMacMcpsRequest+0x15c>
            MacCtx.AckTimeoutRetries = 1;
 800f314:	2601      	movs	r6, #1
 800f316:	f887 640d 	strb.w	r6, [r7, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 800f31a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800f31e:	2202      	movs	r2, #2
 800f320:	f362 1347 	bfi	r3, r2, #5, #3
 800f324:	f88d 3010 	strb.w	r3, [sp, #16]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 800f328:	f894 9004 	ldrb.w	r9, [r4, #4]
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 800f32c:	f8d4 a008 	ldr.w	sl, [r4, #8]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 800f330:	f8b4 800c 	ldrh.w	r8, [r4, #12]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 800f334:	f994 700e 	ldrsb.w	r7, [r4, #14]
            break;
 800f338:	e7ac      	b.n	800f294 <LoRaMacMcpsRequest+0x54>
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 800f33a:	7be3      	ldrb	r3, [r4, #15]
 800f33c:	2b08      	cmp	r3, #8
 800f33e:	bf28      	it	cs
 800f340:	2308      	movcs	r3, #8
 800f342:	4a1b      	ldr	r2, [pc, #108]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f344:	f882 340d 	strb.w	r3, [r2, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 800f348:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800f34c:	2204      	movs	r2, #4
 800f34e:	f362 1347 	bfi	r3, r2, #5, #3
 800f352:	f88d 3010 	strb.w	r3, [sp, #16]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 800f356:	f894 9004 	ldrb.w	r9, [r4, #4]
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 800f35a:	f8d4 a008 	ldr.w	sl, [r4, #8]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 800f35e:	f8b4 800c 	ldrh.w	r8, [r4, #12]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 800f362:	f994 700e 	ldrsb.w	r7, [r4, #14]
            readyToSend = true;
 800f366:	2601      	movs	r6, #1
            break;
 800f368:	e794      	b.n	800f294 <LoRaMacMcpsRequest+0x54>
            MacCtx.AckTimeoutRetries = 1;
 800f36a:	2601      	movs	r6, #1
 800f36c:	4b10      	ldr	r3, [pc, #64]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f36e:	f883 640d 	strb.w	r6, [r3, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 800f372:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800f376:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800f37a:	f88d 3010 	strb.w	r3, [sp, #16]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 800f37e:	f8d4 a004 	ldr.w	sl, [r4, #4]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 800f382:	f8b4 8008 	ldrh.w	r8, [r4, #8]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 800f386:	f994 700a 	ldrsb.w	r7, [r4, #10]
    uint8_t fPort = 0;
 800f38a:	f04f 0900 	mov.w	r9, #0
            break;
 800f38e:	e781      	b.n	800f294 <LoRaMacMcpsRequest+0x54>
            MacCtx.NodeAckRequested = false;
 800f390:	4b07      	ldr	r3, [pc, #28]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f392:	2200      	movs	r2, #0
 800f394:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 800f398:	e000      	b.n	800f39c <LoRaMacMcpsRequest+0x15c>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800f39a:	2002      	movs	r0, #2
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800f39c:	4b04      	ldr	r3, [pc, #16]	; (800f3b0 <LoRaMacMcpsRequest+0x170>)
 800f39e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3a2:	6123      	str	r3, [r4, #16]
    return status;
 800f3a4:	e75b      	b.n	800f25e <LoRaMacMcpsRequest+0x1e>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f3a6:	2003      	movs	r0, #3
}
 800f3a8:	4770      	bx	lr
                return LORAMAC_STATUS_PARAMETER_INVALID;
 800f3aa:	2003      	movs	r0, #3
 800f3ac:	e757      	b.n	800f25e <LoRaMacMcpsRequest+0x1e>
 800f3ae:	bf00      	nop
 800f3b0:	20003458 	.word	0x20003458
 800f3b4:	20008000 	.word	0x20008000

0800f3b8 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 800f3b8:	b510      	push	{r4, lr}
 800f3ba:	b082      	sub	sp, #8
 800f3bc:	4604      	mov	r4, r0
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 800f3be:	f88d 0004 	strb.w	r0, [sp, #4]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 800f3c2:	220f      	movs	r2, #15
 800f3c4:	a901      	add	r1, sp, #4
 800f3c6:	4b09      	ldr	r3, [pc, #36]	; (800f3ec <LoRaMacTestSetDutyCycleOn+0x34>)
 800f3c8:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800f3cc:	f001 f900 	bl	80105d0 <RegionVerify>
 800f3d0:	b148      	cbz	r0, 800f3e6 <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 800f3d2:	4b06      	ldr	r3, [pc, #24]	; (800f3ec <LoRaMacTestSetDutyCycleOn+0x34>)
 800f3d4:	f883 411c 	strb.w	r4, [r3, #284]	; 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f3d8:	4a05      	ldr	r2, [pc, #20]	; (800f3f0 <LoRaMacTestSetDutyCycleOn+0x38>)
 800f3da:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f3de:	f043 0320 	orr.w	r3, r3, #32
 800f3e2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800f3e6:	b002      	add	sp, #8
 800f3e8:	bd10      	pop	{r4, pc}
 800f3ea:	bf00      	nop
 800f3ec:	20008000 	.word	0x20008000
 800f3f0:	20003458 	.word	0x20003458

0800f3f4 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 800f3f4:	b538      	push	{r3, r4, r5, lr}
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 800f3f6:	f7ff f975 	bl	800e6e4 <LoRaMacStop>
 800f3fa:	b110      	cbz	r0, 800f402 <LoRaMacDeInitialization+0xe>
        // Return success
        return LORAMAC_STATUS_OK;
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 800f3fc:	2401      	movs	r4, #1
    }
}
 800f3fe:	4620      	mov	r0, r4
 800f400:	bd38      	pop	{r3, r4, r5, pc}
 800f402:	4604      	mov	r4, r0
        TimerStop( &MacCtx.TxDelayedTimer );
 800f404:	4d0c      	ldr	r5, [pc, #48]	; (800f438 <LoRaMacDeInitialization+0x44>)
 800f406:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800f40a:	f006 fb71 	bl	8015af0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 800f40e:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800f412:	f006 fb6d 	bl	8015af0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 800f416:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800f41a:	f006 fb69 	bl	8015af0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.AckTimeoutTimer );
 800f41e:	f505 707d 	add.w	r0, r5, #1012	; 0x3f4
 800f422:	f006 fb65 	bl	8015af0 <UTIL_TIMER_Stop>
        LoRaMacClassBHaltBeaconing( );
 800f426:	f000 f89d 	bl	800f564 <LoRaMacClassBHaltBeaconing>
        ResetMacParameters( false );
 800f42a:	2000      	movs	r0, #0
 800f42c:	f7fe fc1e 	bl	800dc6c <ResetMacParameters>
        Radio.Sleep( );
 800f430:	4b02      	ldr	r3, [pc, #8]	; (800f43c <LoRaMacDeInitialization+0x48>)
 800f432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f434:	4798      	blx	r3
        return LORAMAC_STATUS_OK;
 800f436:	e7e2      	b.n	800f3fe <LoRaMacDeInitialization+0xa>
 800f438:	20003458 	.word	0x20003458
 800f43c:	080171b0 	.word	0x080171b0

0800f440 <CalcNextV10X>:
#include "LoRaMacAdr.h"
#include "LoRaMacVersion.h"

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 800f440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f444:	b089      	sub	sp, #36	; 0x24
 800f446:	460f      	mov	r7, r1
 800f448:	4616      	mov	r6, r2
 800f44a:	461d      	mov	r5, r3
    bool adrAckReq = false;
    int8_t datarate = adrNext->Datarate;
 800f44c:	f990 9010 	ldrsb.w	r9, [r0, #16]
    int8_t txPower = adrNext->TxPower;
 800f450:	f990 b011 	ldrsb.w	fp, [r0, #17]
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 800f454:	6883      	ldr	r3, [r0, #8]
 800f456:	602b      	str	r3, [r5, #0]

    if( adrNext->AdrEnabled == true )
 800f458:	f890 8005 	ldrb.w	r8, [r0, #5]
 800f45c:	f1b8 0f00 	cmp.w	r8, #0
 800f460:	d107      	bne.n	800f472 <CalcNextV10X+0x32>
                }
            }
        }
    }

    *drOut = datarate;
 800f462:	f887 9000 	strb.w	r9, [r7]
    *txPowOut = txPower;
 800f466:	f886 b000 	strb.w	fp, [r6]
    return adrAckReq;
}
 800f46a:	4640      	mov	r0, r8
 800f46c:	b009      	add	sp, #36	; 0x24
 800f46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f472:	4604      	mov	r4, r0
        getPhy.Attribute = PHY_MIN_TX_DR;
 800f474:	2302      	movs	r3, #2
 800f476:	f88d 3018 	strb.w	r3, [sp, #24]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800f47a:	7c83      	ldrb	r3, [r0, #18]
 800f47c:	f88d 301a 	strb.w	r3, [sp, #26]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800f480:	a906      	add	r1, sp, #24
 800f482:	7cc0      	ldrb	r0, [r0, #19]
 800f484:	f001 f870 	bl	8010568 <RegionGetPhyParam>
 800f488:	9005      	str	r0, [sp, #20]
        minTxDatarate = phyParam.Value;
 800f48a:	fa4f fa80 	sxtb.w	sl, r0
        datarate = MAX( datarate, minTxDatarate );
 800f48e:	464a      	mov	r2, r9
 800f490:	45d1      	cmp	r9, sl
 800f492:	bfb8      	it	lt
 800f494:	4652      	movlt	r2, sl
 800f496:	9201      	str	r2, [sp, #4]
        if( datarate == minTxDatarate )
 800f498:	45d1      	cmp	r9, sl
 800f49a:	dc04      	bgt.n	800f4a6 <CalcNextV10X+0x66>
            *adrAckCounter = 0;
 800f49c:	2300      	movs	r3, #0
 800f49e:	602b      	str	r3, [r5, #0]
        datarate = MAX( datarate, minTxDatarate );
 800f4a0:	4691      	mov	r9, r2
            adrAckReq = false;
 800f4a2:	4698      	mov	r8, r3
 800f4a4:	e7dd      	b.n	800f462 <CalcNextV10X+0x22>
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 800f4a6:	68a2      	ldr	r2, [r4, #8]
 800f4a8:	89a3      	ldrh	r3, [r4, #12]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d201      	bcs.n	800f4b2 <CalcNextV10X+0x72>
                adrAckReq = false;
 800f4ae:	f04f 0800 	mov.w	r8, #0
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 800f4b2:	89e1      	ldrh	r1, [r4, #14]
 800f4b4:	440b      	add	r3, r1
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d202      	bcs.n	800f4c0 <CalcNextV10X+0x80>
        datarate = MAX( datarate, minTxDatarate );
 800f4ba:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f4be:	e7d0      	b.n	800f462 <CalcNextV10X+0x22>
                getPhy.Attribute = PHY_MAX_TX_POWER;
 800f4c0:	2308      	movs	r3, #8
 800f4c2:	f88d 3018 	strb.w	r3, [sp, #24]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800f4c6:	a906      	add	r1, sp, #24
 800f4c8:	7ce0      	ldrb	r0, [r4, #19]
 800f4ca:	f001 f84d 	bl	8010568 <RegionGetPhyParam>
 800f4ce:	9005      	str	r0, [sp, #20]
                txPower = phyParam.Value;
 800f4d0:	fa4f fb80 	sxtb.w	fp, r0
                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 800f4d4:	68a3      	ldr	r3, [r4, #8]
 800f4d6:	89e2      	ldrh	r2, [r4, #14]
 800f4d8:	fbb3 f1f2 	udiv	r1, r3, r2
 800f4dc:	fb02 3311 	mls	r3, r2, r1, r3
 800f4e0:	2b01      	cmp	r3, #1
 800f4e2:	d002      	beq.n	800f4ea <CalcNextV10X+0xaa>
        datarate = MAX( datarate, minTxDatarate );
 800f4e4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f4e8:	e7bb      	b.n	800f462 <CalcNextV10X+0x22>
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800f4ea:	2322      	movs	r3, #34	; 0x22
 800f4ec:	f88d 3018 	strb.w	r3, [sp, #24]
                    getPhy.Datarate = datarate;
 800f4f0:	9b01      	ldr	r3, [sp, #4]
 800f4f2:	f88d 3019 	strb.w	r3, [sp, #25]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800f4f6:	7ca3      	ldrb	r3, [r4, #18]
 800f4f8:	f88d 301a 	strb.w	r3, [sp, #26]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800f4fc:	a906      	add	r1, sp, #24
 800f4fe:	7ce0      	ldrb	r0, [r4, #19]
 800f500:	f001 f832 	bl	8010568 <RegionGetPhyParam>
 800f504:	9005      	str	r0, [sp, #20]
                    datarate = phyParam.Value;
 800f506:	fa4f f980 	sxtb.w	r9, r0
                    if( datarate == minTxDatarate )
 800f50a:	45ca      	cmp	sl, r9
 800f50c:	d1a9      	bne.n	800f462 <CalcNextV10X+0x22>
                        if( adrNext->UpdateChanMask == true )
 800f50e:	f894 8004 	ldrb.w	r8, [r4, #4]
 800f512:	f1b8 0f00 	cmp.w	r8, #0
 800f516:	d0a4      	beq.n	800f462 <CalcNextV10X+0x22>
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800f518:	2302      	movs	r3, #2
 800f51a:	f88d 3010 	strb.w	r3, [sp, #16]
                            RegionInitDefaults( adrNext->Region, &params );
 800f51e:	a902      	add	r1, sp, #8
 800f520:	7ce0      	ldrb	r0, [r4, #19]
 800f522:	f001 f847 	bl	80105b4 <RegionInitDefaults>
                        adrAckReq = false;
 800f526:	f04f 0800 	mov.w	r8, #0
 800f52a:	e79a      	b.n	800f462 <CalcNextV10X+0x22>

0800f52c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 800f52c:	b510      	push	{r4, lr}
    if( adrNext->Version.Fields.Minor == 0 )
 800f52e:	7884      	ldrb	r4, [r0, #2]
 800f530:	b10c      	cbz	r4, 800f536 <LoRaMacAdrCalcNext+0xa>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
    }
    return false;
 800f532:	2000      	movs	r0, #0
}
 800f534:	bd10      	pop	{r4, pc}
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 800f536:	f7ff ff83 	bl	800f440 <CalcNextV10X>
 800f53a:	e7fb      	b.n	800f534 <LoRaMacAdrCalcNext+0x8>

0800f53c <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f53c:	4770      	bx	lr

0800f53e <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f53e:	4770      	bx	lr

0800f540 <LoRaMacClassBSetPingSlotState>:
void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f540:	4770      	bx	lr

0800f542 <LoRaMacClassBSetMulticastSlotState>:
void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f542:	4770      	bx	lr

0800f544 <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f544:	2000      	movs	r0, #0
 800f546:	4770      	bx	lr

0800f548 <LoRaMacClassBBeaconTimerEvent>:
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f548:	4770      	bx	lr

0800f54a <LoRaMacClassBPingSlotTimerEvent>:
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f54a:	4770      	bx	lr

0800f54c <LoRaMacClassBMulticastSlotTimerEvent>:
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f54c:	4770      	bx	lr

0800f54e <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f54e:	2000      	movs	r0, #0
 800f550:	4770      	bx	lr

0800f552 <LoRaMacClassBIsBeaconExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f552:	2000      	movs	r0, #0
 800f554:	4770      	bx	lr

0800f556 <LoRaMacClassBIsPingExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f556:	2000      	movs	r0, #0
 800f558:	4770      	bx	lr

0800f55a <LoRaMacClassBIsMulticastExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f55a:	2000      	movs	r0, #0
 800f55c:	4770      	bx	lr

0800f55e <LoRaMacClassBIsBeaconModeActive>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f55e:	2000      	movs	r0, #0
 800f560:	4770      	bx	lr

0800f562 <LoRaMacClassBSetPingSlotInfo>:
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f562:	4770      	bx	lr

0800f564 <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f564:	4770      	bx	lr

0800f566 <LoRaMacClassBResumeBeaconing>:
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f566:	4770      	bx	lr

0800f568 <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f568:	2002      	movs	r0, #2
 800f56a:	4770      	bx	lr

0800f56c <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f56c:	2002      	movs	r0, #2
 800f56e:	4770      	bx	lr

0800f570 <LoRaMacMibClassBSetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f570:	2002      	movs	r0, #2
 800f572:	4770      	bx	lr

0800f574 <LoRaMacClassBPingSlotInfoAns>:
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f574:	4770      	bx	lr

0800f576 <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f576:	2000      	movs	r0, #0
 800f578:	4770      	bx	lr

0800f57a <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f57a:	4770      	bx	lr

0800f57c <LoRaMacClassBDeviceTimeAns>:
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f57c:	4770      	bx	lr

0800f57e <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f57e:	2000      	movs	r0, #0
 800f580:	4770      	bx	lr

0800f582 <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f582:	2000      	movs	r0, #0
 800f584:	4770      	bx	lr

0800f586 <LoRaMacClassBStopRxSlots>:
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f586:	4770      	bx	lr

0800f588 <LoRaMacClassBProcess>:
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800f588:	4770      	bx	lr

0800f58a <IsSlotFree>:
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
    uint8_t* mem = ( uint8_t* )slot;

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800f58a:	2300      	movs	r3, #0
 800f58c:	2b0f      	cmp	r3, #15
 800f58e:	d804      	bhi.n	800f59a <IsSlotFree+0x10>
    {
        if( mem[size] != 0x00 )
 800f590:	5cc2      	ldrb	r2, [r0, r3]
 800f592:	b922      	cbnz	r2, 800f59e <IsSlotFree+0x14>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800f594:	3301      	adds	r3, #1
 800f596:	b29b      	uxth	r3, r3
 800f598:	e7f8      	b.n	800f58c <IsSlotFree+0x2>
        {
            return false;
        }
    }
    return true;
 800f59a:	2001      	movs	r0, #1
 800f59c:	4770      	bx	lr
            return false;
 800f59e:	2000      	movs	r0, #0
}
 800f5a0:	4770      	bx	lr
	...

0800f5a4 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 800f5a4:	b538      	push	{r3, r4, r5, lr}
    uint8_t itr = 0;
 800f5a6:	2400      	movs	r4, #0

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 800f5a8:	0123      	lsls	r3, r4, #4
 800f5aa:	3308      	adds	r3, #8
 800f5ac:	4d06      	ldr	r5, [pc, #24]	; (800f5c8 <MallocNewMacCommandSlot+0x24>)
 800f5ae:	441d      	add	r5, r3
 800f5b0:	4628      	mov	r0, r5
 800f5b2:	f7ff ffea 	bl	800f58a <IsSlotFree>
 800f5b6:	b920      	cbnz	r0, 800f5c2 <MallocNewMacCommandSlot+0x1e>
    {
        itr++;
 800f5b8:	3401      	adds	r4, #1
 800f5ba:	b2e4      	uxtb	r4, r4
        if( itr == NUM_OF_MAC_COMMANDS )
 800f5bc:	2c0f      	cmp	r4, #15
 800f5be:	d1f3      	bne.n	800f5a8 <MallocNewMacCommandSlot+0x4>
        {
            return NULL;
 800f5c0:	2500      	movs	r5, #0
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
}
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	bd38      	pop	{r3, r4, r5, pc}
 800f5c6:	bf00      	nop
 800f5c8:	20003974 	.word	0x20003974

0800f5cc <LinkedListInit>:
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
    if( list == NULL )
 800f5cc:	b120      	cbz	r0, 800f5d8 <LinkedListInit+0xc>
    {
        return false;
    }

    list->First = NULL;
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	6002      	str	r2, [r0, #0]
    list->Last = NULL;
 800f5d2:	6042      	str	r2, [r0, #4]

    return true;
 800f5d4:	2001      	movs	r0, #1
 800f5d6:	4770      	bx	lr
        return false;
 800f5d8:	2000      	movs	r0, #0
}
 800f5da:	4770      	bx	lr

0800f5dc <LinkedListAdd>:
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800f5dc:	4603      	mov	r3, r0
 800f5de:	b160      	cbz	r0, 800f5fa <LinkedListAdd+0x1e>
 800f5e0:	b169      	cbz	r1, 800f5fe <LinkedListAdd+0x22>
    {
        return false;
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 800f5e2:	6802      	ldr	r2, [r0, #0]
 800f5e4:	b13a      	cbz	r2, 800f5f6 <LinkedListAdd+0x1a>
    {
        list->First = element;
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 800f5e6:	685a      	ldr	r2, [r3, #4]
 800f5e8:	b102      	cbz	r2, 800f5ec <LinkedListAdd+0x10>
    {
        list->Last->Next = element;
 800f5ea:	6011      	str	r1, [r2, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	600a      	str	r2, [r1, #0]

    // Update the last entry of the list.
    list->Last = element;
 800f5f0:	6059      	str	r1, [r3, #4]

    return true;
 800f5f2:	2001      	movs	r0, #1
 800f5f4:	4770      	bx	lr
        list->First = element;
 800f5f6:	6001      	str	r1, [r0, #0]
 800f5f8:	e7f5      	b.n	800f5e6 <LinkedListAdd+0xa>
        return false;
 800f5fa:	2000      	movs	r0, #0
 800f5fc:	4770      	bx	lr
 800f5fe:	2000      	movs	r0, #0
}
 800f600:	4770      	bx	lr

0800f602 <LinkedListGetPrevious>:
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800f602:	b160      	cbz	r0, 800f61e <LinkedListGetPrevious+0x1c>
 800f604:	b161      	cbz	r1, 800f620 <LinkedListGetPrevious+0x1e>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 800f606:	6800      	ldr	r0, [r0, #0]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 800f608:	4281      	cmp	r1, r0
 800f60a:	d102      	bne.n	800f612 <LinkedListGetPrevious+0x10>
            curElement = curElement->Next;
        }
    }
    else
    {
        curElement = NULL;
 800f60c:	2000      	movs	r0, #0
    }

    return curElement;
}
 800f60e:	4770      	bx	lr
            curElement = curElement->Next;
 800f610:	4618      	mov	r0, r3
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 800f612:	2800      	cmp	r0, #0
 800f614:	d0fb      	beq.n	800f60e <LinkedListGetPrevious+0xc>
 800f616:	6803      	ldr	r3, [r0, #0]
 800f618:	428b      	cmp	r3, r1
 800f61a:	d1f9      	bne.n	800f610 <LinkedListGetPrevious+0xe>
 800f61c:	4770      	bx	lr
 800f61e:	4770      	bx	lr
        return NULL;
 800f620:	4608      	mov	r0, r1
 800f622:	4770      	bx	lr

0800f624 <LinkedListRemove>:
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800f624:	b1b8      	cbz	r0, 800f656 <LinkedListRemove+0x32>
{
 800f626:	b538      	push	{r3, r4, r5, lr}
 800f628:	460c      	mov	r4, r1
 800f62a:	4605      	mov	r5, r0
    if( ( list == NULL ) || ( element == NULL ) )
 800f62c:	b1a9      	cbz	r1, 800f65a <LinkedListRemove+0x36>
    {
        return false;
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 800f62e:	f7ff ffe8 	bl	800f602 <LinkedListGetPrevious>

    if( list->First == element )
 800f632:	682b      	ldr	r3, [r5, #0]
 800f634:	42a3      	cmp	r3, r4
 800f636:	d009      	beq.n	800f64c <LinkedListRemove+0x28>
    {
        list->First = element->Next;
    }

    if( list->Last == element )
 800f638:	686b      	ldr	r3, [r5, #4]
 800f63a:	42a3      	cmp	r3, r4
 800f63c:	d009      	beq.n	800f652 <LinkedListRemove+0x2e>
    {
        list->Last = PrevElement;
    }

    if( PrevElement != NULL )
 800f63e:	b108      	cbz	r0, 800f644 <LinkedListRemove+0x20>
    {
        PrevElement->Next = element->Next;
 800f640:	6823      	ldr	r3, [r4, #0]
 800f642:	6003      	str	r3, [r0, #0]
    }

    element->Next = NULL;
 800f644:	2300      	movs	r3, #0
 800f646:	6023      	str	r3, [r4, #0]

    return true;
 800f648:	2001      	movs	r0, #1
}
 800f64a:	bd38      	pop	{r3, r4, r5, pc}
        list->First = element->Next;
 800f64c:	6823      	ldr	r3, [r4, #0]
 800f64e:	602b      	str	r3, [r5, #0]
 800f650:	e7f2      	b.n	800f638 <LinkedListRemove+0x14>
        list->Last = PrevElement;
 800f652:	6068      	str	r0, [r5, #4]
 800f654:	e7f3      	b.n	800f63e <LinkedListRemove+0x1a>
        return false;
 800f656:	2000      	movs	r0, #0
}
 800f658:	4770      	bx	lr
        return false;
 800f65a:	2000      	movs	r0, #0
 800f65c:	e7f5      	b.n	800f64a <LinkedListRemove+0x26>

0800f65e <IsSticky>:
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
    switch( cid )
 800f65e:	2805      	cmp	r0, #5
 800f660:	d006      	beq.n	800f670 <IsSticky+0x12>
 800f662:	d307      	bcc.n	800f674 <IsSticky+0x16>
 800f664:	3808      	subs	r0, #8
 800f666:	b2c0      	uxtb	r0, r0
 800f668:	2802      	cmp	r0, #2
 800f66a:	d905      	bls.n	800f678 <IsSticky+0x1a>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
        default:
            return false;
 800f66c:	2000      	movs	r0, #0
 800f66e:	4770      	bx	lr
    switch( cid )
 800f670:	2001      	movs	r0, #1
 800f672:	4770      	bx	lr
            return false;
 800f674:	2000      	movs	r0, #0
 800f676:	4770      	bx	lr
    switch( cid )
 800f678:	2001      	movs	r0, #1
    }
}
 800f67a:	4770      	bx	lr

0800f67c <IsConfirmationRequired>:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
    }
}
 800f67c:	2000      	movs	r0, #0
 800f67e:	4770      	bx	lr

0800f680 <FreeMacCommandSlot>:
    if( slot == NULL )
 800f680:	b130      	cbz	r0, 800f690 <FreeMacCommandSlot+0x10>
{
 800f682:	b508      	push	{r3, lr}
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 800f684:	2210      	movs	r2, #16
 800f686:	2100      	movs	r1, #0
 800f688:	f004 f8f5 	bl	8013876 <memset1>
    return true;
 800f68c:	2001      	movs	r0, #1
}
 800f68e:	bd08      	pop	{r3, pc}
        return false;
 800f690:	2000      	movs	r0, #0
}
 800f692:	4770      	bx	lr

0800f694 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 800f694:	b510      	push	{r4, lr}
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 800f696:	4c05      	ldr	r4, [pc, #20]	; (800f6ac <LoRaMacCommandsInit+0x18>)
 800f698:	22fc      	movs	r2, #252	; 0xfc
 800f69a:	2100      	movs	r1, #0
 800f69c:	4620      	mov	r0, r4
 800f69e:	f004 f8ea 	bl	8013876 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 800f6a2:	4620      	mov	r0, r4
 800f6a4:	f7ff ff92 	bl	800f5cc <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
}
 800f6a8:	2000      	movs	r0, #0
 800f6aa:	bd10      	pop	{r4, pc}
 800f6ac:	20003974 	.word	0x20003974

0800f6b0 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
    if( payload == NULL )
 800f6b0:	b321      	cbz	r1, 800f6fc <LoRaMacCommandsAddCmd+0x4c>
{
 800f6b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6b4:	4605      	mov	r5, r0
 800f6b6:	4614      	mov	r4, r2
 800f6b8:	460f      	mov	r7, r1
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 800f6ba:	f7ff ff73 	bl	800f5a4 <MallocNewMacCommandSlot>

    if( newCmd == NULL )
 800f6be:	4606      	mov	r6, r0
 800f6c0:	b1f0      	cbz	r0, 800f700 <LoRaMacCommandsAddCmd+0x50>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 800f6c2:	4601      	mov	r1, r0
 800f6c4:	4810      	ldr	r0, [pc, #64]	; (800f708 <LoRaMacCommandsAddCmd+0x58>)
 800f6c6:	f7ff ff89 	bl	800f5dc <LinkedListAdd>
 800f6ca:	b1d8      	cbz	r0, 800f704 <LoRaMacCommandsAddCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
 800f6cc:	7135      	strb	r5, [r6, #4]
    newCmd->PayloadSize = payloadSize;
 800f6ce:	60b4      	str	r4, [r6, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 800f6d0:	b2a2      	uxth	r2, r4
 800f6d2:	4639      	mov	r1, r7
 800f6d4:	1d70      	adds	r0, r6, #5
 800f6d6:	f004 f8b6 	bl	8013846 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 800f6da:	4628      	mov	r0, r5
 800f6dc:	f7ff ffbf 	bl	800f65e <IsSticky>
 800f6e0:	7330      	strb	r0, [r6, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	f7ff ffca 	bl	800f67c <IsConfirmationRequired>
 800f6e8:	7370      	strb	r0, [r6, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 800f6ea:	4b07      	ldr	r3, [pc, #28]	; (800f708 <LoRaMacCommandsAddCmd+0x58>)
 800f6ec:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800f6f0:	4414      	add	r4, r2
 800f6f2:	3401      	adds	r4, #1
 800f6f4:	f8c3 40f8 	str.w	r4, [r3, #248]	; 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 800f6f8:	2000      	movs	r0, #0
}
 800f6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800f6fc:	2001      	movs	r0, #1
}
 800f6fe:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 800f700:	2002      	movs	r0, #2
 800f702:	e7fa      	b.n	800f6fa <LoRaMacCommandsAddCmd+0x4a>
        return LORAMAC_COMMANDS_ERROR;
 800f704:	2005      	movs	r0, #5
 800f706:	e7f8      	b.n	800f6fa <LoRaMacCommandsAddCmd+0x4a>
 800f708:	20003974 	.word	0x20003974

0800f70c <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
    if( macCmd == NULL )
 800f70c:	b1a0      	cbz	r0, 800f738 <LoRaMacCommandsRemoveCmd+0x2c>
{
 800f70e:	b510      	push	{r4, lr}
 800f710:	4604      	mov	r4, r0
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 800f712:	4601      	mov	r1, r0
 800f714:	480b      	ldr	r0, [pc, #44]	; (800f744 <LoRaMacCommandsRemoveCmd+0x38>)
 800f716:	f7ff ff85 	bl	800f624 <LinkedListRemove>
 800f71a:	b178      	cbz	r0, 800f73c <LoRaMacCommandsRemoveCmd+0x30>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 800f71c:	68a1      	ldr	r1, [r4, #8]
 800f71e:	4a09      	ldr	r2, [pc, #36]	; (800f744 <LoRaMacCommandsRemoveCmd+0x38>)
 800f720:	f8d2 30f8 	ldr.w	r3, [r2, #248]	; 0xf8
 800f724:	1a5b      	subs	r3, r3, r1
 800f726:	3b01      	subs	r3, #1
 800f728:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 800f72c:	4620      	mov	r0, r4
 800f72e:	f7ff ffa7 	bl	800f680 <FreeMacCommandSlot>
 800f732:	b128      	cbz	r0, 800f740 <LoRaMacCommandsRemoveCmd+0x34>
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    return LORAMAC_COMMANDS_SUCCESS;
 800f734:	2000      	movs	r0, #0
}
 800f736:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800f738:	2001      	movs	r0, #1
}
 800f73a:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 800f73c:	2003      	movs	r0, #3
 800f73e:	e7fa      	b.n	800f736 <LoRaMacCommandsRemoveCmd+0x2a>
        return LORAMAC_COMMANDS_ERROR;
 800f740:	2005      	movs	r0, #5
 800f742:	e7f8      	b.n	800f736 <LoRaMacCommandsRemoveCmd+0x2a>
 800f744:	20003974 	.word	0x20003974

0800f748 <LoRaMacCommandsGetCmd>:
LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800f748:	4b06      	ldr	r3, [pc, #24]	; (800f764 <LoRaMacCommandsGetCmd+0x1c>)
 800f74a:	681b      	ldr	r3, [r3, #0]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 800f74c:	e000      	b.n	800f750 <LoRaMacCommandsGetCmd+0x8>
    {
        curElement = curElement->Next;
 800f74e:	681b      	ldr	r3, [r3, #0]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 800f750:	b113      	cbz	r3, 800f758 <LoRaMacCommandsGetCmd+0x10>
 800f752:	791a      	ldrb	r2, [r3, #4]
 800f754:	4282      	cmp	r2, r0
 800f756:	d1fa      	bne.n	800f74e <LoRaMacCommandsGetCmd+0x6>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 800f758:	600b      	str	r3, [r1, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 800f75a:	b10b      	cbz	r3, 800f760 <LoRaMacCommandsGetCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }
    return LORAMAC_COMMANDS_SUCCESS;
 800f75c:	2000      	movs	r0, #0
 800f75e:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 800f760:	2003      	movs	r0, #3
}
 800f762:	4770      	bx	lr
 800f764:	20003974 	.word	0x20003974

0800f768 <LoRaMacCommandsRemoveNoneStickyCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800f768:	4b0a      	ldr	r3, [pc, #40]	; (800f794 <LoRaMacCommandsRemoveNoneStickyCmds+0x2c>)
 800f76a:	6818      	ldr	r0, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800f76c:	b120      	cbz	r0, 800f778 <LoRaMacCommandsRemoveNoneStickyCmds+0x10>
    {
        if( curElement->IsSticky == false )
 800f76e:	7b03      	ldrb	r3, [r0, #12]
 800f770:	b11b      	cbz	r3, 800f77a <LoRaMacCommandsRemoveNoneStickyCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
            curElement = nexElement;
        }
        else
        {
            curElement = curElement->Next;
 800f772:	6800      	ldr	r0, [r0, #0]
 800f774:	e7fa      	b.n	800f76c <LoRaMacCommandsRemoveNoneStickyCmds+0x4>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800f776:	bd10      	pop	{r4, pc}
 800f778:	4770      	bx	lr
{
 800f77a:	b510      	push	{r4, lr}
            nexElement = curElement->Next;
 800f77c:	6804      	ldr	r4, [r0, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 800f77e:	f7ff ffc5 	bl	800f70c <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 800f782:	4620      	mov	r0, r4
    while( curElement != NULL )
 800f784:	2800      	cmp	r0, #0
 800f786:	d0f6      	beq.n	800f776 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        if( curElement->IsSticky == false )
 800f788:	7b03      	ldrb	r3, [r0, #12]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d0f6      	beq.n	800f77c <LoRaMacCommandsRemoveNoneStickyCmds+0x14>
            curElement = curElement->Next;
 800f78e:	6800      	ldr	r0, [r0, #0]
 800f790:	e7f8      	b.n	800f784 <LoRaMacCommandsRemoveNoneStickyCmds+0x1c>
 800f792:	bf00      	nop
 800f794:	20003974 	.word	0x20003974

0800f798 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 800f798:	b570      	push	{r4, r5, r6, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800f79a:	4b0b      	ldr	r3, [pc, #44]	; (800f7c8 <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
 800f79c:	681c      	ldr	r4, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800f79e:	e000      	b.n	800f7a2 <LoRaMacCommandsRemoveStickyAnsCmds+0xa>
{
 800f7a0:	4634      	mov	r4, r6
    while( curElement != NULL )
 800f7a2:	b17c      	cbz	r4, 800f7c4 <LoRaMacCommandsRemoveStickyAnsCmds+0x2c>
    {
        nexElement = curElement->Next;
 800f7a4:	6826      	ldr	r6, [r4, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 800f7a6:	7925      	ldrb	r5, [r4, #4]
 800f7a8:	4628      	mov	r0, r5
 800f7aa:	f7ff ff58 	bl	800f65e <IsSticky>
 800f7ae:	2800      	cmp	r0, #0
 800f7b0:	d0f6      	beq.n	800f7a0 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 800f7b2:	4628      	mov	r0, r5
 800f7b4:	f7ff ff62 	bl	800f67c <IsConfirmationRequired>
        if( ( IsSticky( curElement->CID ) == true ) &&
 800f7b8:	2800      	cmp	r0, #0
 800f7ba:	d1f1      	bne.n	800f7a0 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 800f7bc:	4620      	mov	r0, r4
 800f7be:	f7ff ffa5 	bl	800f70c <LoRaMacCommandsRemoveCmd>
 800f7c2:	e7ed      	b.n	800f7a0 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
        }
        curElement = nexElement;
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800f7c4:	2000      	movs	r0, #0
 800f7c6:	bd70      	pop	{r4, r5, r6, pc}
 800f7c8:	20003974 	.word	0x20003974

0800f7cc <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 800f7cc:	b128      	cbz	r0, 800f7da <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = CommandsCtx.SerializedCmdsSize;
 800f7ce:	4a04      	ldr	r2, [pc, #16]	; (800f7e0 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 800f7d0:	f8d2 20f8 	ldr.w	r2, [r2, #248]	; 0xf8
 800f7d4:	6002      	str	r2, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 800f7d6:	2000      	movs	r0, #0
 800f7d8:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 800f7da:	2001      	movs	r0, #1
}
 800f7dc:	4770      	bx	lr
 800f7de:	bf00      	nop
 800f7e0:	20003974 	.word	0x20003974

0800f7e4 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 800f7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 800f7e8:	4b16      	ldr	r3, [pc, #88]	; (800f844 <LoRaMacCommandsSerializeCmds+0x60>)
 800f7ea:	681c      	ldr	r4, [r3, #0]
    MacCommand_t* nextElement;
    uint8_t itr = 0;

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 800f7ec:	b32a      	cbz	r2, 800f83a <LoRaMacCommandsSerializeCmds+0x56>
 800f7ee:	4607      	mov	r7, r0
 800f7f0:	4688      	mov	r8, r1
 800f7f2:	4616      	mov	r6, r2
 800f7f4:	b319      	cbz	r1, 800f83e <LoRaMacCommandsSerializeCmds+0x5a>
    uint8_t itr = 0;
 800f7f6:	2100      	movs	r1, #0
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
 800f7f8:	b194      	cbz	r4, 800f820 <LoRaMacCommandsSerializeCmds+0x3c>
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 800f7fa:	1a7a      	subs	r2, r7, r1
 800f7fc:	68a3      	ldr	r3, [r4, #8]
 800f7fe:	3301      	adds	r3, #1
 800f800:	429a      	cmp	r2, r3
 800f802:	d30d      	bcc.n	800f820 <LoRaMacCommandsSerializeCmds+0x3c>
        {
            buffer[itr++] = curElement->CID;
 800f804:	1c4d      	adds	r5, r1, #1
 800f806:	b2ed      	uxtb	r5, r5
 800f808:	7923      	ldrb	r3, [r4, #4]
 800f80a:	5473      	strb	r3, [r6, r1]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 800f80c:	8922      	ldrh	r2, [r4, #8]
 800f80e:	1d61      	adds	r1, r4, #5
 800f810:	1970      	adds	r0, r6, r5
 800f812:	f004 f818 	bl	8013846 <memcpy1>
            itr += curElement->PayloadSize;
 800f816:	68a3      	ldr	r3, [r4, #8]
 800f818:	441d      	add	r5, r3
 800f81a:	b2e9      	uxtb	r1, r5
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 800f81c:	6824      	ldr	r4, [r4, #0]
 800f81e:	e7eb      	b.n	800f7f8 <LoRaMacCommandsSerializeCmds+0x14>
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 800f820:	b12c      	cbz	r4, 800f82e <LoRaMacCommandsSerializeCmds+0x4a>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 800f822:	6825      	ldr	r5, [r4, #0]
        LoRaMacCommandsRemoveCmd( curElement );
 800f824:	4620      	mov	r0, r4
 800f826:	f7ff ff71 	bl	800f70c <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 800f82a:	462c      	mov	r4, r5
 800f82c:	e7f8      	b.n	800f820 <LoRaMacCommandsSerializeCmds+0x3c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 800f82e:	4640      	mov	r0, r8
 800f830:	f7ff ffcc 	bl	800f7cc <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 800f834:	2000      	movs	r0, #0
}
 800f836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800f83a:	2001      	movs	r0, #1
 800f83c:	e7fb      	b.n	800f836 <LoRaMacCommandsSerializeCmds+0x52>
 800f83e:	2001      	movs	r0, #1
 800f840:	e7f9      	b.n	800f836 <LoRaMacCommandsSerializeCmds+0x52>
 800f842:	bf00      	nop
 800f844:	20003974 	.word	0x20003974

0800f848 <LoRaMacCommandsGetCmdSize>:
uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
    uint8_t cidSize = 0;

    // Decode Frame MAC commands
    switch( cid )
 800f848:	1e83      	subs	r3, r0, #2
 800f84a:	2b11      	cmp	r3, #17
 800f84c:	d80a      	bhi.n	800f864 <LoRaMacCommandsGetCmdSize+0x1c>
 800f84e:	e8df f003 	tbb	[pc, r3]
 800f852:	0b23      	.short	0x0b23
 800f854:	110f240d 	.word	0x110f240d
 800f858:	09171513 	.word	0x09171513
 800f85c:	09091909 	.word	0x09091909
 800f860:	211f1d1b 	.word	0x211f1d1b
 800f864:	2000      	movs	r0, #0
 800f866:	4770      	bx	lr
            break;
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 800f868:	2005      	movs	r0, #5
            break;
 800f86a:	4770      	bx	lr
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 800f86c:	2002      	movs	r0, #2
            break;
 800f86e:	4770      	bx	lr
            break;
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 800f870:	2001      	movs	r0, #1
            break;
 800f872:	4770      	bx	lr
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 800f874:	2006      	movs	r0, #6
            break;
 800f876:	4770      	bx	lr
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 800f878:	2002      	movs	r0, #2
            break;
 800f87a:	4770      	bx	lr
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 800f87c:	2002      	movs	r0, #2
            break;
 800f87e:	4770      	bx	lr
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 800f880:	2005      	movs	r0, #5
            break;
 800f882:	4770      	bx	lr
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 800f884:	2006      	movs	r0, #6
            break;
 800f886:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 800f888:	2001      	movs	r0, #1
            break;
 800f88a:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 800f88c:	2005      	movs	r0, #5
            break;
 800f88e:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 800f890:	2004      	movs	r0, #4
            break;
 800f892:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 800f894:	2004      	movs	r0, #4
            break;
 800f896:	4770      	bx	lr
            cidSize = 3;
 800f898:	2003      	movs	r0, #3
            // Unknown command. ABORT MAC commands processing
            break;
        }
    }
    return cidSize;
}
 800f89a:	4770      	bx	lr

0800f89c <IncreaseBufferPointer>:
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800f89c:	4b03      	ldr	r3, [pc, #12]	; (800f8ac <IncreaseBufferPointer+0x10>)
 800f89e:	4298      	cmp	r0, r3
 800f8a0:	d001      	beq.n	800f8a6 <IncreaseBufferPointer+0xa>
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
    }
    else
    {
        // Increase
        bufferPointer++;
 800f8a2:	3004      	adds	r0, #4
 800f8a4:	4770      	bx	lr
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800f8a6:	4802      	ldr	r0, [pc, #8]	; (800f8b0 <IncreaseBufferPointer+0x14>)
    }
    return bufferPointer;
}
 800f8a8:	4770      	bx	lr
 800f8aa:	bf00      	nop
 800f8ac:	20003a8c 	.word	0x20003a8c
 800f8b0:	20003a7c 	.word	0x20003a7c

0800f8b4 <IsListEmpty>:
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
    if( count == 0 )
 800f8b4:	b108      	cbz	r0, 800f8ba <IsListEmpty+0x6>
    {
        return true;
    }
    return false;
 800f8b6:	2000      	movs	r0, #0
 800f8b8:	4770      	bx	lr
        return true;
 800f8ba:	2001      	movs	r0, #1
}
 800f8bc:	4770      	bx	lr

0800f8be <IsListFull>:

static bool IsListFull( uint8_t count )
{
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 800f8be:	2804      	cmp	r0, #4
 800f8c0:	d801      	bhi.n	800f8c6 <IsListFull+0x8>
    {
        return true;
    }
    return false;
 800f8c2:	2000      	movs	r0, #0
 800f8c4:	4770      	bx	lr
        return true;
 800f8c6:	2001      	movs	r0, #1
}
 800f8c8:	4770      	bx	lr
	...

0800f8cc <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 800f8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ce:	4606      	mov	r6, r0
 800f8d0:	460c      	mov	r4, r1
    MlmeConfirmQueue_t* element = bufferStart;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800f8d2:	4b0d      	ldr	r3, [pc, #52]	; (800f908 <GetElement+0x3c>)
 800f8d4:	f893 7020 	ldrb.w	r7, [r3, #32]
 800f8d8:	4638      	mov	r0, r7
 800f8da:	f7ff ffeb 	bl	800f8b4 <IsListEmpty>
 800f8de:	b970      	cbnz	r0, 800f8fe <GetElement+0x32>
    {
        return NULL;
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 800f8e0:	2500      	movs	r5, #0
 800f8e2:	42af      	cmp	r7, r5
 800f8e4:	d909      	bls.n	800f8fa <GetElement+0x2e>
    {
        if( element->Request == request )
 800f8e6:	7823      	ldrb	r3, [r4, #0]
 800f8e8:	42b3      	cmp	r3, r6
 800f8ea:	d00a      	beq.n	800f902 <GetElement+0x36>
        {
            // We have found the element
            return element;
        }
        element = IncreaseBufferPointer( element );
 800f8ec:	4620      	mov	r0, r4
 800f8ee:	f7ff ffd5 	bl	800f89c <IncreaseBufferPointer>
 800f8f2:	4604      	mov	r4, r0
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 800f8f4:	3501      	adds	r5, #1
 800f8f6:	b2ed      	uxtb	r5, r5
 800f8f8:	e7f3      	b.n	800f8e2 <GetElement+0x16>
    }

    return NULL;
 800f8fa:	2000      	movs	r0, #0
}
 800f8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NULL;
 800f8fe:	2000      	movs	r0, #0
 800f900:	e7fc      	b.n	800f8fc <GetElement+0x30>
            return element;
 800f902:	4620      	mov	r0, r4
 800f904:	e7fa      	b.n	800f8fc <GetElement+0x30>
 800f906:	bf00      	nop
 800f908:	20003a70 	.word	0x20003a70

0800f90c <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 800f90c:	b510      	push	{r4, lr}
    ConfirmQueueCtx.Primitives = primitives;
 800f90e:	4c08      	ldr	r4, [pc, #32]	; (800f930 <LoRaMacConfirmQueueInit+0x24>)
 800f910:	6020      	str	r0, [r4, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 800f912:	2300      	movs	r3, #0
 800f914:	f884 3020 	strb.w	r3, [r4, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800f918:	f104 000c 	add.w	r0, r4, #12
 800f91c:	6060      	str	r0, [r4, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800f91e:	60a0      	str	r0, [r4, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 800f920:	2214      	movs	r2, #20
 800f922:	21ff      	movs	r1, #255	; 0xff
 800f924:	f003 ffa7 	bl	8013876 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f928:	2301      	movs	r3, #1
 800f92a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 800f92e:	bd10      	pop	{r4, pc}
 800f930:	20003a70 	.word	0x20003a70

0800f934 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 800f934:	b538      	push	{r3, r4, r5, lr}
 800f936:	4605      	mov	r5, r0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800f938:	4b0f      	ldr	r3, [pc, #60]	; (800f978 <LoRaMacConfirmQueueAdd+0x44>)
 800f93a:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f93e:	f7ff ffbe 	bl	800f8be <IsListFull>
 800f942:	b9b8      	cbnz	r0, 800f974 <LoRaMacConfirmQueueAdd+0x40>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 800f944:	4c0c      	ldr	r4, [pc, #48]	; (800f978 <LoRaMacConfirmQueueAdd+0x44>)
 800f946:	68a3      	ldr	r3, [r4, #8]
 800f948:	782a      	ldrb	r2, [r5, #0]
 800f94a:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 800f94c:	68a3      	ldr	r3, [r4, #8]
 800f94e:	786a      	ldrb	r2, [r5, #1]
 800f950:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 800f952:	68a3      	ldr	r3, [r4, #8]
 800f954:	78ea      	ldrb	r2, [r5, #3]
 800f956:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 800f958:	68a3      	ldr	r3, [r4, #8]
 800f95a:	2200      	movs	r2, #0
 800f95c:	709a      	strb	r2, [r3, #2]
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 800f95e:	f894 3020 	ldrb.w	r3, [r4, #32]
 800f962:	3301      	adds	r3, #1
 800f964:	f884 3020 	strb.w	r3, [r4, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 800f968:	68a0      	ldr	r0, [r4, #8]
 800f96a:	f7ff ff97 	bl	800f89c <IncreaseBufferPointer>
 800f96e:	60a0      	str	r0, [r4, #8]

    return true;
 800f970:	2001      	movs	r0, #1
}
 800f972:	bd38      	pop	{r3, r4, r5, pc}
        return false;
 800f974:	2000      	movs	r0, #0
 800f976:	e7fc      	b.n	800f972 <LoRaMacConfirmQueueAdd+0x3e>
 800f978:	20003a70 	.word	0x20003a70

0800f97c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 800f97c:	b538      	push	{r3, r4, r5, lr}
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800f97e:	4b09      	ldr	r3, [pc, #36]	; (800f9a4 <LoRaMacConfirmQueueRemoveFirst+0x28>)
 800f980:	f893 4020 	ldrb.w	r4, [r3, #32]
 800f984:	4620      	mov	r0, r4
 800f986:	f7ff ff95 	bl	800f8b4 <IsListEmpty>
 800f98a:	b948      	cbnz	r0, 800f9a0 <LoRaMacConfirmQueueRemoveFirst+0x24>
    {
        return false;
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 800f98c:	4d05      	ldr	r5, [pc, #20]	; (800f9a4 <LoRaMacConfirmQueueRemoveFirst+0x28>)
 800f98e:	3c01      	subs	r4, #1
 800f990:	f885 4020 	strb.w	r4, [r5, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 800f994:	6868      	ldr	r0, [r5, #4]
 800f996:	f7ff ff81 	bl	800f89c <IncreaseBufferPointer>
 800f99a:	6068      	str	r0, [r5, #4]

    return true;
 800f99c:	2001      	movs	r0, #1
}
 800f99e:	bd38      	pop	{r3, r4, r5, pc}
        return false;
 800f9a0:	2000      	movs	r0, #0
 800f9a2:	e7fc      	b.n	800f99e <LoRaMacConfirmQueueRemoveFirst+0x22>
 800f9a4:	20003a70 	.word	0x20003a70

0800f9a8 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 800f9a8:	b538      	push	{r3, r4, r5, lr}
 800f9aa:	4605      	mov	r5, r0
 800f9ac:	460c      	mov	r4, r1
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800f9ae:	4b08      	ldr	r3, [pc, #32]	; (800f9d0 <LoRaMacConfirmQueueSetStatus+0x28>)
 800f9b0:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f9b4:	f7ff ff7e 	bl	800f8b4 <IsListEmpty>
 800f9b8:	b948      	cbnz	r0, 800f9ce <LoRaMacConfirmQueueSetStatus+0x26>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800f9ba:	4b05      	ldr	r3, [pc, #20]	; (800f9d0 <LoRaMacConfirmQueueSetStatus+0x28>)
 800f9bc:	689a      	ldr	r2, [r3, #8]
 800f9be:	6859      	ldr	r1, [r3, #4]
 800f9c0:	4620      	mov	r0, r4
 800f9c2:	f7ff ff83 	bl	800f8cc <GetElement>
        if( element != NULL )
 800f9c6:	b110      	cbz	r0, 800f9ce <LoRaMacConfirmQueueSetStatus+0x26>
        {
            element->Status = status;
 800f9c8:	7045      	strb	r5, [r0, #1]
            element->ReadyToHandle = true;
 800f9ca:	2201      	movs	r2, #1
 800f9cc:	7082      	strb	r2, [r0, #2]
        }
    }
}
 800f9ce:	bd38      	pop	{r3, r4, r5, pc}
 800f9d0:	20003a70 	.word	0x20003a70

0800f9d4 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 800f9d4:	b510      	push	{r4, lr}
 800f9d6:	4604      	mov	r4, r0
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800f9d8:	4b09      	ldr	r3, [pc, #36]	; (800fa00 <LoRaMacConfirmQueueGetStatus+0x2c>)
 800f9da:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f9de:	f7ff ff69 	bl	800f8b4 <IsListEmpty>
 800f9e2:	b940      	cbnz	r0, 800f9f6 <LoRaMacConfirmQueueGetStatus+0x22>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800f9e4:	4b06      	ldr	r3, [pc, #24]	; (800fa00 <LoRaMacConfirmQueueGetStatus+0x2c>)
 800f9e6:	689a      	ldr	r2, [r3, #8]
 800f9e8:	6859      	ldr	r1, [r3, #4]
 800f9ea:	4620      	mov	r0, r4
 800f9ec:	f7ff ff6e 	bl	800f8cc <GetElement>
        if( element != NULL )
 800f9f0:	b118      	cbz	r0, 800f9fa <LoRaMacConfirmQueueGetStatus+0x26>
        {
            return element->Status;
 800f9f2:	7840      	ldrb	r0, [r0, #1]
 800f9f4:	e000      	b.n	800f9f8 <LoRaMacConfirmQueueGetStatus+0x24>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f9f6:	2001      	movs	r0, #1
}
 800f9f8:	bd10      	pop	{r4, pc}
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f9fa:	2001      	movs	r0, #1
 800f9fc:	e7fc      	b.n	800f9f8 <LoRaMacConfirmQueueGetStatus+0x24>
 800f9fe:	bf00      	nop
 800fa00:	20003a70 	.word	0x20003a70

0800fa04 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 800fa04:	b538      	push	{r3, r4, r5, lr}
 800fa06:	4605      	mov	r5, r0
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 800fa08:	4b0c      	ldr	r3, [pc, #48]	; (800fa3c <LoRaMacConfirmQueueSetStatusCmn+0x38>)
 800fa0a:	685c      	ldr	r4, [r3, #4]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 800fa0c:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800fa10:	f893 0020 	ldrb.w	r0, [r3, #32]
 800fa14:	f7ff ff4e 	bl	800f8b4 <IsListEmpty>
 800fa18:	b150      	cbz	r0, 800fa30 <LoRaMacConfirmQueueSetStatusCmn+0x2c>
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
    }
}
 800fa1a:	bd38      	pop	{r3, r4, r5, pc}
                element->ReadyToHandle = true;
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	70a3      	strb	r3, [r4, #2]
            element = IncreaseBufferPointer( element );
 800fa20:	4620      	mov	r0, r4
 800fa22:	f7ff ff3b 	bl	800f89c <IncreaseBufferPointer>
 800fa26:	4604      	mov	r4, r0
        }while( element != ConfirmQueueCtx.BufferEnd );
 800fa28:	4b04      	ldr	r3, [pc, #16]	; (800fa3c <LoRaMacConfirmQueueSetStatusCmn+0x38>)
 800fa2a:	689b      	ldr	r3, [r3, #8]
 800fa2c:	4283      	cmp	r3, r0
 800fa2e:	d0f4      	beq.n	800fa1a <LoRaMacConfirmQueueSetStatusCmn+0x16>
            element->Status = status;
 800fa30:	7065      	strb	r5, [r4, #1]
            if( element->RestrictCommonReadyToHandle == false )
 800fa32:	78e3      	ldrb	r3, [r4, #3]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d1f3      	bne.n	800fa20 <LoRaMacConfirmQueueSetStatusCmn+0x1c>
 800fa38:	e7f0      	b.n	800fa1c <LoRaMacConfirmQueueSetStatusCmn+0x18>
 800fa3a:	bf00      	nop
 800fa3c:	20003a70 	.word	0x20003a70

0800fa40 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 800fa40:	b508      	push	{r3, lr}
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 800fa42:	4b04      	ldr	r3, [pc, #16]	; (800fa54 <LoRaMacConfirmQueueIsCmdActive+0x14>)
 800fa44:	689a      	ldr	r2, [r3, #8]
 800fa46:	6859      	ldr	r1, [r3, #4]
 800fa48:	f7ff ff40 	bl	800f8cc <GetElement>
 800fa4c:	b100      	cbz	r0, 800fa50 <LoRaMacConfirmQueueIsCmdActive+0x10>
    {
        return true;
 800fa4e:	2001      	movs	r0, #1
    }
    return false;
}
 800fa50:	bd08      	pop	{r3, pc}
 800fa52:	bf00      	nop
 800fa54:	20003a70 	.word	0x20003a70

0800fa58 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 800fa58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa5a:	b083      	sub	sp, #12
 800fa5c:	4606      	mov	r6, r0
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 800fa5e:	4b19      	ldr	r3, [pc, #100]	; (800fac4 <LoRaMacConfirmQueueHandleCb+0x6c>)
 800fa60:	f893 7020 	ldrb.w	r7, [r3, #32]
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 800fa64:	2204      	movs	r2, #4
 800fa66:	2100      	movs	r1, #0
 800fa68:	eb0d 0002 	add.w	r0, sp, r2
 800fa6c:	f003 ff03 	bl	8013876 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 800fa70:	2400      	movs	r4, #0
 800fa72:	e00d      	b.n	800fa90 <LoRaMacConfirmQueueHandleCb+0x38>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 800fa74:	781a      	ldrb	r2, [r3, #0]
 800fa76:	f88d 2004 	strb.w	r2, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 800fa7a:	785a      	ldrb	r2, [r3, #1]
 800fa7c:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 800fa80:	78db      	ldrb	r3, [r3, #3]
 800fa82:	f88d 3007 	strb.w	r3, [sp, #7]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 800fa86:	f7ff ff79 	bl	800f97c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 800fa8a:	b1a5      	cbz	r5, 800fab6 <LoRaMacConfirmQueueHandleCb+0x5e>
    for( uint8_t i = 0; i < nbElements; i++ )
 800fa8c:	3401      	adds	r4, #1
 800fa8e:	b2e4      	uxtb	r4, r4
 800fa90:	42bc      	cmp	r4, r7
 800fa92:	d214      	bcs.n	800fabe <LoRaMacConfirmQueueHandleCb+0x66>
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 800fa94:	4b0b      	ldr	r3, [pc, #44]	; (800fac4 <LoRaMacConfirmQueueHandleCb+0x6c>)
 800fa96:	685a      	ldr	r2, [r3, #4]
 800fa98:	7812      	ldrb	r2, [r2, #0]
 800fa9a:	7032      	strb	r2, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 800fa9c:	685a      	ldr	r2, [r3, #4]
 800fa9e:	7852      	ldrb	r2, [r2, #1]
 800faa0:	7072      	strb	r2, [r6, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 800faa2:	685b      	ldr	r3, [r3, #4]
 800faa4:	789d      	ldrb	r5, [r3, #2]
        if( readyToHandle == true )
 800faa6:	2d00      	cmp	r5, #0
 800faa8:	d0e4      	beq.n	800fa74 <LoRaMacConfirmQueueHandleCb+0x1c>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 800faaa:	4b06      	ldr	r3, [pc, #24]	; (800fac4 <LoRaMacConfirmQueueHandleCb+0x6c>)
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	689b      	ldr	r3, [r3, #8]
 800fab0:	4630      	mov	r0, r6
 800fab2:	4798      	blx	r3
 800fab4:	e7e7      	b.n	800fa86 <LoRaMacConfirmQueueHandleCb+0x2e>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 800fab6:	a801      	add	r0, sp, #4
 800fab8:	f7ff ff3c 	bl	800f934 <LoRaMacConfirmQueueAdd>
 800fabc:	e7e6      	b.n	800fa8c <LoRaMacConfirmQueueHandleCb+0x34>
        }
    }
}
 800fabe:	b003      	add	sp, #12
 800fac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fac2:	bf00      	nop
 800fac4:	20003a70 	.word	0x20003a70

0800fac8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
}
 800fac8:	4b01      	ldr	r3, [pc, #4]	; (800fad0 <LoRaMacConfirmQueueGetCnt+0x8>)
 800faca:	f893 0020 	ldrb.w	r0, [r3, #32]
 800face:	4770      	bx	lr
 800fad0:	20003a70 	.word	0x20003a70

0800fad4 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 800fad4:	b508      	push	{r3, lr}
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800fad6:	4b03      	ldr	r3, [pc, #12]	; (800fae4 <LoRaMacConfirmQueueIsFull+0x10>)
 800fad8:	f893 0020 	ldrb.w	r0, [r3, #32]
 800fadc:	f7ff feef 	bl	800f8be <IsListFull>
    }
    else
    {
        return false;
    }
}
 800fae0:	bd08      	pop	{r3, pc}
 800fae2:	bf00      	nop
 800fae4:	20003a70 	.word	0x20003a70

0800fae8 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 800fae8:	b410      	push	{r4}
 800faea:	9c01      	ldr	r4, [sp, #4]
 800faec:	9902      	ldr	r1, [sp, #8]
 800faee:	9a03      	ldr	r2, [sp, #12]
    if( b0 == 0 )
 800faf0:	b1da      	cbz	r2, 800fb2a <PrepareB0+0x42>
 800faf2:	4684      	mov	ip, r0
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    b0[0] = 0x49;
 800faf4:	2049      	movs	r0, #73	; 0x49
 800faf6:	7010      	strb	r0, [r2, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 800faf8:	2000      	movs	r0, #0
 800fafa:	7050      	strb	r0, [r2, #1]
        b0[2] = 0x00;
 800fafc:	7090      	strb	r0, [r2, #2]
    }

    b0[3] = 0x00;
 800fafe:	70d0      	strb	r0, [r2, #3]
    b0[4] = 0x00;
 800fb00:	7110      	strb	r0, [r2, #4]

    b0[5] = dir;
 800fb02:	7153      	strb	r3, [r2, #5]

    b0[6] = devAddr & 0xFF;
 800fb04:	7194      	strb	r4, [r2, #6]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 800fb06:	0a23      	lsrs	r3, r4, #8
 800fb08:	71d3      	strb	r3, [r2, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 800fb0a:	0c23      	lsrs	r3, r4, #16
 800fb0c:	7213      	strb	r3, [r2, #8]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 800fb0e:	0e24      	lsrs	r4, r4, #24
 800fb10:	7254      	strb	r4, [r2, #9]

    b0[10] = fCnt & 0xFF;
 800fb12:	7291      	strb	r1, [r2, #10]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 800fb14:	0a0b      	lsrs	r3, r1, #8
 800fb16:	72d3      	strb	r3, [r2, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 800fb18:	0c0b      	lsrs	r3, r1, #16
 800fb1a:	7313      	strb	r3, [r2, #12]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 800fb1c:	0e09      	lsrs	r1, r1, #24
 800fb1e:	7351      	strb	r1, [r2, #13]

    b0[14] = 0x00;
 800fb20:	7390      	strb	r0, [r2, #14]

    b0[15] = msgLen & 0xFF;
 800fb22:	f882 c00f 	strb.w	ip, [r2, #15]

    return LORAMAC_CRYPTO_SUCCESS;
}
 800fb26:	bc10      	pop	{r4}
 800fb28:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fb2a:	200a      	movs	r0, #10
 800fb2c:	e7fb      	b.n	800fb26 <PrepareB0+0x3e>
	...

0800fb30 <GetKeyAddrItem>:
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 800fb30:	2300      	movs	r3, #0
 800fb32:	2b01      	cmp	r3, #1
 800fb34:	d80e      	bhi.n	800fb54 <GetKeyAddrItem+0x24>
    {
        if( KeyAddrList[i].AddrID == addrID )
 800fb36:	469c      	mov	ip, r3
 800fb38:	4a07      	ldr	r2, [pc, #28]	; (800fb58 <GetKeyAddrItem+0x28>)
 800fb3a:	f812 2023 	ldrb.w	r2, [r2, r3, lsl #2]
 800fb3e:	4282      	cmp	r2, r0
 800fb40:	d002      	beq.n	800fb48 <GetKeyAddrItem+0x18>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 800fb42:	3301      	adds	r3, #1
 800fb44:	b2db      	uxtb	r3, r3
 800fb46:	e7f4      	b.n	800fb32 <GetKeyAddrItem+0x2>
        {
            *item = &( KeyAddrList[i] );
 800fb48:	4b03      	ldr	r3, [pc, #12]	; (800fb58 <GetKeyAddrItem+0x28>)
 800fb4a:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 800fb4e:	600b      	str	r3, [r1, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 800fb50:	2000      	movs	r0, #0
 800fb52:	4770      	bx	lr
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 800fb54:	200c      	movs	r0, #12
}
 800fb56:	4770      	bx	lr
 800fb58:	20000104 	.word	0x20000104

0800fb5c <GetLastFcntDown>:
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
    if( lastDown == NULL )
 800fb5c:	b1f1      	cbz	r1, 800fb9c <GetLastFcntDown+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 800fb5e:	3801      	subs	r0, #1
 800fb60:	2803      	cmp	r0, #3
 800fb62:	d81d      	bhi.n	800fba0 <GetLastFcntDown+0x44>
 800fb64:	e8df f000 	tbb	[pc, r0]
 800fb68:	140e0802 	.word	0x140e0802
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 800fb6c:	4a0d      	ldr	r2, [pc, #52]	; (800fba4 <GetLastFcntDown+0x48>)
 800fb6e:	6812      	ldr	r2, [r2, #0]
 800fb70:	6912      	ldr	r2, [r2, #16]
 800fb72:	600a      	str	r2, [r1, #0]
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 800fb74:	2000      	movs	r0, #0
            break;
 800fb76:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 800fb78:	4a0a      	ldr	r2, [pc, #40]	; (800fba4 <GetLastFcntDown+0x48>)
 800fb7a:	6812      	ldr	r2, [r2, #0]
 800fb7c:	6952      	ldr	r2, [r2, #20]
 800fb7e:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800fb80:	2000      	movs	r0, #0
            break;
 800fb82:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.FCntDown;
 800fb84:	4a07      	ldr	r2, [pc, #28]	; (800fba4 <GetLastFcntDown+0x48>)
 800fb86:	6812      	ldr	r2, [r2, #0]
 800fb88:	6992      	ldr	r2, [r2, #24]
 800fb8a:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800fb8c:	2000      	movs	r0, #0
            break;
 800fb8e:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 800fb90:	4a04      	ldr	r2, [pc, #16]	; (800fba4 <GetLastFcntDown+0x48>)
 800fb92:	6812      	ldr	r2, [r2, #0]
 800fb94:	69d2      	ldr	r2, [r2, #28]
 800fb96:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800fb98:	2000      	movs	r0, #0
            break;
 800fb9a:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fb9c:	200a      	movs	r0, #10
 800fb9e:	4770      	bx	lr
    switch( fCntID )
 800fba0:	2005      	movs	r0, #5
}
 800fba2:	4770      	bx	lr
 800fba4:	20003a94 	.word	0x20003a94

0800fba8 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 800fba8:	b510      	push	{r4, lr}
 800fbaa:	b082      	sub	sp, #8
 800fbac:	460c      	mov	r4, r1
    uint32_t lastDown = 0;
 800fbae:	2300      	movs	r3, #0
 800fbb0:	9301      	str	r3, [sp, #4]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 800fbb2:	a901      	add	r1, sp, #4
 800fbb4:	f7ff ffd2 	bl	800fb5c <GetLastFcntDown>
 800fbb8:	b948      	cbnz	r0, 800fbce <CheckFCntDown+0x26>
    {
        return false;
    }
    if( ( currentDown > lastDown ) ||
 800fbba:	9b01      	ldr	r3, [sp, #4]
 800fbbc:	42a3      	cmp	r3, r4
 800fbbe:	d309      	bcc.n	800fbd4 <CheckFCntDown+0x2c>
 800fbc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fbc4:	d001      	beq.n	800fbca <CheckFCntDown+0x22>
    {
        return true;
    }
    else
    {
        return false;
 800fbc6:	2000      	movs	r0, #0
 800fbc8:	e002      	b.n	800fbd0 <CheckFCntDown+0x28>
        return true;
 800fbca:	2001      	movs	r0, #1
 800fbcc:	e000      	b.n	800fbd0 <CheckFCntDown+0x28>
        return false;
 800fbce:	2000      	movs	r0, #0
    }
}
 800fbd0:	b002      	add	sp, #8
 800fbd2:	bd10      	pop	{r4, pc}
        return true;
 800fbd4:	2001      	movs	r0, #1
 800fbd6:	e7fb      	b.n	800fbd0 <CheckFCntDown+0x28>

0800fbd8 <UpdateFCntDown>:
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
    switch( fCntID )
 800fbd8:	3801      	subs	r0, #1
 800fbda:	2803      	cmp	r0, #3
 800fbdc:	d815      	bhi.n	800fc0a <UpdateFCntDown+0x32>
 800fbde:	e8df f000 	tbb	[pc, r0]
 800fbe2:	0702      	.short	0x0702
 800fbe4:	110c      	.short	0x110c
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 800fbe6:	4b09      	ldr	r3, [pc, #36]	; (800fc0c <UpdateFCntDown+0x34>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	6119      	str	r1, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 800fbec:	6219      	str	r1, [r3, #32]
            break;
 800fbee:	4770      	bx	lr
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 800fbf0:	4b06      	ldr	r3, [pc, #24]	; (800fc0c <UpdateFCntDown+0x34>)
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	6159      	str	r1, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 800fbf6:	6219      	str	r1, [r3, #32]
            break;
 800fbf8:	4770      	bx	lr
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 800fbfa:	4b04      	ldr	r3, [pc, #16]	; (800fc0c <UpdateFCntDown+0x34>)
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	6199      	str	r1, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 800fc00:	6219      	str	r1, [r3, #32]
            break;
 800fc02:	4770      	bx	lr
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 800fc04:	4b01      	ldr	r3, [pc, #4]	; (800fc0c <UpdateFCntDown+0x34>)
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	61d9      	str	r1, [r3, #28]
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
    }
}
 800fc0a:	4770      	bx	lr
 800fc0c:	20003a94 	.word	0x20003a94

0800fc10 <ResetFCnts>:
/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
    CryptoNvm->FCntList.FCntUp = 0;
 800fc10:	4b0a      	ldr	r3, [pc, #40]	; (800fc3c <ResetFCnts+0x2c>)
 800fc12:	681a      	ldr	r2, [r3, #0]
 800fc14:	2300      	movs	r3, #0
 800fc16:	60d3      	str	r3, [r2, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800fc18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800fc1c:	6111      	str	r1, [r2, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800fc1e:	6151      	str	r1, [r2, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 800fc20:	6191      	str	r1, [r2, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 800fc22:	6211      	str	r1, [r2, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	dd00      	ble.n	800fc2a <ResetFCnts+0x1a>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
    }
}
 800fc28:	4770      	bx	lr
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 800fc2a:	1d99      	adds	r1, r3, #6
 800fc2c:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800fc30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc34:	6048      	str	r0, [r1, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fc36:	3301      	adds	r3, #1
 800fc38:	e7f4      	b.n	800fc24 <ResetFCnts+0x14>
 800fc3a:	bf00      	nop
 800fc3c:	20003a94 	.word	0x20003a94

0800fc40 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 800fc40:	4b03      	ldr	r3, [pc, #12]	; (800fc50 <IsJoinNonce10xOk+0x10>)
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	689b      	ldr	r3, [r3, #8]
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 800fc46:	4283      	cmp	r3, r0
 800fc48:	bf2c      	ite	cs
 800fc4a:	2000      	movcs	r0, #0
 800fc4c:	2001      	movcc	r0, #1
 800fc4e:	4770      	bx	lr
 800fc50:	20003a94 	.word	0x20003a94

0800fc54 <ComputeCmacB0>:
{
 800fc54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc58:	b088      	sub	sp, #32
 800fc5a:	9e11      	ldr	r6, [sp, #68]	; 0x44
    if( ( msg == 0 ) || ( cmac == 0 ) )
 800fc5c:	b1f0      	cbz	r0, 800fc9c <ComputeCmacB0+0x48>
 800fc5e:	460c      	mov	r4, r1
 800fc60:	4615      	mov	r5, r2
 800fc62:	461a      	mov	r2, r3
 800fc64:	4680      	mov	r8, r0
 800fc66:	b1de      	cbz	r6, 800fca0 <ComputeCmacB0+0x4c>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800fc68:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800fc6c:	d81a      	bhi.n	800fca4 <ComputeCmacB0+0x50>
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 800fc6e:	af04      	add	r7, sp, #16
 800fc70:	9702      	str	r7, [sp, #8]
 800fc72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fc74:	9301      	str	r3, [sp, #4]
 800fc76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fc78:	9300      	str	r3, [sp, #0]
 800fc7a:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 800fc7e:	4629      	mov	r1, r5
 800fc80:	4620      	mov	r0, r4
 800fc82:	f7ff ff31 	bl	800fae8 <PrepareB0>
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 800fc86:	9600      	str	r6, [sp, #0]
 800fc88:	462b      	mov	r3, r5
 800fc8a:	4622      	mov	r2, r4
 800fc8c:	4641      	mov	r1, r8
 800fc8e:	4638      	mov	r0, r7
 800fc90:	f003 fb86 	bl	80133a0 <SecureElementComputeAesCmac>
 800fc94:	b940      	cbnz	r0, 800fca8 <ComputeCmacB0+0x54>
}
 800fc96:	b008      	add	sp, #32
 800fc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fc9c:	200a      	movs	r0, #10
 800fc9e:	e7fa      	b.n	800fc96 <ComputeCmacB0+0x42>
 800fca0:	200a      	movs	r0, #10
 800fca2:	e7f8      	b.n	800fc96 <ComputeCmacB0+0x42>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800fca4:	200e      	movs	r0, #14
 800fca6:	e7f6      	b.n	800fc96 <ComputeCmacB0+0x42>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800fca8:	200f      	movs	r0, #15
 800fcaa:	e7f4      	b.n	800fc96 <ComputeCmacB0+0x42>

0800fcac <DeriveSessionKey10x>:
{
 800fcac:	b510      	push	{r4, lr}
 800fcae:	b084      	sub	sp, #16
    uint8_t compBase[16] = { 0 };
 800fcb0:	2400      	movs	r4, #0
 800fcb2:	9400      	str	r4, [sp, #0]
 800fcb4:	9401      	str	r4, [sp, #4]
 800fcb6:	9402      	str	r4, [sp, #8]
 800fcb8:	9403      	str	r4, [sp, #12]
    switch( keyID )
 800fcba:	2808      	cmp	r0, #8
 800fcbc:	d003      	beq.n	800fcc6 <DeriveSessionKey10x+0x1a>
 800fcbe:	2809      	cmp	r0, #9
 800fcc0:	d025      	beq.n	800fd0e <DeriveSessionKey10x+0x62>
 800fcc2:	200b      	movs	r0, #11
 800fcc4:	e021      	b.n	800fd0a <DeriveSessionKey10x+0x5e>
            compBase[0] = 0x01;
 800fcc6:	2401      	movs	r4, #1
 800fcc8:	f88d 4000 	strb.w	r4, [sp]
    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 800fccc:	f88d 1001 	strb.w	r1, [sp, #1]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 800fcd0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800fcd4:	f88d 4002 	strb.w	r4, [sp, #2]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 800fcd8:	f3c1 4107 	ubfx	r1, r1, #16, #8
 800fcdc:	f88d 1003 	strb.w	r1, [sp, #3]
    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 800fce0:	f88d 2004 	strb.w	r2, [sp, #4]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 800fce4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800fce8:	f88d 1005 	strb.w	r1, [sp, #5]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 800fcec:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800fcf0:	f88d 2006 	strb.w	r2, [sp, #6]
    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 800fcf4:	f88d 3007 	strb.w	r3, [sp, #7]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 800fcf8:	0a1b      	lsrs	r3, r3, #8
 800fcfa:	f88d 3008 	strb.w	r3, [sp, #8]
    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 800fcfe:	4602      	mov	r2, r0
 800fd00:	2101      	movs	r1, #1
 800fd02:	4668      	mov	r0, sp
 800fd04:	f003 fbea 	bl	80134dc <SecureElementDeriveAndStoreKey>
 800fd08:	b928      	cbnz	r0, 800fd16 <DeriveSessionKey10x+0x6a>
}
 800fd0a:	b004      	add	sp, #16
 800fd0c:	bd10      	pop	{r4, pc}
            compBase[0] = 0x02;
 800fd0e:	2402      	movs	r4, #2
 800fd10:	f88d 4000 	strb.w	r4, [sp]
            break;
 800fd14:	e7da      	b.n	800fccc <DeriveSessionKey10x+0x20>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800fd16:	200f      	movs	r0, #15
 800fd18:	e7f7      	b.n	800fd0a <DeriveSessionKey10x+0x5e>

0800fd1a <PayloadEncrypt>:
{
 800fd1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd1e:	b088      	sub	sp, #32
 800fd20:	4690      	mov	r8, r2
 800fd22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    if( buffer == 0 )
 800fd24:	2800      	cmp	r0, #0
 800fd26:	d052      	beq.n	800fdce <PayloadEncrypt+0xb4>
 800fd28:	460d      	mov	r5, r1
 800fd2a:	4604      	mov	r4, r0
    uint8_t sBlock[16] = { 0 };
 800fd2c:	2600      	movs	r6, #0
 800fd2e:	9604      	str	r6, [sp, #16]
 800fd30:	9605      	str	r6, [sp, #20]
 800fd32:	9606      	str	r6, [sp, #24]
 800fd34:	9607      	str	r6, [sp, #28]
    uint8_t aBlock[16] = { 0 };
 800fd36:	9600      	str	r6, [sp, #0]
 800fd38:	9601      	str	r6, [sp, #4]
 800fd3a:	9602      	str	r6, [sp, #8]
 800fd3c:	9603      	str	r6, [sp, #12]
    aBlock[0] = 0x01;
 800fd3e:	2701      	movs	r7, #1
 800fd40:	f88d 7000 	strb.w	r7, [sp]
    aBlock[5] = dir;
 800fd44:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 800fd48:	f88d 1005 	strb.w	r1, [sp, #5]
    aBlock[6] = address & 0xFF;
 800fd4c:	f88d 3006 	strb.w	r3, [sp, #6]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 800fd50:	0a19      	lsrs	r1, r3, #8
 800fd52:	f88d 1007 	strb.w	r1, [sp, #7]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 800fd56:	0c19      	lsrs	r1, r3, #16
 800fd58:	f88d 1008 	strb.w	r1, [sp, #8]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 800fd5c:	0e1b      	lsrs	r3, r3, #24
 800fd5e:	f88d 3009 	strb.w	r3, [sp, #9]
    aBlock[10] = frameCounter & 0xFF;
 800fd62:	f88d 200a 	strb.w	r2, [sp, #10]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 800fd66:	0a13      	lsrs	r3, r2, #8
 800fd68:	f88d 300b 	strb.w	r3, [sp, #11]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 800fd6c:	0c13      	lsrs	r3, r2, #16
 800fd6e:	f88d 300c 	strb.w	r3, [sp, #12]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 800fd72:	0e12      	lsrs	r2, r2, #24
 800fd74:	f88d 200d 	strb.w	r2, [sp, #13]
    while( size > 0 )
 800fd78:	e014      	b.n	800fda4 <PayloadEncrypt+0x8a>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 800fd7a:	18f2      	adds	r2, r6, r3
 800fd7c:	5ca0      	ldrb	r0, [r4, r2]
 800fd7e:	f103 0120 	add.w	r1, r3, #32
 800fd82:	4469      	add	r1, sp
 800fd84:	f811 1c10 	ldrb.w	r1, [r1, #-16]
 800fd88:	4048      	eors	r0, r1
 800fd8a:	54a0      	strb	r0, [r4, r2]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	b2db      	uxtb	r3, r3
 800fd90:	462a      	mov	r2, r5
 800fd92:	2d10      	cmp	r5, #16
 800fd94:	bfa8      	it	ge
 800fd96:	2210      	movge	r2, #16
 800fd98:	4293      	cmp	r3, r2
 800fd9a:	dbee      	blt.n	800fd7a <PayloadEncrypt+0x60>
        size -= 16;
 800fd9c:	3d10      	subs	r5, #16
 800fd9e:	b22d      	sxth	r5, r5
        bufferIndex += 16;
 800fda0:	3610      	adds	r6, #16
 800fda2:	b2f6      	uxtb	r6, r6
    while( size > 0 )
 800fda4:	2d00      	cmp	r5, #0
 800fda6:	dd0e      	ble.n	800fdc6 <PayloadEncrypt+0xac>
        aBlock[15] = ctr & 0xFF;
 800fda8:	f88d 700f 	strb.w	r7, [sp, #15]
        ctr++;
 800fdac:	3701      	adds	r7, #1
 800fdae:	b2bf      	uxth	r7, r7
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 800fdb0:	ab04      	add	r3, sp, #16
 800fdb2:	4642      	mov	r2, r8
 800fdb4:	2110      	movs	r1, #16
 800fdb6:	4668      	mov	r0, sp
 800fdb8:	f003 fb17 	bl	80133ea <SecureElementAesEncrypt>
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	2800      	cmp	r0, #0
 800fdc0:	d0e6      	beq.n	800fd90 <PayloadEncrypt+0x76>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800fdc2:	200f      	movs	r0, #15
 800fdc4:	e000      	b.n	800fdc8 <PayloadEncrypt+0xae>
    return LORAMAC_CRYPTO_SUCCESS;
 800fdc6:	2000      	movs	r0, #0
}
 800fdc8:	b008      	add	sp, #32
 800fdca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fdce:	200a      	movs	r0, #10
 800fdd0:	e7fa      	b.n	800fdc8 <PayloadEncrypt+0xae>

0800fdd2 <VerifyCmacB0>:
    if( msg == 0 )
 800fdd2:	b368      	cbz	r0, 800fe30 <VerifyCmacB0+0x5e>
{
 800fdd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdd8:	b0c8      	sub	sp, #288	; 0x120
 800fdda:	460c      	mov	r4, r1
 800fddc:	4615      	mov	r5, r2
 800fdde:	461e      	mov	r6, r3
 800fde0:	4680      	mov	r8, r0
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800fde2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800fde6:	d825      	bhi.n	800fe34 <VerifyCmacB0+0x62>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 800fde8:	af04      	add	r7, sp, #16
 800fdea:	f44f 7288 	mov.w	r2, #272	; 0x110
 800fdee:	2100      	movs	r1, #0
 800fdf0:	4638      	mov	r0, r7
 800fdf2:	f003 fd40 	bl	8013876 <memset1>
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 800fdf6:	9702      	str	r7, [sp, #8]
 800fdf8:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800fdfa:	9301      	str	r3, [sp, #4]
 800fdfc:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800fdfe:	9300      	str	r3, [sp, #0]
 800fe00:	f89d 3138 	ldrb.w	r3, [sp, #312]	; 0x138
 800fe04:	4632      	mov	r2, r6
 800fe06:	4629      	mov	r1, r5
 800fe08:	4620      	mov	r0, r4
 800fe0a:	f7ff fe6d 	bl	800fae8 <PrepareB0>
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 800fe0e:	4622      	mov	r2, r4
 800fe10:	4641      	mov	r1, r8
 800fe12:	a808      	add	r0, sp, #32
 800fe14:	f003 fd17 	bl	8013846 <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 800fe18:	462b      	mov	r3, r5
 800fe1a:	9a51      	ldr	r2, [sp, #324]	; 0x144
 800fe1c:	f104 0110 	add.w	r1, r4, #16
 800fe20:	4638      	mov	r0, r7
 800fe22:	f003 facc 	bl	80133be <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 800fe26:	b130      	cbz	r0, 800fe36 <VerifyCmacB0+0x64>
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 800fe28:	2801      	cmp	r0, #1
 800fe2a:	d004      	beq.n	800fe36 <VerifyCmacB0+0x64>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800fe2c:	200f      	movs	r0, #15
 800fe2e:	e002      	b.n	800fe36 <VerifyCmacB0+0x64>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fe30:	200a      	movs	r0, #10
}
 800fe32:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800fe34:	200e      	movs	r0, #14
}
 800fe36:	b048      	add	sp, #288	; 0x120
 800fe38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fe3c <LoRaMacCryptoInit>:
/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
    if( nvm == NULL )
 800fe3c:	b188      	cbz	r0, 800fe62 <LoRaMacCryptoInit+0x26>
{
 800fe3e:	b510      	push	{r4, lr}
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 800fe40:	4c09      	ldr	r4, [pc, #36]	; (800fe68 <LoRaMacCryptoInit+0x2c>)
 800fe42:	6020      	str	r0, [r4, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 800fe44:	2228      	movs	r2, #40	; 0x28
 800fe46:	2100      	movs	r1, #0
 800fe48:	f003 fd15 	bl	8013876 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 800fe4c:	6823      	ldr	r3, [r4, #0]
 800fe4e:	2201      	movs	r2, #1
 800fe50:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 800fe52:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 800fe54:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 800fe56:	2400      	movs	r4, #0
 800fe58:	701c      	strb	r4, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 800fe5a:	f7ff fed9 	bl	800fc10 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 800fe5e:	4620      	mov	r0, r4
}
 800fe60:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_FAIL_PARAM;
 800fe62:	2009      	movs	r0, #9
}
 800fe64:	4770      	bx	lr
 800fe66:	bf00      	nop
 800fe68:	20003a94 	.word	0x20003a94

0800fe6c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
    CryptoNvm->LrWanVersion = version;
 800fe6c:	4b02      	ldr	r3, [pc, #8]	; (800fe78 <LoRaMacCryptoSetLrWanVersion+0xc>)
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	6018      	str	r0, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
}
 800fe72:	2000      	movs	r0, #0
 800fe74:	4770      	bx	lr
 800fe76:	bf00      	nop
 800fe78:	20003a94 	.word	0x20003a94

0800fe7c <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
    if( currentUp == NULL )
 800fe7c:	b130      	cbz	r0, 800fe8c <LoRaMacCryptoGetFCntUp+0x10>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 800fe7e:	4b04      	ldr	r3, [pc, #16]	; (800fe90 <LoRaMacCryptoGetFCntUp+0x14>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	68db      	ldr	r3, [r3, #12]
 800fe84:	3301      	adds	r3, #1
 800fe86:	6003      	str	r3, [r0, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 800fe88:	2000      	movs	r0, #0
 800fe8a:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fe8c:	200a      	movs	r0, #10
}
 800fe8e:	4770      	bx	lr
 800fe90:	20003a94 	.word	0x20003a94

0800fe94 <LoRaMacCryptoGetFCntDown>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 800fe94:	b570      	push	{r4, r5, r6, lr}
 800fe96:	b082      	sub	sp, #8
 800fe98:	4614      	mov	r4, r2
    uint32_t lastDown = 0;
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	9201      	str	r2, [sp, #4]
    int32_t fCntDiff = 0;
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;

    if( currentDown == NULL )
 800fe9e:	b363      	cbz	r3, 800fefa <LoRaMacCryptoGetFCntDown+0x66>
 800fea0:	460d      	mov	r5, r1
 800fea2:	461e      	mov	r6, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 800fea4:	a901      	add	r1, sp, #4
 800fea6:	f7ff fe59 	bl	800fb5c <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800feaa:	b9b8      	cbnz	r0, 800fedc <LoRaMacCryptoGetFCntDown+0x48>
    {
        return cryptoStatus;
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 800feac:	9b01      	ldr	r3, [sp, #4]
 800feae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800feb2:	d015      	beq.n	800fee0 <LoRaMacCryptoGetFCntDown+0x4c>
        *currentDown = frameFcnt;
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 800feb4:	b29a      	uxth	r2, r3
 800feb6:	1aa2      	subs	r2, r4, r2

        if( fCntDiff > 0 )
 800feb8:	2a00      	cmp	r2, #0
 800feba:	dd13      	ble.n	800fee4 <LoRaMacCryptoGetFCntDown+0x50>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 800febc:	4413      	add	r3, r2
 800febe:	6033      	str	r3, [r6, #0]
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 800fec0:	4b10      	ldr	r3, [pc, #64]	; (800ff04 <LoRaMacCryptoGetFCntDown+0x70>)
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	789a      	ldrb	r2, [r3, #2]
 800fec6:	b94a      	cbnz	r2, 800fedc <LoRaMacCryptoGetFCntDown+0x48>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 800fec8:	6833      	ldr	r3, [r6, #0]
 800feca:	9901      	ldr	r1, [sp, #4]
 800fecc:	1a5b      	subs	r3, r3, r1
 800fece:	eb61 0101 	sbc.w	r1, r1, r1
 800fed2:	42ab      	cmp	r3, r5
 800fed4:	f171 0100 	sbcs.w	r1, r1, #0
 800fed8:	da11      	bge.n	800fefe <LoRaMacCryptoGetFCntDown+0x6a>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 800feda:	4610      	mov	r0, r2
}
 800fedc:	b002      	add	sp, #8
 800fede:	bd70      	pop	{r4, r5, r6, pc}
        *currentDown = frameFcnt;
 800fee0:	6034      	str	r4, [r6, #0]
 800fee2:	e7ed      	b.n	800fec0 <LoRaMacCryptoGetFCntDown+0x2c>
        else if( fCntDiff == 0 )
 800fee4:	b132      	cbz	r2, 800fef4 <LoRaMacCryptoGetFCntDown+0x60>
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 800fee6:	0c1b      	lsrs	r3, r3, #16
 800fee8:	041b      	lsls	r3, r3, #16
 800feea:	4423      	add	r3, r4
 800feec:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800fef0:	6033      	str	r3, [r6, #0]
 800fef2:	e7e5      	b.n	800fec0 <LoRaMacCryptoGetFCntDown+0x2c>
            *currentDown = lastDown;
 800fef4:	6033      	str	r3, [r6, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 800fef6:	2007      	movs	r0, #7
 800fef8:	e7f0      	b.n	800fedc <LoRaMacCryptoGetFCntDown+0x48>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fefa:	200a      	movs	r0, #10
 800fefc:	e7ee      	b.n	800fedc <LoRaMacCryptoGetFCntDown+0x48>
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 800fefe:	2008      	movs	r0, #8
 800ff00:	e7ec      	b.n	800fedc <LoRaMacCryptoGetFCntDown+0x48>
 800ff02:	bf00      	nop
 800ff04:	20003a94 	.word	0x20003a94

0800ff08 <LoRaMacCryptoSetMulticastReference>:
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
    if( multicastList == NULL )
 800ff08:	4601      	mov	r1, r0
 800ff0a:	b908      	cbnz	r0, 800ff10 <LoRaMacCryptoSetMulticastReference+0x8>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800ff0c:	200a      	movs	r0, #10
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800ff0e:	4770      	bx	lr
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ff10:	2300      	movs	r3, #0
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	dd01      	ble.n	800ff1a <LoRaMacCryptoSetMulticastReference+0x12>
    return LORAMAC_CRYPTO_SUCCESS;
 800ff16:	2000      	movs	r0, #0
 800ff18:	4770      	bx	lr
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 800ff1a:	4a07      	ldr	r2, [pc, #28]	; (800ff38 <LoRaMacCryptoSetMulticastReference+0x30>)
 800ff1c:	6812      	ldr	r2, [r2, #0]
 800ff1e:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800ff22:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 800ff26:	f103 0c06 	add.w	ip, r3, #6
 800ff2a:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 800ff2e:	3204      	adds	r2, #4
 800ff30:	6242      	str	r2, [r0, #36]	; 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ff32:	3301      	adds	r3, #1
 800ff34:	e7ed      	b.n	800ff12 <LoRaMacCryptoSetMulticastReference+0xa>
 800ff36:	bf00      	nop
 800ff38:	20003a94 	.word	0x20003a94

0800ff3c <LoRaMacCryptoPrepareJoinRequest>:
    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( macMsg == 0 )
 800ff3c:	b300      	cbz	r0, 800ff80 <LoRaMacCryptoPrepareJoinRequest+0x44>
{
 800ff3e:	b510      	push	{r4, lr}
 800ff40:	b084      	sub	sp, #16
 800ff42:	4604      	mov	r4, r0
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 800ff44:	2300      	movs	r3, #0
 800ff46:	9303      	str	r3, [sp, #12]
    SecureElementRandomNumber( &devNonce );
 800ff48:	a803      	add	r0, sp, #12
 800ff4a:	f003 fb25 	bl	8013598 <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 800ff4e:	4b10      	ldr	r3, [pc, #64]	; (800ff90 <LoRaMacCryptoPrepareJoinRequest+0x54>)
 800ff50:	681a      	ldr	r2, [r3, #0]
 800ff52:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ff56:	8093      	strh	r3, [r2, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 800ff58:	82e3      	strh	r3, [r4, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800ff5a:	4620      	mov	r0, r4
 800ff5c:	f000 fa33 	bl	80103c6 <LoRaMacSerializerJoinRequest>
 800ff60:	b980      	cbnz	r0, 800ff84 <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 800ff62:	4623      	mov	r3, r4
 800ff64:	f853 1b18 	ldr.w	r1, [r3], #24
 800ff68:	9300      	str	r3, [sp, #0]
 800ff6a:	2301      	movs	r3, #1
 800ff6c:	2213      	movs	r2, #19
 800ff6e:	f003 fa17 	bl	80133a0 <SecureElementComputeAesCmac>
 800ff72:	b950      	cbnz	r0, 800ff8a <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800ff74:	4620      	mov	r0, r4
 800ff76:	f000 fa26 	bl	80103c6 <LoRaMacSerializerJoinRequest>
 800ff7a:	b120      	cbz	r0, 800ff86 <LoRaMacCryptoPrepareJoinRequest+0x4a>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800ff7c:	2011      	movs	r0, #17
 800ff7e:	e002      	b.n	800ff86 <LoRaMacCryptoPrepareJoinRequest+0x4a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800ff80:	200a      	movs	r0, #10
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800ff82:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800ff84:	2011      	movs	r0, #17
}
 800ff86:	b004      	add	sp, #16
 800ff88:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800ff8a:	200f      	movs	r0, #15
 800ff8c:	e7fb      	b.n	800ff86 <LoRaMacCryptoPrepareJoinRequest+0x4a>
 800ff8e:	bf00      	nop
 800ff90:	20003a94 	.word	0x20003a94

0800ff94 <LoRaMacCryptoSecureMessage>:
LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;

    if( macMsg == NULL )
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d036      	beq.n	8010006 <LoRaMacCryptoSecureMessage+0x72>
{
 800ff98:	b530      	push	{r4, r5, lr}
 800ff9a:	b085      	sub	sp, #20
 800ff9c:	4604      	mov	r4, r0
 800ff9e:	461d      	mov	r5, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 800ffa0:	4b1d      	ldr	r3, [pc, #116]	; (8010018 <LoRaMacCryptoSecureMessage+0x84>)
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	68db      	ldr	r3, [r3, #12]
 800ffa6:	4283      	cmp	r3, r0
 800ffa8:	d82f      	bhi.n	801000a <LoRaMacCryptoSecureMessage+0x76>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 800ffaa:	f895 2020 	ldrb.w	r2, [r5, #32]
 800ffae:	b342      	cbz	r2, 8010002 <LoRaMacCryptoSecureMessage+0x6e>
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 800ffb0:	2209      	movs	r2, #9
#else
        payloadDecryptionKeyID = NWK_S_KEY;
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 800ffb2:	42a3      	cmp	r3, r4
 800ffb4:	d209      	bcs.n	800ffca <LoRaMacCryptoSecureMessage+0x36>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 800ffb6:	9401      	str	r4, [sp, #4]
 800ffb8:	2300      	movs	r3, #0
 800ffba:	9300      	str	r3, [sp, #0]
 800ffbc:	68ab      	ldr	r3, [r5, #8]
 800ffbe:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800ffc2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ffc4:	f7ff fea9 	bl	800fd1a <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800ffc8:	bb10      	cbnz	r0, 8010010 <LoRaMacCryptoSecureMessage+0x7c>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800ffca:	4628      	mov	r0, r5
 800ffcc:	f000 fa31 	bl	8010432 <LoRaMacSerializerData>
 800ffd0:	b9e8      	cbnz	r0, 801000e <LoRaMacCryptoSecureMessage+0x7a>
#else
        payloadDecryptionKeyID = NWK_S_KEY;
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 800ffd2:	7929      	ldrb	r1, [r5, #4]
 800ffd4:	3904      	subs	r1, #4
 800ffd6:	462b      	mov	r3, r5
 800ffd8:	f853 0b2c 	ldr.w	r0, [r3], #44
 800ffdc:	9303      	str	r3, [sp, #12]
 800ffde:	9402      	str	r4, [sp, #8]
 800ffe0:	68ab      	ldr	r3, [r5, #8]
 800ffe2:	9301      	str	r3, [sp, #4]
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	9300      	str	r3, [sp, #0]
 800ffe8:	2208      	movs	r2, #8
 800ffea:	b289      	uxth	r1, r1
 800ffec:	f7ff fe32 	bl	800fc54 <ComputeCmacB0>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800fff0:	b970      	cbnz	r0, 8010010 <LoRaMacCryptoSecureMessage+0x7c>
            return retval;
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800fff2:	4628      	mov	r0, r5
 800fff4:	f000 fa1d 	bl	8010432 <LoRaMacSerializerData>
 800fff8:	b960      	cbnz	r0, 8010014 <LoRaMacCryptoSecureMessage+0x80>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 800fffa:	4b07      	ldr	r3, [pc, #28]	; (8010018 <LoRaMacCryptoSecureMessage+0x84>)
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	60dc      	str	r4, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8010000:	e006      	b.n	8010010 <LoRaMacCryptoSecureMessage+0x7c>
        payloadDecryptionKeyID = NWK_S_KEY;
 8010002:	2208      	movs	r2, #8
 8010004:	e7d5      	b.n	800ffb2 <LoRaMacCryptoSecureMessage+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010006:	200a      	movs	r0, #10
}
 8010008:	4770      	bx	lr
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801000a:	2006      	movs	r0, #6
 801000c:	e000      	b.n	8010010 <LoRaMacCryptoSecureMessage+0x7c>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801000e:	2011      	movs	r0, #17
}
 8010010:	b005      	add	sp, #20
 8010012:	bd30      	pop	{r4, r5, pc}
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8010014:	2011      	movs	r0, #17
 8010016:	e7fb      	b.n	8010010 <LoRaMacCryptoSecureMessage+0x7c>
 8010018:	20003a94 	.word	0x20003a94

0801001c <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 801001c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010020:	b087      	sub	sp, #28
 8010022:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    if( macMsg == 0 )
 8010024:	2e00      	cmp	r6, #0
 8010026:	d049      	beq.n	80100bc <LoRaMacCryptoUnsecureMessage+0xa0>
 8010028:	4605      	mov	r5, r0
 801002a:	4688      	mov	r8, r1
 801002c:	4617      	mov	r7, r2
 801002e:	461c      	mov	r4, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8010030:	4619      	mov	r1, r3
 8010032:	4610      	mov	r0, r2
 8010034:	f7ff fdb8 	bl	800fba8 <CheckFCntDown>
 8010038:	2800      	cmp	r0, #0
 801003a:	d041      	beq.n	80100c0 <LoRaMacCryptoUnsecureMessage+0xa4>
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801003c:	4630      	mov	r0, r6
 801003e:	f000 f963 	bl	8010308 <LoRaMacParserData>
 8010042:	2800      	cmp	r0, #0
 8010044:	d141      	bne.n	80100ca <LoRaMacCryptoUnsecureMessage+0xae>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8010046:	a905      	add	r1, sp, #20
 8010048:	4628      	mov	r0, r5
 801004a:	f7ff fd71 	bl	800fb30 <GetKeyAddrItem>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801004e:	4605      	mov	r5, r0
 8010050:	2800      	cmp	r0, #0
 8010052:	d136      	bne.n	80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
    {
        return retval;
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8010054:	9b05      	ldr	r3, [sp, #20]
 8010056:	f893 9001 	ldrb.w	r9, [r3, #1]
    micComputationKeyID = curItem->NwkSkey;
 801005a:	789a      	ldrb	r2, [r3, #2]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801005c:	68b3      	ldr	r3, [r6, #8]
 801005e:	4543      	cmp	r3, r8
 8010060:	d135      	bne.n	80100ce <LoRaMacCryptoUnsecureMessage+0xb2>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8010062:	7b33      	ldrb	r3, [r6, #12]
 8010064:	f3c3 1340 	ubfx	r3, r3, #5, #1
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8010068:	491a      	ldr	r1, [pc, #104]	; (80100d4 <LoRaMacCryptoUnsecureMessage+0xb8>)
 801006a:	6809      	ldr	r1, [r1, #0]
 801006c:	7889      	ldrb	r1, [r1, #2]
 801006e:	b901      	cbnz	r1, 8010072 <LoRaMacCryptoUnsecureMessage+0x56>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8010070:	2300      	movs	r3, #0
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8010072:	7931      	ldrb	r1, [r6, #4]
 8010074:	3904      	subs	r1, #4
 8010076:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8010078:	9003      	str	r0, [sp, #12]
 801007a:	9402      	str	r4, [sp, #8]
 801007c:	f8cd 8004 	str.w	r8, [sp, #4]
 8010080:	2001      	movs	r0, #1
 8010082:	9000      	str	r0, [sp, #0]
 8010084:	b289      	uxth	r1, r1
 8010086:	6830      	ldr	r0, [r6, #0]
 8010088:	f7ff fea3 	bl	800fdd2 <VerifyCmacB0>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801008c:	4605      	mov	r5, r0
 801008e:	b9c0      	cbnz	r0, 80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
    {
        return retval;
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8010090:	f896 3020 	ldrb.w	r3, [r6, #32]
 8010094:	b90b      	cbnz	r3, 801009a <LoRaMacCryptoUnsecureMessage+0x7e>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8010096:	f04f 0908 	mov.w	r9, #8
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 801009a:	9401      	str	r4, [sp, #4]
 801009c:	2301      	movs	r3, #1
 801009e:	9300      	str	r3, [sp, #0]
 80100a0:	4643      	mov	r3, r8
 80100a2:	464a      	mov	r2, r9
 80100a4:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80100a8:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80100aa:	f7ff fe36 	bl	800fd1a <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80100ae:	4605      	mov	r5, r0
 80100b0:	b938      	cbnz	r0, 80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 80100b2:	4621      	mov	r1, r4
 80100b4:	4638      	mov	r0, r7
 80100b6:	f7ff fd8f 	bl	800fbd8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80100ba:	e002      	b.n	80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_ERROR_NPE;
 80100bc:	250a      	movs	r5, #10
 80100be:	e000      	b.n	80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80100c0:	2506      	movs	r5, #6
}
 80100c2:	4628      	mov	r0, r5
 80100c4:	b007      	add	sp, #28
 80100c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80100ca:	2510      	movs	r5, #16
 80100cc:	e7f9      	b.n	80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 80100ce:	2502      	movs	r5, #2
 80100d0:	e7f7      	b.n	80100c2 <LoRaMacCryptoUnsecureMessage+0xa6>
 80100d2:	bf00      	nop
 80100d4:	20003a94 	.word	0x20003a94

080100d8 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80100d8:	b500      	push	{lr}
 80100da:	b085      	sub	sp, #20
 80100dc:	460a      	mov	r2, r1
    uint8_t compBase[16] = { 0 };
 80100de:	2300      	movs	r3, #0
 80100e0:	9300      	str	r3, [sp, #0]
 80100e2:	9301      	str	r3, [sp, #4]
 80100e4:	9302      	str	r3, [sp, #8]
 80100e6:	9303      	str	r3, [sp, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
    switch( keyID )
 80100e8:	290b      	cmp	r1, #11
 80100ea:	d007      	beq.n	80100fc <LoRaMacCryptoDeriveLifeTimeKey+0x24>
 80100ec:	290c      	cmp	r1, #12
 80100ee:	d013      	beq.n	8010118 <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 80100f0:	290a      	cmp	r1, #10
 80100f2:	d00c      	beq.n	801010e <LoRaMacCryptoDeriveLifeTimeKey+0x36>
 80100f4:	200b      	movs	r0, #11
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 80100f6:	b005      	add	sp, #20
 80100f8:	f85d fb04 	ldr.w	pc, [sp], #4
            if( versionMinor == 1 )
 80100fc:	2801      	cmp	r0, #1
 80100fe:	d001      	beq.n	8010104 <LoRaMacCryptoDeriveLifeTimeKey+0x2c>
    KeyIdentifier_t rootKeyId = APP_KEY;
 8010100:	2100      	movs	r1, #0
 8010102:	e00a      	b.n	801011a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
                compBase[0] = 0x20;
 8010104:	2320      	movs	r3, #32
 8010106:	f88d 3000 	strb.w	r3, [sp]
    KeyIdentifier_t rootKeyId = APP_KEY;
 801010a:	2100      	movs	r1, #0
 801010c:	e005      	b.n	801011a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
            compBase[0] = 0x30;
 801010e:	2330      	movs	r3, #48	; 0x30
 8010110:	f88d 3000 	strb.w	r3, [sp]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8010114:	2100      	movs	r1, #0
            break;
 8010116:	e000      	b.n	801011a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
    switch( keyID )
 8010118:	210b      	movs	r1, #11
    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 801011a:	4668      	mov	r0, sp
 801011c:	f003 f9de 	bl	80134dc <SecureElementDeriveAndStoreKey>
 8010120:	2800      	cmp	r0, #0
 8010122:	d0e8      	beq.n	80100f6 <LoRaMacCryptoDeriveLifeTimeKey+0x1e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8010124:	200f      	movs	r0, #15
 8010126:	e7e6      	b.n	80100f6 <LoRaMacCryptoDeriveLifeTimeKey+0x1e>

08010128 <LoRaMacCryptoSetKey>:
{
 8010128:	b510      	push	{r4, lr}
 801012a:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 801012c:	f003 f994 	bl	8013458 <SecureElementSetKey>
 8010130:	b998      	cbnz	r0, 801015a <LoRaMacCryptoSetKey+0x32>
    if( keyID == APP_KEY )
 8010132:	b104      	cbz	r4, 8010136 <LoRaMacCryptoSetKey+0xe>
}
 8010134:	bd10      	pop	{r4, pc}
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8010136:	4b0c      	ldr	r3, [pc, #48]	; (8010168 <LoRaMacCryptoSetKey+0x40>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	210b      	movs	r1, #11
 801013c:	7898      	ldrb	r0, [r3, #2]
 801013e:	f7ff ffcb 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
 8010142:	b960      	cbnz	r0, 801015e <LoRaMacCryptoSetKey+0x36>
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8010144:	210c      	movs	r1, #12
 8010146:	f7ff ffc7 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
 801014a:	b950      	cbnz	r0, 8010162 <LoRaMacCryptoSetKey+0x3a>
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801014c:	210a      	movs	r1, #10
 801014e:	f7ff ffc3 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
 8010152:	2800      	cmp	r0, #0
 8010154:	d0ee      	beq.n	8010134 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8010156:	200f      	movs	r0, #15
 8010158:	e7ec      	b.n	8010134 <LoRaMacCryptoSetKey+0xc>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801015a:	200f      	movs	r0, #15
 801015c:	e7ea      	b.n	8010134 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801015e:	200f      	movs	r0, #15
 8010160:	e7e8      	b.n	8010134 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8010162:	200f      	movs	r0, #15
 8010164:	e7e6      	b.n	8010134 <LoRaMacCryptoSetKey+0xc>
 8010166:	bf00      	nop
 8010168:	20003a94 	.word	0x20003a94

0801016c <LoRaMacCryptoHandleJoinAccept>:
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801016c:	2a00      	cmp	r2, #0
 801016e:	d06c      	beq.n	801024a <LoRaMacCryptoHandleJoinAccept+0xde>
{
 8010170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010172:	b08f      	sub	sp, #60	; 0x3c
 8010174:	4607      	mov	r7, r0
 8010176:	460d      	mov	r5, r1
 8010178:	4614      	mov	r4, r2
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801017a:	2900      	cmp	r1, #0
 801017c:	d067      	beq.n	801024e <LoRaMacCryptoHandleJoinAccept+0xe2>
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 801017e:	2600      	movs	r6, #0
 8010180:	9605      	str	r6, [sp, #20]
 8010182:	221d      	movs	r2, #29
 8010184:	4631      	mov	r1, r6
 8010186:	a806      	add	r0, sp, #24
 8010188:	f005 ff14 	bl	8015fb4 <memset>
    uint8_t versionMinor         = 0;
 801018c:	f88d 6013 	strb.w	r6, [sp, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8010190:	4b33      	ldr	r3, [pc, #204]	; (8010260 <LoRaMacCryptoHandleJoinAccept+0xf4>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	889e      	ldrh	r6, [r3, #4]
    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8010196:	f10d 0313 	add.w	r3, sp, #19
 801019a:	9302      	str	r3, [sp, #8]
 801019c:	ab05      	add	r3, sp, #20
 801019e:	9301      	str	r3, [sp, #4]
 80101a0:	7923      	ldrb	r3, [r4, #4]
 80101a2:	9300      	str	r3, [sp, #0]
 80101a4:	6823      	ldr	r3, [r4, #0]
 80101a6:	4632      	mov	r2, r6
 80101a8:	4629      	mov	r1, r5
 80101aa:	4638      	mov	r0, r7
 80101ac:	f003 f9b6 	bl	801351c <SecureElementProcessJoinAccept>
 80101b0:	2800      	cmp	r0, #0
 80101b2:	d14e      	bne.n	8010252 <LoRaMacCryptoHandleJoinAccept+0xe6>
    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80101b4:	7922      	ldrb	r2, [r4, #4]
 80101b6:	a905      	add	r1, sp, #20
 80101b8:	6820      	ldr	r0, [r4, #0]
 80101ba:	f003 fb44 	bl	8013846 <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80101be:	4620      	mov	r0, r4
 80101c0:	f000 f850 	bl	8010264 <LoRaMacParserJoinAccept>
 80101c4:	2800      	cmp	r0, #0
 80101c6:	d147      	bne.n	8010258 <LoRaMacCryptoHandleJoinAccept+0xec>
    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80101c8:	79a5      	ldrb	r5, [r4, #6]
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80101ca:	79e3      	ldrb	r3, [r4, #7]
 80101cc:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 80101d0:	7a23      	ldrb	r3, [r4, #8]
 80101d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 80101d6:	4628      	mov	r0, r5
 80101d8:	f7ff fd32 	bl	800fc40 <IsJoinNonce10xOk>
    if( isJoinNonceOk == true )
 80101dc:	2800      	cmp	r0, #0
 80101de:	d03d      	beq.n	801025c <LoRaMacCryptoHandleJoinAccept+0xf0>
        CryptoNvm->JoinNonce = currentJoinNonce;
 80101e0:	4b1f      	ldr	r3, [pc, #124]	; (8010260 <LoRaMacCryptoHandleJoinAccept+0xf4>)
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	609d      	str	r5, [r3, #8]
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 80101e6:	210b      	movs	r1, #11
 80101e8:	f89d 0013 	ldrb.w	r0, [sp, #19]
 80101ec:	f7ff ff74 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80101f0:	bb80      	cbnz	r0, 8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 80101f2:	210c      	movs	r1, #12
 80101f4:	2000      	movs	r0, #0
 80101f6:	f7ff ff6f 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80101fa:	bb58      	cbnz	r0, 8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 80101fc:	210a      	movs	r1, #10
 80101fe:	2000      	movs	r0, #0
 8010200:	f7ff ff6a 	bl	80100d8 <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8010204:	bb30      	cbnz	r0, 8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
        netID = ( uint32_t )macMsg->NetID[0];
 8010206:	7a63      	ldrb	r3, [r4, #9]
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8010208:	7aa2      	ldrb	r2, [r4, #10]
 801020a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801020e:	7ae2      	ldrb	r2, [r4, #11]
 8010210:	ea43 4402 	orr.w	r4, r3, r2, lsl #16
        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8010214:	4633      	mov	r3, r6
 8010216:	4622      	mov	r2, r4
 8010218:	4629      	mov	r1, r5
 801021a:	2009      	movs	r0, #9
 801021c:	f7ff fd46 	bl	800fcac <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8010220:	b9c0      	cbnz	r0, 8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8010222:	4633      	mov	r3, r6
 8010224:	4622      	mov	r2, r4
 8010226:	4629      	mov	r1, r5
 8010228:	2008      	movs	r0, #8
 801022a:	f7ff fd3f 	bl	800fcac <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801022e:	b988      	cbnz	r0, 8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8010230:	4b0b      	ldr	r3, [pc, #44]	; (8010260 <LoRaMacCryptoHandleJoinAccept+0xf4>)
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8010238:	709a      	strb	r2, [r3, #2]
    CryptoNvm->FCntList.FCntUp = 0;
 801023a:	2200      	movs	r2, #0
 801023c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 801023e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010242:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8010244:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8010246:	615a      	str	r2, [r3, #20]
    return LORAMAC_CRYPTO_SUCCESS;
 8010248:	e004      	b.n	8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_ERROR_NPE;
 801024a:	200a      	movs	r0, #10
}
 801024c:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 801024e:	200a      	movs	r0, #10
 8010250:	e000      	b.n	8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8010252:	200f      	movs	r0, #15
}
 8010254:	b00f      	add	sp, #60	; 0x3c
 8010256:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8010258:	2010      	movs	r0, #16
 801025a:	e7fb      	b.n	8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 801025c:	2003      	movs	r0, #3
 801025e:	e7f9      	b.n	8010254 <LoRaMacCryptoHandleJoinAccept+0xe8>
 8010260:	20003a94 	.word	0x20003a94

08010264 <LoRaMacParserJoinAccept>:
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8010264:	2800      	cmp	r0, #0
 8010266:	d049      	beq.n	80102fc <LoRaMacParserJoinAccept+0x98>
{
 8010268:	b510      	push	{r4, lr}
 801026a:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801026c:	6801      	ldr	r1, [r0, #0]
 801026e:	2900      	cmp	r1, #0
 8010270:	d046      	beq.n	8010300 <LoRaMacParserJoinAccept+0x9c>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8010272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010276:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8010278:	2203      	movs	r2, #3
 801027a:	3006      	adds	r0, #6
 801027c:	f003 fae3 	bl	8013846 <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8010280:	4620      	mov	r0, r4
 8010282:	f850 1b09 	ldr.w	r1, [r0], #9
 8010286:	2203      	movs	r2, #3
 8010288:	3104      	adds	r1, #4
 801028a:	f003 fadc 	bl	8013846 <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801028e:	6821      	ldr	r1, [r4, #0]
 8010290:	79cb      	ldrb	r3, [r1, #7]
 8010292:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8010294:	7a0a      	ldrb	r2, [r1, #8]
 8010296:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 801029a:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801029c:	7a4a      	ldrb	r2, [r1, #9]
 801029e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80102a2:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80102a4:	7a8a      	ldrb	r2, [r1, #10]
 80102a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80102aa:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 80102ac:	7acb      	ldrb	r3, [r1, #11]
 80102ae:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80102b0:	7b0b      	ldrb	r3, [r1, #12]
 80102b2:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80102b4:	7923      	ldrb	r3, [r4, #4]
 80102b6:	2b21      	cmp	r3, #33	; 0x21
 80102b8:	d018      	beq.n	80102ec <LoRaMacParserJoinAccept+0x88>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80102ba:	2b11      	cmp	r3, #17
 80102bc:	dc22      	bgt.n	8010304 <LoRaMacParserJoinAccept+0xa0>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80102be:	220d      	movs	r2, #13
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80102c0:	6821      	ldr	r1, [r4, #0]
 80102c2:	f102 0c01 	add.w	ip, r2, #1
 80102c6:	5c8b      	ldrb	r3, [r1, r2]
 80102c8:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80102ca:	1c90      	adds	r0, r2, #2
 80102cc:	f811 c00c 	ldrb.w	ip, [r1, ip]
 80102d0:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80102d4:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80102d6:	3203      	adds	r2, #3
 80102d8:	5c08      	ldrb	r0, [r1, r0]
 80102da:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80102de:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80102e0:	5c8a      	ldrb	r2, [r1, r2]
 80102e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80102e6:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 80102e8:	2000      	movs	r0, #0
}
 80102ea:	bd10      	pop	{r4, pc}
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80102ec:	2210      	movs	r2, #16
 80102ee:	310d      	adds	r1, #13
 80102f0:	f104 0012 	add.w	r0, r4, #18
 80102f4:	f003 faa7 	bl	8013846 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80102f8:	221d      	movs	r2, #29
 80102fa:	e7e1      	b.n	80102c0 <LoRaMacParserJoinAccept+0x5c>
        return LORAMAC_PARSER_ERROR_NPE;
 80102fc:	2002      	movs	r0, #2
}
 80102fe:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 8010300:	2002      	movs	r0, #2
 8010302:	e7f2      	b.n	80102ea <LoRaMacParserJoinAccept+0x86>
        return LORAMAC_PARSER_FAIL;
 8010304:	2001      	movs	r0, #1
 8010306:	e7f0      	b.n	80102ea <LoRaMacParserJoinAccept+0x86>

08010308 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8010308:	2800      	cmp	r0, #0
 801030a:	d058      	beq.n	80103be <LoRaMacParserData+0xb6>
{
 801030c:	b510      	push	{r4, lr}
 801030e:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8010310:	6801      	ldr	r1, [r0, #0]
 8010312:	2900      	cmp	r1, #0
 8010314:	d055      	beq.n	80103c2 <LoRaMacParserData+0xba>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8010316:	780b      	ldrb	r3, [r1, #0]
 8010318:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801031a:	784b      	ldrb	r3, [r1, #1]
 801031c:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801031e:	788a      	ldrb	r2, [r1, #2]
 8010320:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8010324:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8010326:	78ca      	ldrb	r2, [r1, #3]
 8010328:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801032c:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801032e:	790a      	ldrb	r2, [r1, #4]
 8010330:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8010334:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8010336:	794b      	ldrb	r3, [r1, #5]
 8010338:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801033a:	798b      	ldrb	r3, [r1, #6]
 801033c:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801033e:	79ca      	ldrb	r2, [r1, #7]
 8010340:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8010344:	81c3      	strh	r3, [r0, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8010346:	7b02      	ldrb	r2, [r0, #12]
 8010348:	f002 020f 	and.w	r2, r2, #15
 801034c:	3108      	adds	r1, #8
 801034e:	3010      	adds	r0, #16
 8010350:	f003 fa79 	bl	8013846 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8010354:	7b23      	ldrb	r3, [r4, #12]
 8010356:	f003 030f 	and.w	r3, r3, #15
 801035a:	f103 0008 	add.w	r0, r3, #8

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801035e:	2200      	movs	r2, #0
 8010360:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 8010364:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8010368:	7922      	ldrb	r2, [r4, #4]
 801036a:	1a11      	subs	r1, r2, r0
 801036c:	2904      	cmp	r1, #4
 801036e:	dc16      	bgt.n	801039e <LoRaMacParserData+0x96>
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8010370:	6822      	ldr	r2, [r4, #0]
 8010372:	7923      	ldrb	r3, [r4, #4]
 8010374:	441a      	add	r2, r3
 8010376:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 801037a:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801037c:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 8010380:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8010384:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8010386:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 801038a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801038e:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8010390:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8010394:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8010398:	62e3      	str	r3, [r4, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 801039a:	2000      	movs	r0, #0
}
 801039c:	bd10      	pop	{r4, pc}
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801039e:	6821      	ldr	r1, [r4, #0]
 80103a0:	3309      	adds	r3, #9
 80103a2:	5c08      	ldrb	r0, [r1, r0]
 80103a4:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80103a8:	1ad2      	subs	r2, r2, r3
 80103aa:	b2d2      	uxtb	r2, r2
 80103ac:	3a04      	subs	r2, #4
 80103ae:	b2d2      	uxtb	r2, r2
 80103b0:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80103b4:	4419      	add	r1, r3
 80103b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80103b8:	f003 fa45 	bl	8013846 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80103bc:	e7d8      	b.n	8010370 <LoRaMacParserData+0x68>
        return LORAMAC_PARSER_ERROR_NPE;
 80103be:	2002      	movs	r0, #2
}
 80103c0:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 80103c2:	2002      	movs	r0, #2
 80103c4:	e7ea      	b.n	801039c <LoRaMacParserData+0x94>

080103c6 <LoRaMacSerializerJoinRequest>:
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80103c6:	b370      	cbz	r0, 8010426 <LoRaMacSerializerJoinRequest+0x60>
{
 80103c8:	b510      	push	{r4, lr}
 80103ca:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80103cc:	6803      	ldr	r3, [r0, #0]
 80103ce:	b363      	cbz	r3, 801042a <LoRaMacSerializerJoinRequest+0x64>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80103d0:	7902      	ldrb	r2, [r0, #4]
 80103d2:	2a16      	cmp	r2, #22
 80103d4:	d92b      	bls.n	801042e <LoRaMacSerializerJoinRequest+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80103d6:	7942      	ldrb	r2, [r0, #5]
 80103d8:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80103da:	4601      	mov	r1, r0
 80103dc:	f851 0b06 	ldr.w	r0, [r1], #6
 80103e0:	2208      	movs	r2, #8
 80103e2:	3001      	adds	r0, #1
 80103e4:	f003 fa3a 	bl	801385c <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80103e8:	4621      	mov	r1, r4
 80103ea:	f851 0b0e 	ldr.w	r0, [r1], #14
 80103ee:	2208      	movs	r2, #8
 80103f0:	3009      	adds	r0, #9
 80103f2:	f003 fa33 	bl	801385c <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80103f6:	8ae2      	ldrh	r2, [r4, #22]
 80103f8:	6823      	ldr	r3, [r4, #0]
 80103fa:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80103fc:	8ae3      	ldrh	r3, [r4, #22]
 80103fe:	6822      	ldr	r2, [r4, #0]
 8010400:	0a1b      	lsrs	r3, r3, #8
 8010402:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8010404:	69a2      	ldr	r2, [r4, #24]
 8010406:	6823      	ldr	r3, [r4, #0]
 8010408:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801040a:	69a3      	ldr	r3, [r4, #24]
 801040c:	0a1b      	lsrs	r3, r3, #8
 801040e:	6822      	ldr	r2, [r4, #0]
 8010410:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8010412:	8b62      	ldrh	r2, [r4, #26]
 8010414:	6823      	ldr	r3, [r4, #0]
 8010416:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8010418:	7ee2      	ldrb	r2, [r4, #27]
 801041a:	6823      	ldr	r3, [r4, #0]
 801041c:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 801041e:	2317      	movs	r3, #23
 8010420:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8010422:	2000      	movs	r0, #0
}
 8010424:	bd10      	pop	{r4, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8010426:	2001      	movs	r0, #1
}
 8010428:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801042a:	2001      	movs	r0, #1
 801042c:	e7fa      	b.n	8010424 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801042e:	2002      	movs	r0, #2
 8010430:	e7f8      	b.n	8010424 <LoRaMacSerializerJoinRequest+0x5e>

08010432 <LoRaMacSerializerData>:
    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8010432:	2800      	cmp	r0, #0
 8010434:	d066      	beq.n	8010504 <LoRaMacSerializerData+0xd2>
{
 8010436:	b538      	push	{r3, r4, r5, lr}
 8010438:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801043a:	6801      	ldr	r1, [r0, #0]
 801043c:	2900      	cmp	r1, #0
 801043e:	d063      	beq.n	8010508 <LoRaMacSerializerData+0xd6>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8010440:	7b02      	ldrb	r2, [r0, #12]
 8010442:	f002 020f 	and.w	r2, r2, #15
 8010446:	f102 0008 	add.w	r0, r2, #8

    if( macMsg->FRMPayloadSize > 0 )
 801044a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801044e:	b10b      	cbz	r3, 8010454 <LoRaMacSerializerData+0x22>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8010450:	f102 0009 	add.w	r0, r2, #9
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8010454:	4403      	add	r3, r0
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8010456:	3304      	adds	r3, #4
 8010458:	b29b      	uxth	r3, r3

    if( macMsg->BufSize < computedBufSize )
 801045a:	7922      	ldrb	r2, [r4, #4]
 801045c:	429a      	cmp	r2, r3
 801045e:	d355      	bcc.n	801050c <LoRaMacSerializerData+0xda>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8010460:	7963      	ldrb	r3, [r4, #5]
 8010462:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8010464:	68a2      	ldr	r2, [r4, #8]
 8010466:	6823      	ldr	r3, [r4, #0]
 8010468:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801046a:	68a3      	ldr	r3, [r4, #8]
 801046c:	0a1b      	lsrs	r3, r3, #8
 801046e:	6822      	ldr	r2, [r4, #0]
 8010470:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8010472:	8962      	ldrh	r2, [r4, #10]
 8010474:	6823      	ldr	r3, [r4, #0]
 8010476:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8010478:	7ae2      	ldrb	r2, [r4, #11]
 801047a:	6823      	ldr	r3, [r4, #0]
 801047c:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801047e:	6823      	ldr	r3, [r4, #0]
 8010480:	7b22      	ldrb	r2, [r4, #12]
 8010482:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8010484:	89e2      	ldrh	r2, [r4, #14]
 8010486:	6823      	ldr	r3, [r4, #0]
 8010488:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801048a:	89e3      	ldrh	r3, [r4, #14]
 801048c:	6822      	ldr	r2, [r4, #0]
 801048e:	0a1b      	lsrs	r3, r3, #8
 8010490:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8010492:	4621      	mov	r1, r4
 8010494:	f851 0b10 	ldr.w	r0, [r1], #16
 8010498:	7b22      	ldrb	r2, [r4, #12]
 801049a:	f002 020f 	and.w	r2, r2, #15
 801049e:	3008      	adds	r0, #8
 80104a0:	f003 f9d1 	bl	8013846 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80104a4:	7b23      	ldrb	r3, [r4, #12]
 80104a6:	f003 030f 	and.w	r3, r3, #15
 80104aa:	f103 0508 	add.w	r5, r3, #8

    if( macMsg->FRMPayloadSize > 0 )
 80104ae:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80104b2:	b12a      	cbz	r2, 80104c0 <LoRaMacSerializerData+0x8e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80104b4:	6822      	ldr	r2, [r4, #0]
 80104b6:	f894 1020 	ldrb.w	r1, [r4, #32]
 80104ba:	5551      	strb	r1, [r2, r5]
 80104bc:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80104c0:	6820      	ldr	r0, [r4, #0]
 80104c2:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80104c6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80104c8:	4428      	add	r0, r5
 80104ca:	f003 f9bc 	bl	8013846 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80104ce:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80104d2:	442b      	add	r3, r5

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80104d4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80104d6:	6821      	ldr	r1, [r4, #0]
 80104d8:	1c5a      	adds	r2, r3, #1
 80104da:	b292      	uxth	r2, r2
 80104dc:	54c8      	strb	r0, [r1, r3]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80104de:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80104e0:	0a08      	lsrs	r0, r1, #8
 80104e2:	6825      	ldr	r5, [r4, #0]
 80104e4:	1c99      	adds	r1, r3, #2
 80104e6:	b289      	uxth	r1, r1
 80104e8:	54a8      	strb	r0, [r5, r2]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80104ea:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
 80104ec:	6820      	ldr	r0, [r4, #0]
 80104ee:	1cda      	adds	r2, r3, #3
 80104f0:	b292      	uxth	r2, r2
 80104f2:	5445      	strb	r5, [r0, r1]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80104f4:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 80104f8:	6821      	ldr	r1, [r4, #0]
 80104fa:	3304      	adds	r3, #4
 80104fc:	5488      	strb	r0, [r1, r2]

    macMsg->BufSize = bufItr;
 80104fe:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8010500:	2000      	movs	r0, #0
}
 8010502:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8010504:	2001      	movs	r0, #1
}
 8010506:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8010508:	2001      	movs	r0, #1
 801050a:	e7fa      	b.n	8010502 <LoRaMacSerializerData+0xd0>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801050c:	2002      	movs	r0, #2
 801050e:	e7f8      	b.n	8010502 <LoRaMacSerializerData+0xd0>

08010510 <NvmDataMgmtEvent>:
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 8010510:	4b02      	ldr	r3, [pc, #8]	; (801051c <NvmDataMgmtEvent+0xc>)
 8010512:	881a      	ldrh	r2, [r3, #0]
 8010514:	4310      	orrs	r0, r2
 8010516:	8018      	strh	r0, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 8010518:	4770      	bx	lr
 801051a:	bf00      	nop
 801051c:	20003a98 	.word	0x20003a98

08010520 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 8010520:	b508      	push	{r3, lr}
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 8010522:	4b06      	ldr	r3, [pc, #24]	; (801053c <NvmDataMgmtStoreBegin+0x1c>)
 8010524:	881b      	ldrh	r3, [r3, #0]
 8010526:	b11b      	cbz	r3, 8010530 <NvmDataMgmtStoreBegin+0x10>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 8010528:	f7fe f8dc 	bl	800e6e4 <LoRaMacStop>
 801052c:	b918      	cbnz	r0, 8010536 <NvmDataMgmtStoreBegin+0x16>
    }
    return NVM_DATA_OK;
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801052e:	bd08      	pop	{r3, pc}
        return NVM_DATA_NO_UPDATED_DATA;
 8010530:	f06f 0001 	mvn.w	r0, #1
 8010534:	e7fb      	b.n	801052e <NvmDataMgmtStoreBegin+0xe>
        return NVM_DATA_NOT_AVAILABLE;
 8010536:	f06f 0002 	mvn.w	r0, #2
 801053a:	e7f8      	b.n	801052e <NvmDataMgmtStoreBegin+0xe>
 801053c:	20003a98 	.word	0x20003a98

08010540 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 8010540:	b510      	push	{r4, lr}
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 8010542:	2400      	movs	r4, #0
 8010544:	4b02      	ldr	r3, [pc, #8]	; (8010550 <NvmDataMgmtStoreEnd+0x10>)
 8010546:	801c      	strh	r4, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 8010548:	f7fe f8c0 	bl	800e6cc <LoRaMacStart>
    return NVM_DATA_OK;
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801054c:	4620      	mov	r0, r4
 801054e:	bd10      	pop	{r4, pc}
 8010550:	20003a98 	.word	0x20003a98

08010554 <RegionIsActive>:
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
    switch( region )
 8010554:	2805      	cmp	r0, #5
 8010556:	d005      	beq.n	8010564 <RegionIsActive+0x10>
 8010558:	2808      	cmp	r0, #8
 801055a:	d001      	beq.n	8010560 <RegionIsActive+0xc>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801055c:	2000      	movs	r0, #0
        }
    }
}
 801055e:	4770      	bx	lr
    switch( region )
 8010560:	2001      	movs	r0, #1
 8010562:	4770      	bx	lr
 8010564:	2001      	movs	r0, #1
 8010566:	4770      	bx	lr

08010568 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8010568:	b500      	push	{lr}
 801056a:	b083      	sub	sp, #12
 801056c:	4603      	mov	r3, r0
 801056e:	4608      	mov	r0, r1
    PhyParam_t phyParam = { 0 };
 8010570:	2200      	movs	r2, #0
 8010572:	9200      	str	r2, [sp, #0]
    switch( region )
 8010574:	2b05      	cmp	r3, #5
 8010576:	d004      	beq.n	8010582 <RegionGetPhyParam+0x1a>
 8010578:	2b08      	cmp	r3, #8
 801057a:	d009      	beq.n	8010590 <RegionGetPhyParam+0x28>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801057c:	9b00      	ldr	r3, [sp, #0]
 801057e:	9301      	str	r3, [sp, #4]
 8010580:	e002      	b.n	8010588 <RegionGetPhyParam+0x20>
        EU868_GET_PHY_PARAM( );
 8010582:	f000 fdfb 	bl	801117c <RegionEU868GetPhyParam>
 8010586:	9001      	str	r0, [sp, #4]
        }
    }
}
 8010588:	9801      	ldr	r0, [sp, #4]
 801058a:	b003      	add	sp, #12
 801058c:	f85d fb04 	ldr.w	pc, [sp], #4
        US915_GET_PHY_PARAM( );
 8010590:	f001 fc1e 	bl	8011dd0 <RegionUS915GetPhyParam>
 8010594:	9001      	str	r0, [sp, #4]
 8010596:	e7f7      	b.n	8010588 <RegionGetPhyParam+0x20>

08010598 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8010598:	b508      	push	{r3, lr}
 801059a:	4603      	mov	r3, r0
 801059c:	4608      	mov	r0, r1
    switch( region )
 801059e:	2b05      	cmp	r3, #5
 80105a0:	d002      	beq.n	80105a8 <RegionSetBandTxDone+0x10>
 80105a2:	2b08      	cmp	r3, #8
 80105a4:	d003      	beq.n	80105ae <RegionSetBandTxDone+0x16>
        default:
        {
            return;
        }
    }
}
 80105a6:	bd08      	pop	{r3, pc}
        EU868_SET_BAND_TX_DONE( );
 80105a8:	f000 feaa 	bl	8011300 <RegionEU868SetBandTxDone>
 80105ac:	e7fb      	b.n	80105a6 <RegionSetBandTxDone+0xe>
        US915_SET_BAND_TX_DONE( );
 80105ae:	f001 fceb 	bl	8011f88 <RegionUS915SetBandTxDone>
 80105b2:	e7f8      	b.n	80105a6 <RegionSetBandTxDone+0xe>

080105b4 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80105b4:	b508      	push	{r3, lr}
 80105b6:	4603      	mov	r3, r0
 80105b8:	4608      	mov	r0, r1
    switch( region )
 80105ba:	2b05      	cmp	r3, #5
 80105bc:	d002      	beq.n	80105c4 <RegionInitDefaults+0x10>
 80105be:	2b08      	cmp	r3, #8
 80105c0:	d003      	beq.n	80105ca <RegionInitDefaults+0x16>
        default:
        {
            break;
        }
    }
}
 80105c2:	bd08      	pop	{r3, pc}
        EU868_INIT_DEFAULTS( );
 80105c4:	f000 feba 	bl	801133c <RegionEU868InitDefaults>
 80105c8:	e7fb      	b.n	80105c2 <RegionInitDefaults+0xe>
        US915_INIT_DEFAULTS( );
 80105ca:	f001 fcfb 	bl	8011fc4 <RegionUS915InitDefaults>
}
 80105ce:	e7f8      	b.n	80105c2 <RegionInitDefaults+0xe>

080105d0 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80105d0:	b508      	push	{r3, lr}
 80105d2:	4603      	mov	r3, r0
 80105d4:	4608      	mov	r0, r1
 80105d6:	4611      	mov	r1, r2
    switch( region )
 80105d8:	2b05      	cmp	r3, #5
 80105da:	d003      	beq.n	80105e4 <RegionVerify+0x14>
 80105dc:	2b08      	cmp	r3, #8
 80105de:	d004      	beq.n	80105ea <RegionVerify+0x1a>
 80105e0:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 80105e2:	bd08      	pop	{r3, pc}
        EU868_VERIFY( );
 80105e4:	f000 ff16 	bl	8011414 <RegionEU868Verify>
 80105e8:	e7fb      	b.n	80105e2 <RegionVerify+0x12>
        US915_VERIFY( );
 80105ea:	f001 fd91 	bl	8012110 <RegionUS915Verify>
 80105ee:	e7f8      	b.n	80105e2 <RegionVerify+0x12>

080105f0 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80105f0:	b508      	push	{r3, lr}
 80105f2:	4603      	mov	r3, r0
 80105f4:	4608      	mov	r0, r1
    switch( region )
 80105f6:	2b05      	cmp	r3, #5
 80105f8:	d002      	beq.n	8010600 <RegionApplyCFList+0x10>
 80105fa:	2b08      	cmp	r3, #8
 80105fc:	d003      	beq.n	8010606 <RegionApplyCFList+0x16>
        default:
        {
            break;
        }
    }
}
 80105fe:	bd08      	pop	{r3, pc}
        EU868_APPLY_CF_LIST( );
 8010600:	f001 fada 	bl	8011bb8 <RegionEU868ApplyCFList>
 8010604:	e7fb      	b.n	80105fe <RegionApplyCFList+0xe>
        US915_APPLY_CF_LIST( );
 8010606:	f001 fdb3 	bl	8012170 <RegionUS915ApplyCFList>
}
 801060a:	e7f8      	b.n	80105fe <RegionApplyCFList+0xe>

0801060c <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 801060c:	b508      	push	{r3, lr}
 801060e:	4603      	mov	r3, r0
 8010610:	4608      	mov	r0, r1
    switch( region )
 8010612:	2b05      	cmp	r3, #5
 8010614:	d003      	beq.n	801061e <RegionChanMaskSet+0x12>
 8010616:	2b08      	cmp	r3, #8
 8010618:	d004      	beq.n	8010624 <RegionChanMaskSet+0x18>
 801061a:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 801061c:	bd08      	pop	{r3, pc}
        EU868_CHAN_MASK_SET( );
 801061e:	f000 ff3f 	bl	80114a0 <RegionEU868ChanMaskSet>
 8010622:	e7fb      	b.n	801061c <RegionChanMaskSet+0x10>
        US915_CHAN_MASK_SET( );
 8010624:	f001 fde6 	bl	80121f4 <RegionUS915ChanMaskSet>
 8010628:	e7f8      	b.n	801061c <RegionChanMaskSet+0x10>

0801062a <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801062a:	b508      	push	{r3, lr}
 801062c:	4684      	mov	ip, r0
 801062e:	4608      	mov	r0, r1
 8010630:	4611      	mov	r1, r2
 8010632:	461a      	mov	r2, r3
    switch( region )
 8010634:	f1bc 0f05 	cmp.w	ip, #5
 8010638:	d003      	beq.n	8010642 <RegionComputeRxWindowParameters+0x18>
 801063a:	f1bc 0f08 	cmp.w	ip, #8
 801063e:	d004      	beq.n	801064a <RegionComputeRxWindowParameters+0x20>
        default:
        {
            break;
        }
    }
}
 8010640:	bd08      	pop	{r3, pc}
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8010642:	9b02      	ldr	r3, [sp, #8]
 8010644:	f000 ff4a 	bl	80114dc <RegionEU868ComputeRxWindowParameters>
 8010648:	e7fa      	b.n	8010640 <RegionComputeRxWindowParameters+0x16>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801064a:	9b02      	ldr	r3, [sp, #8]
 801064c:	f001 fe16 	bl	801227c <RegionUS915ComputeRxWindowParameters>
}
 8010650:	e7f6      	b.n	8010640 <RegionComputeRxWindowParameters+0x16>

08010652 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8010652:	b508      	push	{r3, lr}
 8010654:	4603      	mov	r3, r0
 8010656:	4608      	mov	r0, r1
 8010658:	4611      	mov	r1, r2
    switch( region )
 801065a:	2b05      	cmp	r3, #5
 801065c:	d003      	beq.n	8010666 <RegionRxConfig+0x14>
 801065e:	2b08      	cmp	r3, #8
 8010660:	d004      	beq.n	801066c <RegionRxConfig+0x1a>
 8010662:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 8010664:	bd08      	pop	{r3, pc}
        EU868_RX_CONFIG( );
 8010666:	f000 ff6f 	bl	8011548 <RegionEU868RxConfig>
 801066a:	e7fb      	b.n	8010664 <RegionRxConfig+0x12>
        US915_RX_CONFIG( );
 801066c:	f001 fe34 	bl	80122d8 <RegionUS915RxConfig>
 8010670:	e7f8      	b.n	8010664 <RegionRxConfig+0x12>

08010672 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8010672:	b508      	push	{r3, lr}
 8010674:	4684      	mov	ip, r0
 8010676:	4608      	mov	r0, r1
 8010678:	4611      	mov	r1, r2
 801067a:	461a      	mov	r2, r3
    switch( region )
 801067c:	f1bc 0f05 	cmp.w	ip, #5
 8010680:	d004      	beq.n	801068c <RegionTxConfig+0x1a>
 8010682:	f1bc 0f08 	cmp.w	ip, #8
 8010686:	d004      	beq.n	8010692 <RegionTxConfig+0x20>
 8010688:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 801068a:	bd08      	pop	{r3, pc}
        EU868_TX_CONFIG( );
 801068c:	f000 ffe0 	bl	8011650 <RegionEU868TxConfig>
 8010690:	e7fb      	b.n	801068a <RegionTxConfig+0x18>
        US915_TX_CONFIG( );
 8010692:	f001 fe7b 	bl	801238c <RegionUS915TxConfig>
 8010696:	e7f8      	b.n	801068a <RegionTxConfig+0x18>

08010698 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8010698:	b500      	push	{lr}
 801069a:	b083      	sub	sp, #12
 801069c:	4684      	mov	ip, r0
 801069e:	4608      	mov	r0, r1
 80106a0:	4611      	mov	r1, r2
 80106a2:	461a      	mov	r2, r3
    switch( region )
 80106a4:	f1bc 0f05 	cmp.w	ip, #5
 80106a8:	d006      	beq.n	80106b8 <RegionLinkAdrReq+0x20>
 80106aa:	f1bc 0f08 	cmp.w	ip, #8
 80106ae:	d009      	beq.n	80106c4 <RegionLinkAdrReq+0x2c>
 80106b0:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 80106b2:	b003      	add	sp, #12
 80106b4:	f85d fb04 	ldr.w	pc, [sp], #4
        EU868_LINK_ADR_REQ( );
 80106b8:	9b05      	ldr	r3, [sp, #20]
 80106ba:	9300      	str	r3, [sp, #0]
 80106bc:	9b04      	ldr	r3, [sp, #16]
 80106be:	f001 f85f 	bl	8011780 <RegionEU868LinkAdrReq>
 80106c2:	e7f6      	b.n	80106b2 <RegionLinkAdrReq+0x1a>
        US915_LINK_ADR_REQ( );
 80106c4:	9b05      	ldr	r3, [sp, #20]
 80106c6:	9300      	str	r3, [sp, #0]
 80106c8:	9b04      	ldr	r3, [sp, #16]
 80106ca:	f001 fed9 	bl	8012480 <RegionUS915LinkAdrReq>
 80106ce:	e7f0      	b.n	80106b2 <RegionLinkAdrReq+0x1a>

080106d0 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 80106d0:	b508      	push	{r3, lr}
 80106d2:	4603      	mov	r3, r0
 80106d4:	4608      	mov	r0, r1
    switch( region )
 80106d6:	2b05      	cmp	r3, #5
 80106d8:	d003      	beq.n	80106e2 <RegionRxParamSetupReq+0x12>
 80106da:	2b08      	cmp	r3, #8
 80106dc:	d004      	beq.n	80106e8 <RegionRxParamSetupReq+0x18>
 80106de:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 80106e0:	bd08      	pop	{r3, pc}
        EU868_RX_PARAM_SETUP_REQ( );
 80106e2:	f001 f913 	bl	801190c <RegionEU868RxParamSetupReq>
 80106e6:	e7fb      	b.n	80106e0 <RegionRxParamSetupReq+0x10>
        US915_RX_PARAM_SETUP_REQ( );
 80106e8:	f002 f820 	bl	801272c <RegionUS915RxParamSetupReq>
 80106ec:	e7f8      	b.n	80106e0 <RegionRxParamSetupReq+0x10>

080106ee <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 80106ee:	b508      	push	{r3, lr}
 80106f0:	4603      	mov	r3, r0
 80106f2:	4608      	mov	r0, r1
    switch( region )
 80106f4:	2b05      	cmp	r3, #5
 80106f6:	d003      	beq.n	8010700 <RegionNewChannelReq+0x12>
 80106f8:	2b08      	cmp	r3, #8
 80106fa:	d004      	beq.n	8010706 <RegionNewChannelReq+0x18>
 80106fc:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 80106fe:	bd08      	pop	{r3, pc}
        EU868_NEW_CHANNEL_REQ( );
 8010700:	f001 fa9b 	bl	8011c3a <RegionEU868NewChannelReq>
 8010704:	e7fb      	b.n	80106fe <RegionNewChannelReq+0x10>
        US915_NEW_CHANNEL_REQ( );
 8010706:	f002 f83c 	bl	8012782 <RegionUS915NewChannelReq>
 801070a:	e7f8      	b.n	80106fe <RegionNewChannelReq+0x10>

0801070c <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801070c:	b508      	push	{r3, lr}
 801070e:	4603      	mov	r3, r0
 8010710:	4608      	mov	r0, r1
    switch( region )
 8010712:	2b05      	cmp	r3, #5
 8010714:	d003      	beq.n	801071e <RegionTxParamSetupReq+0x12>
 8010716:	2b08      	cmp	r3, #8
 8010718:	d004      	beq.n	8010724 <RegionTxParamSetupReq+0x18>
 801071a:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 801071c:	bd08      	pop	{r3, pc}
        EU868_TX_PARAM_SETUP_REQ( );
 801071e:	f001 f919 	bl	8011954 <RegionEU868TxParamSetupReq>
 8010722:	e7fb      	b.n	801071c <RegionTxParamSetupReq+0x10>
        US915_TX_PARAM_SETUP_REQ( );
 8010724:	f002 f830 	bl	8012788 <RegionUS915TxParamSetupReq>
 8010728:	e7f8      	b.n	801071c <RegionTxParamSetupReq+0x10>

0801072a <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801072a:	b508      	push	{r3, lr}
 801072c:	4603      	mov	r3, r0
 801072e:	4608      	mov	r0, r1
    switch( region )
 8010730:	2b05      	cmp	r3, #5
 8010732:	d003      	beq.n	801073c <RegionDlChannelReq+0x12>
 8010734:	2b08      	cmp	r3, #8
 8010736:	d004      	beq.n	8010742 <RegionDlChannelReq+0x18>
 8010738:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 801073a:	bd08      	pop	{r3, pc}
        EU868_DL_CHANNEL_REQ( );
 801073c:	f001 f90e 	bl	801195c <RegionEU868DlChannelReq>
 8010740:	e7fb      	b.n	801073a <RegionDlChannelReq+0x10>
        US915_DL_CHANNEL_REQ( );
 8010742:	f002 f824 	bl	801278e <RegionUS915DlChannelReq>
 8010746:	e7f8      	b.n	801073a <RegionDlChannelReq+0x10>

08010748 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8010748:	b508      	push	{r3, lr}
 801074a:	4603      	mov	r3, r0
 801074c:	4608      	mov	r0, r1
 801074e:	4611      	mov	r1, r2
    switch( region )
 8010750:	2b05      	cmp	r3, #5
 8010752:	d003      	beq.n	801075c <RegionAlternateDr+0x14>
 8010754:	2b08      	cmp	r3, #8
 8010756:	d004      	beq.n	8010762 <RegionAlternateDr+0x1a>
 8010758:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 801075a:	bd08      	pop	{r3, pc}
        EU868_ALTERNATE_DR( );
 801075c:	f001 f92a 	bl	80119b4 <RegionEU868AlternateDr>
 8010760:	e7fb      	b.n	801075a <RegionAlternateDr+0x12>
        US915_ALTERNATE_DR( );
 8010762:	f002 f817 	bl	8012794 <RegionUS915AlternateDr>
 8010766:	e7f8      	b.n	801075a <RegionAlternateDr+0x12>

08010768 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8010768:	b508      	push	{r3, lr}
 801076a:	4684      	mov	ip, r0
 801076c:	4608      	mov	r0, r1
 801076e:	4611      	mov	r1, r2
 8010770:	461a      	mov	r2, r3
    switch( region )
 8010772:	f1bc 0f05 	cmp.w	ip, #5
 8010776:	d004      	beq.n	8010782 <RegionNextChannel+0x1a>
 8010778:	f1bc 0f08 	cmp.w	ip, #8
 801077c:	d005      	beq.n	801078a <RegionNextChannel+0x22>
 801077e:	2009      	movs	r0, #9
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 8010780:	bd08      	pop	{r3, pc}
        EU868_NEXT_CHANNEL( );
 8010782:	9b02      	ldr	r3, [sp, #8]
 8010784:	f001 f918 	bl	80119b8 <RegionEU868NextChannel>
 8010788:	e7fa      	b.n	8010780 <RegionNextChannel+0x18>
        US915_NEXT_CHANNEL( );
 801078a:	9b02      	ldr	r3, [sp, #8]
 801078c:	f002 f828 	bl	80127e0 <RegionUS915NextChannel>
 8010790:	e7f6      	b.n	8010780 <RegionNextChannel+0x18>

08010792 <RegionSetContinuousWave>:
    }
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8010792:	b508      	push	{r3, lr}
 8010794:	4603      	mov	r3, r0
 8010796:	4608      	mov	r0, r1
    switch( region )
 8010798:	2b05      	cmp	r3, #5
 801079a:	d002      	beq.n	80107a2 <RegionSetContinuousWave+0x10>
 801079c:	2b08      	cmp	r3, #8
 801079e:	d003      	beq.n	80107a8 <RegionSetContinuousWave+0x16>
        default:
        {
            break;
        }
    }
}
 80107a0:	bd08      	pop	{r3, pc}
        EU868_SET_CONTINUOUS_WAVE( );
 80107a2:	f001 fa75 	bl	8011c90 <RegionEU868SetContinuousWave>
 80107a6:	e7fb      	b.n	80107a0 <RegionSetContinuousWave+0xe>
        US915_SET_CONTINUOUS_WAVE( );
 80107a8:	f002 f8ce 	bl	8012948 <RegionUS915SetContinuousWave>
}
 80107ac:	e7f8      	b.n	80107a0 <RegionSetContinuousWave+0xe>

080107ae <RegionApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80107ae:	b508      	push	{r3, lr}
 80107b0:	4684      	mov	ip, r0
 80107b2:	4608      	mov	r0, r1
 80107b4:	4611      	mov	r1, r2
 80107b6:	461a      	mov	r2, r3
    switch( region )
 80107b8:	f1bc 0f05 	cmp.w	ip, #5
 80107bc:	d004      	beq.n	80107c8 <RegionApplyDrOffset+0x1a>
 80107be:	f1bc 0f08 	cmp.w	ip, #8
 80107c2:	d004      	beq.n	80107ce <RegionApplyDrOffset+0x20>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80107c4:	b2c8      	uxtb	r0, r1
 80107c6:	e001      	b.n	80107cc <RegionApplyDrOffset+0x1e>
        EU868_APPLY_DR_OFFSET( );
 80107c8:	f001 fa90 	bl	8011cec <RegionEU868ApplyDrOffset>
        }
    }
}
 80107cc:	bd08      	pop	{r3, pc}
        US915_APPLY_DR_OFFSET( );
 80107ce:	f002 f8ef 	bl	80129b0 <RegionUS915ApplyDrOffset>
 80107d2:	e7fb      	b.n	80107cc <RegionApplyDrOffset+0x1e>

080107d4 <RegionGetVersion>:
    Version_t version;

    version.Value = REGION_VERSION;

    return version;
}
 80107d4:	4800      	ldr	r0, [pc, #0]	; (80107d8 <RegionGetVersion+0x4>)
 80107d6:	4770      	bx	lr
 80107d8:	01010003 	.word	0x01010003

080107dc <FindAvailable125kHzChannels>:
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 80107dc:	468c      	mov	ip, r1
 80107de:	b1a9      	cbz	r1, 801080c <FindAvailable125kHzChannels+0x30>
 80107e0:	b1b2      	cbz	r2, 8010810 <FindAvailable125kHzChannels+0x34>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Initialize counter
    *availableChannels = 0;
 80107e2:	2300      	movs	r3, #0
 80107e4:	7013      	strb	r3, [r2, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80107e6:	e001      	b.n	80107ec <FindAvailable125kHzChannels+0x10>
 80107e8:	3301      	adds	r3, #1
 80107ea:	b2db      	uxtb	r3, r3
 80107ec:	2b07      	cmp	r3, #7
 80107ee:	d80b      	bhi.n	8010808 <FindAvailable125kHzChannels+0x2c>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 80107f0:	fa40 f103 	asr.w	r1, r0, r3
 80107f4:	f011 0f01 	tst.w	r1, #1
 80107f8:	d0f6      	beq.n	80107e8 <FindAvailable125kHzChannels+0xc>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 80107fa:	7811      	ldrb	r1, [r2, #0]
 80107fc:	f80c 3001 	strb.w	r3, [ip, r1]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8010800:	7811      	ldrb	r1, [r2, #0]
 8010802:	3101      	adds	r1, #1
 8010804:	7011      	strb	r1, [r2, #0]
 8010806:	e7ef      	b.n	80107e8 <FindAvailable125kHzChannels+0xc>
        }
    }

    return LORAMAC_STATUS_OK;
 8010808:	2000      	movs	r0, #0
 801080a:	4770      	bx	lr
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801080c:	2003      	movs	r0, #3
 801080e:	4770      	bx	lr
 8010810:	2003      	movs	r0, #3
}
 8010812:	4770      	bx	lr

08010814 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8010814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010816:	b085      	sub	sp, #20
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8010818:	2300      	movs	r3, #0
 801081a:	9302      	str	r3, [sp, #8]
 801081c:	9303      	str	r3, [sp, #12]
    uint8_t availableChannels = 0;
 801081e:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8010822:	2800      	cmp	r0, #0
 8010824:	d03e      	beq.n	80108a4 <RegionBaseUSComputeNext125kHzJoinChannel+0x90>
 8010826:	460d      	mov	r5, r1
 8010828:	4617      	mov	r7, r2
 801082a:	4606      	mov	r6, r0
 801082c:	2900      	cmp	r1, #0
 801082e:	d03b      	beq.n	80108a8 <RegionBaseUSComputeNext125kHzJoinChannel+0x94>
 8010830:	2a00      	cmp	r2, #0
 8010832:	d03b      	beq.n	80108ac <RegionBaseUSComputeNext125kHzJoinChannel+0x98>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8010834:	780c      	ldrb	r4, [r1, #0]
 8010836:	e017      	b.n	8010868 <RegionBaseUSComputeNext125kHzJoinChannel+0x54>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8010838:	f836 0013 	ldrh.w	r0, [r6, r3, lsl #1]
 801083c:	0a00      	lsrs	r0, r0, #8
 801083e:	e019      	b.n	8010874 <RegionBaseUSComputeNext125kHzJoinChannel+0x60>
        }

        if ( availableChannels > 0 )
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8010840:	3901      	subs	r1, #1
 8010842:	2000      	movs	r0, #0
 8010844:	f002 fff2 	bl	801382c <randr>
 8010848:	f100 0310 	add.w	r3, r0, #16
 801084c:	eb0d 0003 	add.w	r0, sp, r3
 8010850:	f810 3c08 	ldrb.w	r3, [r0, #-8]
 8010854:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010858:	703b      	strb	r3, [r7, #0]
 801085a:	e016      	b.n	801088a <RegionBaseUSComputeNext125kHzJoinChannel+0x76>
        startIndex++;
        if ( startIndex > 7 )
        {
            startIndex = 0;
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 801085c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8010860:	b9cb      	cbnz	r3, 8010896 <RegionBaseUSComputeNext125kHzJoinChannel+0x82>
 8010862:	782a      	ldrb	r2, [r5, #0]
 8010864:	42a2      	cmp	r2, r4
 8010866:	d016      	beq.n	8010896 <RegionBaseUSComputeNext125kHzJoinChannel+0x82>
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8010868:	0863      	lsrs	r3, r4, #1
        if( ( startIndex % 2 ) == 0 )
 801086a:	f014 0f01 	tst.w	r4, #1
 801086e:	d1e3      	bne.n	8010838 <RegionBaseUSComputeNext125kHzJoinChannel+0x24>
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8010870:	f816 0013 	ldrb.w	r0, [r6, r3, lsl #1]
        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8010874:	f10d 0207 	add.w	r2, sp, #7
 8010878:	a902      	add	r1, sp, #8
 801087a:	f7ff ffaf 	bl	80107dc <FindAvailable125kHzChannels>
 801087e:	2803      	cmp	r0, #3
 8010880:	d00b      	beq.n	801089a <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
        if ( availableChannels > 0 )
 8010882:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8010886:	2900      	cmp	r1, #0
 8010888:	d1da      	bne.n	8010840 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
        startIndex++;
 801088a:	3401      	adds	r4, #1
 801088c:	b2e4      	uxtb	r4, r4
        if ( startIndex > 7 )
 801088e:	2c07      	cmp	r4, #7
 8010890:	d9e4      	bls.n	801085c <RegionBaseUSComputeNext125kHzJoinChannel+0x48>
            startIndex = 0;
 8010892:	2400      	movs	r4, #0
 8010894:	e7e2      	b.n	801085c <RegionBaseUSComputeNext125kHzJoinChannel+0x48>

    if ( availableChannels > 0 )
 8010896:	b913      	cbnz	r3, 801089e <RegionBaseUSComputeNext125kHzJoinChannel+0x8a>
    {
        *groupsCurrentIndex = startIndex;
        return LORAMAC_STATUS_OK;
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8010898:	2003      	movs	r0, #3
}
 801089a:	b005      	add	sp, #20
 801089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *groupsCurrentIndex = startIndex;
 801089e:	702c      	strb	r4, [r5, #0]
        return LORAMAC_STATUS_OK;
 80108a0:	2000      	movs	r0, #0
 80108a2:	e7fa      	b.n	801089a <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80108a4:	2003      	movs	r0, #3
 80108a6:	e7f8      	b.n	801089a <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
 80108a8:	2003      	movs	r0, #3
 80108aa:	e7f6      	b.n	801089a <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
 80108ac:	2003      	movs	r0, #3
 80108ae:	e7f4      	b.n	801089a <RegionBaseUSComputeNext125kHzJoinChannel+0x86>

080108b0 <RegionBaseUSCalcDownlinkFrequency>:
uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
}
 80108b0:	fb02 1000 	mla	r0, r2, r0, r1
 80108b4:	4770      	bx	lr

080108b6 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80108b6:	b082      	sub	sp, #8
 80108b8:	f10d 0c08 	add.w	ip, sp, #8
 80108bc:	e90c 000c 	stmdb	ip, {r2, r3}
    uint16_t dutyCycle = band->DCycle;
 80108c0:	8800      	ldrh	r0, [r0, #0]

    if( joined == false )
 80108c2:	b971      	cbnz	r1, 80108e2 <GetDutyCycle+0x2c>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80108c4:	4613      	mov	r3, r2
 80108c6:	f5b2 6f61 	cmp.w	r2, #3600	; 0xe10
 80108ca:	d306      	bcc.n	80108da <GetDutyCycle+0x24>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80108cc:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80108d0:	4293      	cmp	r3, r2
 80108d2:	d80a      	bhi.n	80108ea <GetDutyCycle+0x34>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 80108d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80108d8:	e000      	b.n	80108dc <GetDutyCycle+0x26>
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 80108da:	2364      	movs	r3, #100	; 0x64
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80108dc:	4298      	cmp	r0, r3
 80108de:	bf38      	it	cc
 80108e0:	4618      	movcc	r0, r3
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80108e2:	b900      	cbnz	r0, 80108e6 <GetDutyCycle+0x30>
    {
        dutyCycle = 1;
 80108e4:	2001      	movs	r0, #1
    }

    return dutyCycle;
}
 80108e6:	b002      	add	sp, #8
 80108e8:	4770      	bx	lr
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 80108ea:	f242 7310 	movw	r3, #10000	; 0x2710
 80108ee:	e7f5      	b.n	80108dc <GetDutyCycle+0x26>

080108f0 <CountChannels>:

    return dutyCycle;
}

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80108f0:	4684      	mov	ip, r0
    uint8_t nbActiveBits = 0;

    for( uint8_t j = 0; j < nbBits; j++ )
 80108f2:	2300      	movs	r3, #0
    uint8_t nbActiveBits = 0;
 80108f4:	4618      	mov	r0, r3
    for( uint8_t j = 0; j < nbBits; j++ )
 80108f6:	e001      	b.n	80108fc <CountChannels+0xc>
 80108f8:	3301      	adds	r3, #1
 80108fa:	b2db      	uxtb	r3, r3
 80108fc:	428b      	cmp	r3, r1
 80108fe:	d207      	bcs.n	8010910 <CountChannels+0x20>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8010900:	2201      	movs	r2, #1
 8010902:	409a      	lsls	r2, r3
 8010904:	ea32 020c 	bics.w	r2, r2, ip
 8010908:	d1f6      	bne.n	80108f8 <CountChannels+0x8>
        {
            nbActiveBits++;
 801090a:	3001      	adds	r0, #1
 801090c:	b2c0      	uxtb	r0, r0
 801090e:	e7f3      	b.n	80108f8 <CountChannels+0x8>
        }
    }
    return nbActiveBits;
}
 8010910:	4770      	bx	lr
	...

08010914 <SetMaxTimeCredits>:
{
 8010914:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010918:	b089      	sub	sp, #36	; 0x24
 801091a:	4604      	mov	r4, r0
 801091c:	460e      	mov	r6, r1
 801091e:	ad02      	add	r5, sp, #8
 8010920:	e885 000c 	stmia.w	r5, {r2, r3}
 8010924:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
 8010928:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 801092c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010930:	f005 f828 	bl	8015984 <SysTimeToMs>
 8010934:	4607      	mov	r7, r0
    SysTime_t timeDiff = { 0 };
 8010936:	2300      	movs	r3, #0
 8010938:	9304      	str	r3, [sp, #16]
 801093a:	9305      	str	r3, [sp, #20]
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801093c:	e895 000c 	ldmia.w	r5, {r2, r3}
 8010940:	4631      	mov	r1, r6
 8010942:	4620      	mov	r0, r4
 8010944:	f7ff ffb7 	bl	80108b6 <GetDutyCycle>
 8010948:	4605      	mov	r5, r0
    if( joined == false )
 801094a:	2e00      	cmp	r6, #0
 801094c:	d14c      	bne.n	80109e8 <SetMaxTimeCredits+0xd4>
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 801094e:	2864      	cmp	r0, #100	; 0x64
 8010950:	d025      	beq.n	801099e <SetMaxTimeCredits+0x8a>
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8010952:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8010956:	d025      	beq.n	80109a4 <SetMaxTimeCredits+0x90>
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8010958:	4e27      	ldr	r6, [pc, #156]	; (80109f8 <SetMaxTimeCredits+0xe4>)
        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801095a:	68a1      	ldr	r1, [r4, #8]
 801095c:	a806      	add	r0, sp, #24
 801095e:	f005 f831 	bl	80159c4 <SysTimeFromMs>
 8010962:	9b07      	ldr	r3, [sp, #28]
 8010964:	9300      	str	r3, [sp, #0]
 8010966:	9b06      	ldr	r3, [sp, #24]
 8010968:	aa02      	add	r2, sp, #8
 801096a:	ca06      	ldmia	r2, {r1, r2}
 801096c:	a804      	add	r0, sp, #16
 801096e:	f004 ff90 	bl	8015892 <SysTimeSub>
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8010972:	f1b8 0f00 	cmp.w	r8, #0
 8010976:	d102      	bne.n	801097e <SetMaxTimeCredits+0x6a>
 8010978:	f1b9 0f00 	cmp.w	r9, #0
 801097c:	d002      	beq.n	8010984 <SetMaxTimeCredits+0x70>
            ( band->MaxTimeCredits != maxCredits ) ||
 801097e:	6923      	ldr	r3, [r4, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8010980:	42b3      	cmp	r3, r6
 8010982:	d012      	beq.n	80109aa <SetMaxTimeCredits+0x96>
            band->TimeCredits = maxCredits;
 8010984:	60e6      	str	r6, [r4, #12]
            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8010986:	9b02      	ldr	r3, [sp, #8]
 8010988:	4a1c      	ldr	r2, [pc, #112]	; (80109fc <SetMaxTimeCredits+0xe8>)
 801098a:	4293      	cmp	r3, r2
 801098c:	d812      	bhi.n	80109b4 <SetMaxTimeCredits+0xa0>
    if( band->LastBandUpdateTime == 0 )
 801098e:	6863      	ldr	r3, [r4, #4]
 8010990:	b903      	cbnz	r3, 8010994 <SetMaxTimeCredits+0x80>
        band->TimeCredits = maxCredits;
 8010992:	60e6      	str	r6, [r4, #12]
    band->MaxTimeCredits = maxCredits;
 8010994:	6126      	str	r6, [r4, #16]
}
 8010996:	4628      	mov	r0, r5
 8010998:	b009      	add	sp, #36	; 0x24
 801099a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            band->LastMaxCreditAssignTime = elapsedTime;
 801099e:	60a7      	str	r7, [r4, #8]
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80109a0:	4e17      	ldr	r6, [pc, #92]	; (8010a00 <SetMaxTimeCredits+0xec>)
 80109a2:	e7da      	b.n	801095a <SetMaxTimeCredits+0x46>
            band->LastMaxCreditAssignTime = elapsedTime;
 80109a4:	60a7      	str	r7, [r4, #8]
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 80109a6:	4e17      	ldr	r6, [pc, #92]	; (8010a04 <SetMaxTimeCredits+0xf0>)
 80109a8:	e7d7      	b.n	801095a <SetMaxTimeCredits+0x46>
            ( band->MaxTimeCredits != maxCredits ) ||
 80109aa:	9a04      	ldr	r2, [sp, #16]
 80109ac:	4b16      	ldr	r3, [pc, #88]	; (8010a08 <SetMaxTimeCredits+0xf4>)
 80109ae:	429a      	cmp	r2, r3
 80109b0:	d9ed      	bls.n	801098e <SetMaxTimeCredits+0x7a>
 80109b2:	e7e7      	b.n	8010984 <SetMaxTimeCredits+0x70>
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80109b4:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 80109b8:	3b30      	subs	r3, #48	; 0x30
 80109ba:	4a14      	ldr	r2, [pc, #80]	; (8010a0c <SetMaxTimeCredits+0xf8>)
 80109bc:	fba2 2303 	umull	r2, r3, r2, r3
 80109c0:	0c1b      	lsrs	r3, r3, #16
 80109c2:	9304      	str	r3, [sp, #16]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80109c4:	4a12      	ldr	r2, [pc, #72]	; (8010a10 <SetMaxTimeCredits+0xfc>)
 80109c6:	fb02 f303 	mul.w	r3, r2, r3
 80109ca:	9304      	str	r3, [sp, #16]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80109cc:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 80109d0:	3330      	adds	r3, #48	; 0x30
 80109d2:	9304      	str	r3, [sp, #16]
                timeDiff.SubSeconds = 0;
 80109d4:	2300      	movs	r3, #0
 80109d6:	f8ad 3014 	strh.w	r3, [sp, #20]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80109da:	ab04      	add	r3, sp, #16
 80109dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80109e0:	f004 ffd0 	bl	8015984 <SysTimeToMs>
 80109e4:	60a0      	str	r0, [r4, #8]
 80109e6:	e7d2      	b.n	801098e <SetMaxTimeCredits+0x7a>
        if( dutyCycleEnabled == false )
 80109e8:	f1b8 0f00 	cmp.w	r8, #0
 80109ec:	d102      	bne.n	80109f4 <SetMaxTimeCredits+0xe0>
            band->TimeCredits = maxCredits;
 80109ee:	4e04      	ldr	r6, [pc, #16]	; (8010a00 <SetMaxTimeCredits+0xec>)
 80109f0:	60e6      	str	r6, [r4, #12]
 80109f2:	e7cc      	b.n	801098e <SetMaxTimeCredits+0x7a>
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80109f4:	4e02      	ldr	r6, [pc, #8]	; (8010a00 <SetMaxTimeCredits+0xec>)
 80109f6:	e7ca      	b.n	801098e <SetMaxTimeCredits+0x7a>
 80109f8:	02932e00 	.word	0x02932e00
 80109fc:	0001ec2f 	.word	0x0001ec2f
 8010a00:	001b7740 	.word	0x001b7740
 8010a04:	0112a880 	.word	0x0112a880
 8010a08:	0001517f 	.word	0x0001517f
 8010a0c:	c22e4507 	.word	0xc22e4507
 8010a10:	00015180 	.word	0x00015180

08010a14 <UpdateTimeCredits>:
{
 8010a14:	b570      	push	{r4, r5, r6, lr}
 8010a16:	b082      	sub	sp, #8
 8010a18:	4604      	mov	r4, r0
 8010a1a:	460e      	mov	r6, r1
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8010a1c:	9301      	str	r3, [sp, #4]
 8010a1e:	9200      	str	r2, [sp, #0]
 8010a20:	ab06      	add	r3, sp, #24
 8010a22:	cb0c      	ldmia	r3, {r2, r3}
 8010a24:	f7ff ff76 	bl	8010914 <SetMaxTimeCredits>
 8010a28:	4605      	mov	r5, r0
    if( joined == true )
 8010a2a:	b94e      	cbnz	r6, 8010a40 <UpdateTimeCredits+0x2c>
    if( band->TimeCredits > band->MaxTimeCredits )
 8010a2c:	68e2      	ldr	r2, [r4, #12]
 8010a2e:	6923      	ldr	r3, [r4, #16]
 8010a30:	429a      	cmp	r2, r3
 8010a32:	d900      	bls.n	8010a36 <UpdateTimeCredits+0x22>
        band->TimeCredits = band->MaxTimeCredits;
 8010a34:	60e3      	str	r3, [r4, #12]
    band->LastBandUpdateTime = currentTime;
 8010a36:	9b08      	ldr	r3, [sp, #32]
 8010a38:	6063      	str	r3, [r4, #4]
}
 8010a3a:	4628      	mov	r0, r5
 8010a3c:	b002      	add	sp, #8
 8010a3e:	bd70      	pop	{r4, r5, r6, pc}
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8010a40:	6860      	ldr	r0, [r4, #4]
 8010a42:	f005 f81f 	bl	8015a84 <UTIL_TIMER_GetElapsedTime>
 8010a46:	68e3      	ldr	r3, [r4, #12]
 8010a48:	4403      	add	r3, r0
 8010a4a:	60e3      	str	r3, [r4, #12]
 8010a4c:	e7ee      	b.n	8010a2c <UpdateTimeCredits+0x18>

08010a4e <RegionCommonValueInRange>:
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 8010a4e:	4288      	cmp	r0, r1
 8010a50:	db03      	blt.n	8010a5a <RegionCommonValueInRange+0xc>
 8010a52:	4290      	cmp	r0, r2
 8010a54:	dd03      	ble.n	8010a5e <RegionCommonValueInRange+0x10>
    {
        return 1;
    }
    return 0;
 8010a56:	2000      	movs	r0, #0
 8010a58:	4770      	bx	lr
 8010a5a:	2000      	movs	r0, #0
 8010a5c:	4770      	bx	lr
        return 1;
 8010a5e:	2001      	movs	r0, #1
}
 8010a60:	4770      	bx	lr

08010a62 <RegionCommonChanVerifyDr>:
{
 8010a62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a66:	4682      	mov	sl, r0
 8010a68:	460e      	mov	r6, r1
 8010a6a:	4690      	mov	r8, r2
 8010a6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8010a70:	f99d 2020 	ldrsb.w	r2, [sp, #32]
 8010a74:	4619      	mov	r1, r3
 8010a76:	4640      	mov	r0, r8
 8010a78:	f7ff ffe9 	bl	8010a4e <RegionCommonValueInRange>
 8010a7c:	b338      	cbz	r0, 8010ace <RegionCommonChanVerifyDr+0x6c>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8010a7e:	2500      	movs	r5, #0
 8010a80:	462f      	mov	r7, r5
 8010a82:	e01e      	b.n	8010ac2 <RegionCommonChanVerifyDr+0x60>
        for( uint8_t j = 0; j < 16; j++ )
 8010a84:	3401      	adds	r4, #1
 8010a86:	b2e4      	uxtb	r4, r4
 8010a88:	2c0f      	cmp	r4, #15
 8010a8a:	d816      	bhi.n	8010aba <RegionCommonChanVerifyDr+0x58>
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8010a8c:	f836 3015 	ldrh.w	r3, [r6, r5, lsl #1]
 8010a90:	4123      	asrs	r3, r4
 8010a92:	f013 0f01 	tst.w	r3, #1
 8010a96:	d0f5      	beq.n	8010a84 <RegionCommonChanVerifyDr+0x22>
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8010a98:	193b      	adds	r3, r7, r4
 8010a9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010a9e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8010aa2:	7a19      	ldrb	r1, [r3, #8]
 8010aa4:	090a      	lsrs	r2, r1, #4
 8010aa6:	f001 010f 	and.w	r1, r1, #15
 8010aaa:	4640      	mov	r0, r8
 8010aac:	f7ff ffcf 	bl	8010a4e <RegionCommonValueInRange>
 8010ab0:	2801      	cmp	r0, #1
 8010ab2:	d1e7      	bne.n	8010a84 <RegionCommonChanVerifyDr+0x22>
                    return true;
 8010ab4:	2001      	movs	r0, #1
}
 8010ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8010aba:	3710      	adds	r7, #16
 8010abc:	b2ff      	uxtb	r7, r7
 8010abe:	3501      	adds	r5, #1
 8010ac0:	b2ed      	uxtb	r5, r5
 8010ac2:	4557      	cmp	r7, sl
 8010ac4:	d201      	bcs.n	8010aca <RegionCommonChanVerifyDr+0x68>
        for( uint8_t j = 0; j < 16; j++ )
 8010ac6:	2400      	movs	r4, #0
 8010ac8:	e7de      	b.n	8010a88 <RegionCommonChanVerifyDr+0x26>
    return false;
 8010aca:	2000      	movs	r0, #0
 8010acc:	e7f3      	b.n	8010ab6 <RegionCommonChanVerifyDr+0x54>
        return false;
 8010ace:	2000      	movs	r0, #0
 8010ad0:	e7f1      	b.n	8010ab6 <RegionCommonChanVerifyDr+0x54>

08010ad2 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8010ad2:	0913      	lsrs	r3, r2, #4
 8010ad4:	ebb3 1f11 	cmp.w	r3, r1, lsr #4
 8010ad8:	d313      	bcc.n	8010b02 <RegionCommonChanDisable+0x30>
{
 8010ada:	b500      	push	{lr}
 8010adc:	4684      	mov	ip, r0
 8010ade:	ea4f 1e11 	mov.w	lr, r1, lsr #4
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8010ae2:	4291      	cmp	r1, r2
 8010ae4:	d20f      	bcs.n	8010b06 <RegionCommonChanDisable+0x34>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8010ae6:	f001 030f 	and.w	r3, r1, #15
 8010aea:	2001      	movs	r0, #1
 8010aec:	fa00 f303 	lsl.w	r3, r0, r3
 8010af0:	43db      	mvns	r3, r3
 8010af2:	b21b      	sxth	r3, r3
 8010af4:	f83c 201e 	ldrh.w	r2, [ip, lr, lsl #1]
 8010af8:	4013      	ands	r3, r2
 8010afa:	f82c 301e 	strh.w	r3, [ip, lr, lsl #1]

    return true;
}
 8010afe:	f85d fb04 	ldr.w	pc, [sp], #4
        return false;
 8010b02:	2000      	movs	r0, #0
}
 8010b04:	4770      	bx	lr
        return false;
 8010b06:	2000      	movs	r0, #0
 8010b08:	e7f9      	b.n	8010afe <RegionCommonChanDisable+0x2c>

08010b0a <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8010b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 8010b0c:	b188      	cbz	r0, 8010b32 <RegionCommonCountChannels+0x28>
 8010b0e:	460c      	mov	r4, r1
 8010b10:	4616      	mov	r6, r2
 8010b12:	4607      	mov	r7, r0
    uint8_t nbChannels = 0;
 8010b14:	2500      	movs	r5, #0
 8010b16:	e008      	b.n	8010b2a <RegionCommonCountChannels+0x20>
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8010b18:	2110      	movs	r1, #16
 8010b1a:	f837 0014 	ldrh.w	r0, [r7, r4, lsl #1]
 8010b1e:	f7ff fee7 	bl	80108f0 <CountChannels>
 8010b22:	4405      	add	r5, r0
 8010b24:	b2ed      	uxtb	r5, r5
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8010b26:	3401      	adds	r4, #1
 8010b28:	b2e4      	uxtb	r4, r4
 8010b2a:	42b4      	cmp	r4, r6
 8010b2c:	d3f4      	bcc.n	8010b18 <RegionCommonCountChannels+0xe>
    }

    return nbChannels;
}
 8010b2e:	4628      	mov	r0, r5
 8010b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return 0;
 8010b32:	2500      	movs	r5, #0
 8010b34:	e7fb      	b.n	8010b2e <RegionCommonCountChannels+0x24>

08010b36 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8010b36:	4684      	mov	ip, r0
 8010b38:	b158      	cbz	r0, 8010b52 <RegionCommonChanMaskCopy+0x1c>
 8010b3a:	b109      	cbz	r1, 8010b40 <RegionCommonChanMaskCopy+0xa>
    {
        for( uint8_t i = 0; i < len; i++ )
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	e006      	b.n	8010b4e <RegionCommonChanMaskCopy+0x18>
 8010b40:	4770      	bx	lr
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8010b42:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8010b46:	f82c 0013 	strh.w	r0, [ip, r3, lsl #1]
        for( uint8_t i = 0; i < len; i++ )
 8010b4a:	3301      	adds	r3, #1
 8010b4c:	b2db      	uxtb	r3, r3
 8010b4e:	4293      	cmp	r3, r2
 8010b50:	d3f7      	bcc.n	8010b42 <RegionCommonChanMaskCopy+0xc>
        }
    }
}
 8010b52:	4770      	bx	lr

08010b54 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8010b54:	b082      	sub	sp, #8
 8010b56:	b538      	push	{r3, r4, r5, lr}
 8010b58:	4604      	mov	r4, r0
 8010b5a:	460d      	mov	r5, r1
 8010b5c:	4611      	mov	r1, r2
 8010b5e:	aa04      	add	r2, sp, #16
 8010b60:	f842 3f04 	str.w	r3, [r2, #4]!
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8010b64:	ca0c      	ldmia	r2, {r2, r3}
 8010b66:	f7ff fea6 	bl	80108b6 <GetDutyCycle>

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8010b6a:	68e3      	ldr	r3, [r4, #12]
 8010b6c:	fb05 f100 	mul.w	r1, r5, r0
 8010b70:	428b      	cmp	r3, r1
 8010b72:	d905      	bls.n	8010b80 <RegionCommonSetBandTxDone+0x2c>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8010b74:	1a5b      	subs	r3, r3, r1
 8010b76:	60e3      	str	r3, [r4, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8010b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b7c:	b002      	add	sp, #8
 8010b7e:	4770      	bx	lr
        band->TimeCredits = 0;
 8010b80:	2300      	movs	r3, #0
 8010b82:	60e3      	str	r3, [r4, #12]
}
 8010b84:	e7f8      	b.n	8010b78 <RegionCommonSetBandTxDone+0x24>
	...

08010b88 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8010b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b8c:	b089      	sub	sp, #36	; 0x24
 8010b8e:	4607      	mov	r7, r0
 8010b90:	468b      	mov	fp, r1
 8010b92:	4691      	mov	r9, r2
 8010b94:	4698      	mov	r8, r3
 8010b96:	f89d a048 	ldrb.w	sl, [sp, #72]	; 0x48
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8010b9a:	f004 ff69 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 8010b9e:	9004      	str	r0, [sp, #16]
    TimerTime_t creditCosts = 0;
    uint16_t dutyCycle = 1;
    uint8_t validBands = 0;

    for( uint8_t i = 0; i < nbBands; i++ )
 8010ba0:	2400      	movs	r4, #0
    uint8_t validBands = 0;
 8010ba2:	4626      	mov	r6, r4
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8010ba4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010ba8:	9305      	str	r3, [sp, #20]
    for( uint8_t i = 0; i < nbBands; i++ )
 8010baa:	e005      	b.n	8010bb8 <RegionCommonUpdateBandTimeOff+0x30>
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits >= creditCosts ) ||
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
        {
            bands[i].ReadyForTransmission = true;
 8010bac:	2301      	movs	r3, #1
 8010bae:	752b      	strb	r3, [r5, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8010bb0:	441e      	add	r6, r3
 8010bb2:	b2f6      	uxtb	r6, r6
    for( uint8_t i = 0; i < nbBands; i++ )
 8010bb4:	3401      	adds	r4, #1
 8010bb6:	b2e4      	uxtb	r4, r4
 8010bb8:	454c      	cmp	r4, r9
 8010bba:	d25d      	bcs.n	8010c78 <RegionCommonUpdateBandTimeOff+0xf0>
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8010bbc:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8010bc0:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 8010bc4:	9b04      	ldr	r3, [sp, #16]
 8010bc6:	9302      	str	r3, [sp, #8]
 8010bc8:	ab13      	add	r3, sp, #76	; 0x4c
 8010bca:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010bce:	e88d 0003 	stmia.w	sp, {r0, r1}
 8010bd2:	4653      	mov	r3, sl
 8010bd4:	4642      	mov	r2, r8
 8010bd6:	4639      	mov	r1, r7
 8010bd8:	4628      	mov	r0, r5
 8010bda:	f7ff ff1b 	bl	8010a14 <UpdateTimeCredits>
        creditCosts = expectedTimeOnAir * dutyCycle;
 8010bde:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010be0:	fb03 f300 	mul.w	r3, r3, r0
        if( ( bands[i].TimeCredits >= creditCosts ) ||
 8010be4:	68ea      	ldr	r2, [r5, #12]
 8010be6:	429a      	cmp	r2, r3
 8010be8:	d2e0      	bcs.n	8010bac <RegionCommonUpdateBandTimeOff+0x24>
 8010bea:	f1b8 0f00 	cmp.w	r8, #0
 8010bee:	d101      	bne.n	8010bf4 <RegionCommonUpdateBandTimeOff+0x6c>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8010bf0:	2f00      	cmp	r7, #0
 8010bf2:	d1db      	bne.n	8010bac <RegionCommonUpdateBandTimeOff+0x24>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8010bf4:	2100      	movs	r1, #0
 8010bf6:	7529      	strb	r1, [r5, #20]

            if( bands[i].MaxTimeCredits >= creditCosts )
 8010bf8:	6929      	ldr	r1, [r5, #16]
 8010bfa:	4299      	cmp	r1, r3
 8010bfc:	d307      	bcc.n	8010c0e <RegionCommonUpdateBandTimeOff+0x86>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8010bfe:	1a9b      	subs	r3, r3, r2
 8010c00:	9a05      	ldr	r2, [sp, #20]
 8010c02:	429a      	cmp	r2, r3
 8010c04:	bf28      	it	cs
 8010c06:	461a      	movcs	r2, r3
 8010c08:	9205      	str	r2, [sp, #20]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8010c0a:	3601      	adds	r6, #1
 8010c0c:	b2f6      	uxtb	r6, r6
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8010c0e:	2f00      	cmp	r7, #0
 8010c10:	d1d0      	bne.n	8010bb4 <RegionCommonUpdateBandTimeOff+0x2c>
            {
                SysTime_t backoffTimeRange = {
 8010c12:	2300      	movs	r3, #0
 8010c14:	9306      	str	r3, [sp, #24]
 8010c16:	f8ad 301c 	strh.w	r3, [sp, #28]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8010c1a:	2864      	cmp	r0, #100	; 0x64
 8010c1c:	d024      	beq.n	8010c68 <RegionCommonUpdateBandTimeOff+0xe0>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8010c1e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8010c22:	d025      	beq.n	8010c70 <RegionCommonUpdateBandTimeOff+0xe8>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8010c24:	4b19      	ldr	r3, [pc, #100]	; (8010c8c <RegionCommonUpdateBandTimeOff+0x104>)
 8010c26:	9306      	str	r3, [sp, #24]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8010c28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010c2a:	4a18      	ldr	r2, [pc, #96]	; (8010c8c <RegionCommonUpdateBandTimeOff+0x104>)
 8010c2c:	4293      	cmp	r3, r2
 8010c2e:	d90c      	bls.n	8010c4a <RegionCommonUpdateBandTimeOff+0xc2>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8010c30:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8010c34:	3b30      	subs	r3, #48	; 0x30
 8010c36:	4a16      	ldr	r2, [pc, #88]	; (8010c90 <RegionCommonUpdateBandTimeOff+0x108>)
 8010c38:	fba2 2303 	umull	r2, r3, r2, r3
 8010c3c:	0c1b      	lsrs	r3, r3, #16
 8010c3e:	4a15      	ldr	r2, [pc, #84]	; (8010c94 <RegionCommonUpdateBandTimeOff+0x10c>)
 8010c40:	fb03 2202 	mla	r2, r3, r2, r2
 8010c44:	9b06      	ldr	r3, [sp, #24]
 8010c46:	4413      	add	r3, r2
 8010c48:	9306      	str	r3, [sp, #24]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8010c4a:	ad06      	add	r5, sp, #24
 8010c4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010c4e:	9300      	str	r3, [sp, #0]
 8010c50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010c52:	e895 0006 	ldmia.w	r5, {r1, r2}
 8010c56:	4628      	mov	r0, r5
 8010c58:	f004 fe1b 	bl	8015892 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8010c5c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010c60:	f004 fe90 	bl	8015984 <SysTimeToMs>
 8010c64:	9005      	str	r0, [sp, #20]
 8010c66:	e7a5      	b.n	8010bb4 <RegionCommonUpdateBandTimeOff+0x2c>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8010c68:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8010c6c:	9306      	str	r3, [sp, #24]
 8010c6e:	e7db      	b.n	8010c28 <RegionCommonUpdateBandTimeOff+0xa0>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8010c70:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8010c74:	9306      	str	r3, [sp, #24]
 8010c76:	e7d7      	b.n	8010c28 <RegionCommonUpdateBandTimeOff+0xa0>
            }
        }
    }

    if( validBands == 0 )
 8010c78:	b11e      	cbz	r6, 8010c82 <RegionCommonUpdateBandTimeOff+0xfa>
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
    }
    return minTimeToWait;
}
 8010c7a:	9805      	ldr	r0, [sp, #20]
 8010c7c:	b009      	add	sp, #36	; 0x24
 8010c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return TIMERTIME_T_MAX;
 8010c82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c86:	9305      	str	r3, [sp, #20]
 8010c88:	e7f7      	b.n	8010c7a <RegionCommonUpdateBandTimeOff+0xf2>
 8010c8a:	bf00      	nop
 8010c8c:	0001ec30 	.word	0x0001ec30
 8010c90:	c22e4507 	.word	0xc22e4507
 8010c94:	00015180 	.word	0x00015180

08010c98 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8010c98:	7803      	ldrb	r3, [r0, #0]
 8010c9a:	2b03      	cmp	r3, #3
 8010c9c:	d001      	beq.n	8010ca2 <RegionCommonParseLinkAdrReq+0xa>
    uint8_t retIndex = 0;
 8010c9e:	2000      	movs	r0, #0

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
    }
    return retIndex;
}
 8010ca0:	4770      	bx	lr
        linkAdrParams->Datarate = payload[1];
 8010ca2:	7842      	ldrb	r2, [r0, #1]
 8010ca4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8010ca8:	704b      	strb	r3, [r1, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8010caa:	f003 030f 	and.w	r3, r3, #15
 8010cae:	708b      	strb	r3, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8010cb0:	0913      	lsrs	r3, r2, #4
 8010cb2:	704b      	strb	r3, [r1, #1]
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8010cb4:	7883      	ldrb	r3, [r0, #2]
 8010cb6:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8010cb8:	78c2      	ldrb	r2, [r0, #3]
 8010cba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8010cbe:	808b      	strh	r3, [r1, #4]
        linkAdrParams->NbRep = payload[4];
 8010cc0:	7903      	ldrb	r3, [r0, #4]
 8010cc2:	700b      	strb	r3, [r1, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8010cc4:	f3c3 1202 	ubfx	r2, r3, #4, #3
 8010cc8:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 8010cca:	f003 030f 	and.w	r3, r3, #15
 8010cce:	700b      	strb	r3, [r1, #0]
        retIndex = 5;
 8010cd0:	2005      	movs	r0, #5
 8010cd2:	4770      	bx	lr

08010cd4 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8010cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cd8:	b085      	sub	sp, #20
 8010cda:	4604      	mov	r4, r0
 8010cdc:	4688      	mov	r8, r1
 8010cde:	4617      	mov	r7, r2
 8010ce0:	461e      	mov	r6, r3
    uint8_t status = verifyParams->Status;
 8010ce2:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 8010ce4:	f990 a006 	ldrsb.w	sl, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 8010ce8:	f990 9007 	ldrsb.w	r9, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 8010cec:	f990 b008 	ldrsb.w	fp, [r0, #8]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8010cf0:	7943      	ldrb	r3, [r0, #5]
 8010cf2:	b92b      	cbnz	r3, 8010d00 <RegionCommonLinkAdrReqVerifyParams+0x2c>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8010cf4:	f990 b00b 	ldrsb.w	fp, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 8010cf8:	f990 a009 	ldrsb.w	sl, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 8010cfc:	f990 900a 	ldrsb.w	r9, [r0, #10]
    }

    if( status != 0 )
 8010d00:	b355      	cbz	r5, 8010d58 <RegionCommonLinkAdrReqVerifyParams+0x84>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8010d02:	f1ba 0f0f 	cmp.w	sl, #15
 8010d06:	d114      	bne.n	8010d32 <RegionCommonLinkAdrReqVerifyParams+0x5e>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8010d08:	f994 a009 	ldrsb.w	sl, [r4, #9]
        {
            status &= 0xFD; // Datarate KO
        }

        // Verify tx power
        if( txPower == 0x0F )
 8010d0c:	f1b9 0f0f 	cmp.w	r9, #15
 8010d10:	d020      	beq.n	8010d54 <RegionCommonLinkAdrReqVerifyParams+0x80>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8010d12:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8010d16:	9303      	str	r3, [sp, #12]
 8010d18:	f994 201c 	ldrsb.w	r2, [r4, #28]
 8010d1c:	461c      	mov	r4, r3
 8010d1e:	4619      	mov	r1, r3
 8010d20:	4648      	mov	r0, r9
 8010d22:	f7ff fe94 	bl	8010a4e <RegionCommonValueInRange>
 8010d26:	b9b8      	cbnz	r0, 8010d58 <RegionCommonLinkAdrReqVerifyParams+0x84>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8010d28:	454c      	cmp	r4, r9
 8010d2a:	dc21      	bgt.n	8010d70 <RegionCommonLinkAdrReqVerifyParams+0x9c>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8010d2c:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
 8010d30:	e012      	b.n	8010d58 <RegionCommonLinkAdrReqVerifyParams+0x84>
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8010d32:	69a3      	ldr	r3, [r4, #24]
 8010d34:	9301      	str	r3, [sp, #4]
 8010d36:	f994 3015 	ldrsb.w	r3, [r4, #21]
 8010d3a:	9300      	str	r3, [sp, #0]
 8010d3c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8010d40:	4652      	mov	r2, sl
 8010d42:	6921      	ldr	r1, [r4, #16]
 8010d44:	7b20      	ldrb	r0, [r4, #12]
 8010d46:	f7ff fe8c 	bl	8010a62 <RegionCommonChanVerifyDr>
 8010d4a:	2800      	cmp	r0, #0
 8010d4c:	d1de      	bne.n	8010d0c <RegionCommonLinkAdrReqVerifyParams+0x38>
            status &= 0xFD; // Datarate KO
 8010d4e:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
 8010d52:	e7db      	b.n	8010d0c <RegionCommonLinkAdrReqVerifyParams+0x38>
            txPower =  verifyParams->CurrentTxPower;
 8010d54:	f994 900a 	ldrsb.w	r9, [r4, #10]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8010d58:	2d07      	cmp	r5, #7
 8010d5a:	d00c      	beq.n	8010d76 <RegionCommonLinkAdrReqVerifyParams+0xa2>
            nbRepetitions = 1;
        }
    }

    // Apply changes
    *dr = datarate;
 8010d5c:	f888 a000 	strb.w	sl, [r8]
    *txPow = txPower;
 8010d60:	f887 9000 	strb.w	r9, [r7]
    *nbRep = nbRepetitions;
 8010d64:	f886 b000 	strb.w	fp, [r6]

    return status;
}
 8010d68:	4628      	mov	r0, r5
 8010d6a:	b005      	add	sp, #20
 8010d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                txPower = verifyParams->MaxTxPower;
 8010d70:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010d74:	e7f0      	b.n	8010d58 <RegionCommonLinkAdrReqVerifyParams+0x84>
        if( nbRepetitions == 0 )
 8010d76:	f1bb 0f00 	cmp.w	fp, #0
 8010d7a:	d1ef      	bne.n	8010d5c <RegionCommonLinkAdrReqVerifyParams+0x88>
            nbRepetitions = 1;
 8010d7c:	f04f 0b01 	mov.w	fp, #1
 8010d80:	e7ec      	b.n	8010d5c <RegionCommonLinkAdrReqVerifyParams+0x88>
	...

08010d84 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8010d84:	4b02      	ldr	r3, [pc, #8]	; (8010d90 <RegionCommonComputeSymbolTimeLoRa+0xc>)
 8010d86:	fa03 f000 	lsl.w	r0, r3, r0
}
 8010d8a:	fbb0 f0f1 	udiv	r0, r0, r1
 8010d8e:	4770      	bx	lr
 8010d90:	000f4240 	.word	0x000f4240

08010d94 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}
 8010d94:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8010d98:	fbb3 f0f0 	udiv	r0, r3, r0
 8010d9c:	4770      	bx	lr
	...

08010da0 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8010da0:	b500      	push	{lr}
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8010da2:	f1a1 0c04 	sub.w	ip, r1, #4
 8010da6:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
 8010daa:	fb0e f202 	mul.w	r2, lr, r2
 8010dae:	fb00 220c 	mla	r2, r0, ip, r2
 8010db2:	0052      	lsls	r2, r2, #1
 8010db4:	d021      	beq.n	8010dfa <RegionCommonComputeRxWindowParameters+0x5a>
 8010db6:	4402      	add	r2, r0
 8010db8:	3a01      	subs	r2, #1
 8010dba:	fbb2 f2f0 	udiv	r2, r2, r0
 8010dbe:	4291      	cmp	r1, r2
 8010dc0:	bf38      	it	cc
 8010dc2:	4611      	movcc	r1, r2
 8010dc4:	9a01      	ldr	r2, [sp, #4]
 8010dc6:	6011      	str	r1, [r2, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8010dc8:	0082      	lsls	r2, r0, #2
 8010dca:	fb01 f000 	mul.w	r0, r1, r0
 8010dce:	b1b8      	cbz	r0, 8010e00 <RegionCommonComputeRxWindowParameters+0x60>
 8010dd0:	3001      	adds	r0, #1
 8010dd2:	0840      	lsrs	r0, r0, #1
 8010dd4:	1a12      	subs	r2, r2, r0
 8010dd6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8010dda:	fb01 2313 	mls	r3, r1, r3, r2
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	dd10      	ble.n	8010e04 <RegionCommonComputeRxWindowParameters+0x64>
 8010de2:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8010de6:	4a0b      	ldr	r2, [pc, #44]	; (8010e14 <RegionCommonComputeRxWindowParameters+0x74>)
 8010de8:	fb82 1203 	smull	r1, r2, r2, r3
 8010dec:	17db      	asrs	r3, r3, #31
 8010dee:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8010df2:	9a02      	ldr	r2, [sp, #8]
 8010df4:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8010df6:	f85d fb04 	ldr.w	pc, [sp], #4
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8010dfa:	fbb2 f2f0 	udiv	r2, r2, r0
 8010dfe:	e7de      	b.n	8010dbe <RegionCommonComputeRxWindowParameters+0x1e>
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8010e00:	0840      	lsrs	r0, r0, #1
 8010e02:	e7e7      	b.n	8010dd4 <RegionCommonComputeRxWindowParameters+0x34>
 8010e04:	4a03      	ldr	r2, [pc, #12]	; (8010e14 <RegionCommonComputeRxWindowParameters+0x74>)
 8010e06:	fb82 1203 	smull	r1, r2, r2, r3
 8010e0a:	17db      	asrs	r3, r3, #31
 8010e0c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8010e10:	e7ef      	b.n	8010df2 <RegionCommonComputeRxWindowParameters+0x52>
 8010e12:	bf00      	nop
 8010e14:	10624dd3 	.word	0x10624dd3

08010e18 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8010e18:	b538      	push	{r3, r4, r5, lr}
 8010e1a:	460d      	mov	r5, r1
 8010e1c:	4614      	mov	r4, r2
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8010e1e:	0040      	lsls	r0, r0, #1
 8010e20:	f7ef fcd8 	bl	80007d4 <__aeabi_ui2f>
 8010e24:	4601      	mov	r1, r0
 8010e26:	4628      	mov	r0, r5
 8010e28:	f7ef fc22 	bl	8000670 <__aeabi_fsub>
 8010e2c:	4621      	mov	r1, r4
 8010e2e:	f7ef fc1f 	bl	8000670 <__aeabi_fsub>
 8010e32:	f7ef fb11 	bl	8000458 <__aeabi_f2d>
 8010e36:	f005 f8f7 	bl	8016028 <floor>
 8010e3a:	f7ef fbed 	bl	8000618 <__aeabi_d2iz>

    return phyTxPower;
}
 8010e3e:	b240      	sxtb	r0, r0
 8010e40:	bd38      	pop	{r3, r4, r5, pc}

08010e42 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8010e42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e46:	b083      	sub	sp, #12
 8010e48:	4605      	mov	r5, r0
 8010e4a:	468b      	mov	fp, r1
 8010e4c:	9200      	str	r2, [sp, #0]
 8010e4e:	9301      	str	r3, [sp, #4]
    uint8_t nbChannelCount = 0;
    uint8_t nbRestrictedChannelsCount = 0;

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010e50:	2600      	movs	r6, #0
 8010e52:	46b0      	mov	r8, r6
    uint8_t nbRestrictedChannelsCount = 0;
 8010e54:	46b2      	mov	sl, r6
    uint8_t nbChannelCount = 0;
 8010e56:	46b1      	mov	r9, r6
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010e58:	e049      	b.n	8010eee <RegionCommonCountNbOfEnabledChannels+0xac>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8010e5a:	7a3a      	ldrb	r2, [r7, #8]
 8010e5c:	f342 0103 	sbfx	r1, r2, #0, #4
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8010e60:	f342 1203 	sbfx	r2, r2, #4, #4
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8010e64:	b252      	sxtb	r2, r2
 8010e66:	b249      	sxtb	r1, r1
 8010e68:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8010e6c:	f7ff fdef 	bl	8010a4e <RegionCommonValueInRange>
 8010e70:	b178      	cbz	r0, 8010e92 <RegionCommonCountNbOfEnabledChannels+0x50>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8010e72:	68ea      	ldr	r2, [r5, #12]
 8010e74:	7a7b      	ldrb	r3, [r7, #9]
 8010e76:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010e7a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010e7e:	7d13      	ldrb	r3, [r2, #20]
 8010e80:	b353      	cbz	r3, 8010ed8 <RegionCommonCountNbOfEnabledChannels+0x96>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
                    continue;
                }
                enabledChannels[nbChannelCount++] = i + j;
 8010e82:	f109 0301 	add.w	r3, r9, #1
 8010e86:	eb08 0204 	add.w	r2, r8, r4
 8010e8a:	f80b 2009 	strb.w	r2, [fp, r9]
 8010e8e:	fa5f f983 	uxtb.w	r9, r3
        for( uint8_t j = 0; j < 16; j++ )
 8010e92:	3401      	adds	r4, #1
 8010e94:	b2e4      	uxtb	r4, r4
 8010e96:	2c0f      	cmp	r4, #15
 8010e98:	d823      	bhi.n	8010ee2 <RegionCommonCountNbOfEnabledChannels+0xa0>
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8010e9a:	686b      	ldr	r3, [r5, #4]
 8010e9c:	0072      	lsls	r2, r6, #1
 8010e9e:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 8010ea2:	4123      	asrs	r3, r4
 8010ea4:	f013 0f01 	tst.w	r3, #1
 8010ea8:	d0f3      	beq.n	8010e92 <RegionCommonCountNbOfEnabledChannels+0x50>
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8010eaa:	68a8      	ldr	r0, [r5, #8]
 8010eac:	eb08 0304 	add.w	r3, r8, r4
 8010eb0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010eb4:	eb00 0783 	add.w	r7, r0, r3, lsl #2
 8010eb8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d0e8      	beq.n	8010e92 <RegionCommonCountNbOfEnabledChannels+0x50>
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8010ec0:	782b      	ldrb	r3, [r5, #0]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d1c9      	bne.n	8010e5a <RegionCommonCountNbOfEnabledChannels+0x18>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8010ec6:	696b      	ldr	r3, [r5, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d0c6      	beq.n	8010e5a <RegionCommonCountNbOfEnabledChannels+0x18>
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8010ecc:	5a9b      	ldrh	r3, [r3, r2]
 8010ece:	4123      	asrs	r3, r4
 8010ed0:	f013 0f01 	tst.w	r3, #1
 8010ed4:	d1c1      	bne.n	8010e5a <RegionCommonCountNbOfEnabledChannels+0x18>
 8010ed6:	e7dc      	b.n	8010e92 <RegionCommonCountNbOfEnabledChannels+0x50>
                    nbRestrictedChannelsCount++;
 8010ed8:	f10a 0a01 	add.w	sl, sl, #1
 8010edc:	fa5f fa8a 	uxtb.w	sl, sl
                    continue;
 8010ee0:	e7d7      	b.n	8010e92 <RegionCommonCountNbOfEnabledChannels+0x50>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010ee2:	f108 0810 	add.w	r8, r8, #16
 8010ee6:	fa5f f888 	uxtb.w	r8, r8
 8010eea:	3601      	adds	r6, #1
 8010eec:	b2f6      	uxtb	r6, r6
 8010eee:	8a2b      	ldrh	r3, [r5, #16]
 8010ef0:	fa1f f288 	uxth.w	r2, r8
 8010ef4:	429a      	cmp	r2, r3
 8010ef6:	d201      	bcs.n	8010efc <RegionCommonCountNbOfEnabledChannels+0xba>
        for( uint8_t j = 0; j < 16; j++ )
 8010ef8:	2400      	movs	r4, #0
 8010efa:	e7cc      	b.n	8010e96 <RegionCommonCountNbOfEnabledChannels+0x54>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8010efc:	9b00      	ldr	r3, [sp, #0]
 8010efe:	f883 9000 	strb.w	r9, [r3]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8010f02:	9b01      	ldr	r3, [sp, #4]
 8010f04:	f883 a000 	strb.w	sl, [r3]
}
 8010f08:	b003      	add	sp, #12
 8010f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010f0e <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8010f0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010f12:	b085      	sub	sp, #20
 8010f14:	4604      	mov	r4, r0
 8010f16:	460f      	mov	r7, r1
 8010f18:	4616      	mov	r6, r2
 8010f1a:	461d      	mov	r5, r3
 8010f1c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8010f20:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8010f24:	6840      	ldr	r0, [r0, #4]
 8010f26:	f004 fdad 	bl	8015a84 <UTIL_TIMER_GetElapsedTime>
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8010f2a:	6823      	ldr	r3, [r4, #0]
 8010f2c:	1a1b      	subs	r3, r3, r0
 8010f2e:	f8c9 3000 	str.w	r3, [r9]
    *nbRestrictedChannels = 1;
 8010f32:	2301      	movs	r3, #1
 8010f34:	f888 3000 	strb.w	r3, [r8]
    *nbEnabledChannels = 0;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	702b      	strb	r3, [r5, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8010f3c:	6863      	ldr	r3, [r4, #4]
 8010f3e:	b113      	cbz	r3, 8010f46 <RegionCommonIdentifyChannels+0x38>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8010f40:	6823      	ldr	r3, [r4, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8010f42:	4283      	cmp	r3, r0
 8010f44:	d81e      	bhi.n	8010f84 <RegionCommonIdentifyChannels+0x76>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8010f46:	2300      	movs	r3, #0
 8010f48:	603b      	str	r3, [r7, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8010f4a:	69e3      	ldr	r3, [r4, #28]
 8010f4c:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8010f50:	781f      	ldrb	r7, [r3, #0]
 8010f52:	69a3      	ldr	r3, [r4, #24]
 8010f54:	9303      	str	r3, [sp, #12]
 8010f56:	ab01      	add	r3, sp, #4
 8010f58:	f104 020c 	add.w	r2, r4, #12
 8010f5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010f60:	e883 0003 	stmia.w	r3, {r0, r1}
 8010f64:	7d23      	ldrb	r3, [r4, #20]
 8010f66:	9300      	str	r3, [sp, #0]
 8010f68:	7a23      	ldrb	r3, [r4, #8]
 8010f6a:	7a62      	ldrb	r2, [r4, #9]
 8010f6c:	4661      	mov	r1, ip
 8010f6e:	4638      	mov	r0, r7
 8010f70:	f7ff fe0a 	bl	8010b88 <RegionCommonUpdateBandTimeOff>
 8010f74:	f8c9 0000 	str.w	r0, [r9]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8010f78:	4643      	mov	r3, r8
 8010f7a:	462a      	mov	r2, r5
 8010f7c:	4631      	mov	r1, r6
 8010f7e:	69e0      	ldr	r0, [r4, #28]
 8010f80:	f7ff ff5f 	bl	8010e42 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8010f84:	782b      	ldrb	r3, [r5, #0]
 8010f86:	b923      	cbnz	r3, 8010f92 <RegionCommonIdentifyChannels+0x84>
    {
        *nextTxDelay = 0;
        return LORAMAC_STATUS_OK;
    }
    else if( *nbRestrictedChannels > 0 )
 8010f88:	f898 3000 	ldrb.w	r3, [r8]
 8010f8c:	b13b      	cbz	r3, 8010f9e <RegionCommonIdentifyChannels+0x90>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8010f8e:	200b      	movs	r0, #11
 8010f90:	e002      	b.n	8010f98 <RegionCommonIdentifyChannels+0x8a>
        *nextTxDelay = 0;
 8010f92:	2000      	movs	r0, #0
 8010f94:	f8c9 0000 	str.w	r0, [r9]
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 8010f98:	b005      	add	sp, #20
 8010f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8010f9e:	200c      	movs	r0, #12
 8010fa0:	e7fa      	b.n	8010f98 <RegionCommonIdentifyChannels+0x8a>

08010fa2 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8010fa2:	b570      	push	{r4, r5, r6, lr}
 8010fa4:	b082      	sub	sp, #8
 8010fa6:	4605      	mov	r5, r0
    int8_t drLocal = params->CurrentDr;
 8010fa8:	f990 4000 	ldrsb.w	r4, [r0]

    if( params->CurrentDr == params->MinDr )
 8010fac:	f990 6002 	ldrsb.w	r6, [r0, #2]
 8010fb0:	42a6      	cmp	r6, r4
 8010fb2:	d011      	beq.n	8010fd8 <RegionCommonGetNextLowerTxDr+0x36>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8010fb4:	3c01      	subs	r4, #1
 8010fb6:	b264      	sxtb	r4, r4
        } while( ( drLocal != params->MinDr ) &&
 8010fb8:	42a6      	cmp	r6, r4
 8010fba:	d00e      	beq.n	8010fda <RegionCommonGetNextLowerTxDr+0x38>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8010fbc:	68ab      	ldr	r3, [r5, #8]
 8010fbe:	9301      	str	r3, [sp, #4]
 8010fc0:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8010fc4:	9300      	str	r3, [sp, #0]
 8010fc6:	4633      	mov	r3, r6
 8010fc8:	4622      	mov	r2, r4
 8010fca:	6869      	ldr	r1, [r5, #4]
 8010fcc:	78e8      	ldrb	r0, [r5, #3]
 8010fce:	f7ff fd48 	bl	8010a62 <RegionCommonChanVerifyDr>
        } while( ( drLocal != params->MinDr ) &&
 8010fd2:	2800      	cmp	r0, #0
 8010fd4:	d0ee      	beq.n	8010fb4 <RegionCommonGetNextLowerTxDr+0x12>
 8010fd6:	e000      	b.n	8010fda <RegionCommonGetNextLowerTxDr+0x38>
        return params->MinDr;
 8010fd8:	4634      	mov	r4, r6

        return drLocal;
    }
}
 8010fda:	4620      	mov	r0, r4
 8010fdc:	b002      	add	sp, #8
 8010fde:	bd70      	pop	{r4, r5, r6, pc}

08010fe0 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
}
 8010fe0:	4288      	cmp	r0, r1
 8010fe2:	bfb8      	it	lt
 8010fe4:	4608      	movlt	r0, r1
 8010fe6:	4770      	bx	lr

08010fe8 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
    switch( bandwidths[drIndex] )
 8010fe8:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 8010fec:	4a05      	ldr	r2, [pc, #20]	; (8011004 <RegionCommonGetBandwidth+0x1c>)
 8010fee:	4293      	cmp	r3, r2
 8010ff0:	d004      	beq.n	8010ffc <RegionCommonGetBandwidth+0x14>
 8010ff2:	4a05      	ldr	r2, [pc, #20]	; (8011008 <RegionCommonGetBandwidth+0x20>)
 8010ff4:	4293      	cmp	r3, r2
 8010ff6:	d103      	bne.n	8011000 <RegionCommonGetBandwidth+0x18>
        case 125000:
            return 0;
        case 250000:
            return 1;
        case 500000:
            return 2;
 8010ff8:	2002      	movs	r0, #2
 8010ffa:	4770      	bx	lr
            return 1;
 8010ffc:	2001      	movs	r0, #1
 8010ffe:	4770      	bx	lr
    switch( bandwidths[drIndex] )
 8011000:	2000      	movs	r0, #0
    }
}
 8011002:	4770      	bx	lr
 8011004:	0003d090 	.word	0x0003d090
 8011008:	0007a120 	.word	0x0007a120

0801100c <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801100c:	b500      	push	{lr}
 801100e:	b085      	sub	sp, #20
    if ( rxSlot < RX_SLOT_NONE )
 8011010:	2805      	cmp	r0, #5
 8011012:	d80e      	bhi.n	8011032 <RegionCommonRxConfigPrint+0x26>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8011014:	9202      	str	r2, [sp, #8]
 8011016:	9101      	str	r1, [sp, #4]
 8011018:	4b0a      	ldr	r3, [pc, #40]	; (8011044 <RegionCommonRxConfigPrint+0x38>)
 801101a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 801101e:	9300      	str	r3, [sp, #0]
 8011020:	4b09      	ldr	r3, [pc, #36]	; (8011048 <RegionCommonRxConfigPrint+0x3c>)
 8011022:	2201      	movs	r2, #1
 8011024:	2100      	movs	r1, #0
 8011026:	2002      	movs	r0, #2
 8011028:	f004 faea 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801102c:	b005      	add	sp, #20
 801102e:	f85d fb04 	ldr.w	pc, [sp], #4
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8011032:	9201      	str	r2, [sp, #4]
 8011034:	9100      	str	r1, [sp, #0]
 8011036:	4b05      	ldr	r3, [pc, #20]	; (801104c <RegionCommonRxConfigPrint+0x40>)
 8011038:	2201      	movs	r2, #1
 801103a:	2100      	movs	r1, #0
 801103c:	2002      	movs	r0, #2
 801103e:	f004 fadf 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8011042:	e7f3      	b.n	801102c <RegionCommonRxConfigPrint+0x20>
 8011044:	08016b50 	.word	0x08016b50
 8011048:	08016ae8 	.word	0x08016ae8
 801104c:	08016b08 	.word	0x08016b08

08011050 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8011050:	b500      	push	{lr}
 8011052:	b083      	sub	sp, #12
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8011054:	9101      	str	r1, [sp, #4]
 8011056:	9000      	str	r0, [sp, #0]
 8011058:	4b04      	ldr	r3, [pc, #16]	; (801106c <RegionCommonTxConfigPrint+0x1c>)
 801105a:	2201      	movs	r2, #1
 801105c:	2100      	movs	r1, #0
 801105e:	2002      	movs	r0, #2
 8011060:	f004 face 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8011064:	b003      	add	sp, #12
 8011066:	f85d fb04 	ldr.w	pc, [sp], #4
 801106a:	bf00      	nop
 801106c:	08016b24 	.word	0x08016b24

08011070 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8011070:	b538      	push	{r3, r4, r5, lr}
 8011072:	4604      	mov	r4, r0
 8011074:	460d      	mov	r5, r1
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8011076:	4b1b      	ldr	r3, [pc, #108]	; (80110e4 <VerifyRfFreq+0x74>)
 8011078:	6a1b      	ldr	r3, [r3, #32]
 801107a:	4798      	blx	r3
 801107c:	b130      	cbz	r0, 801108c <VerifyRfFreq+0x1c>
    {
        return false;
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801107e:	4b1a      	ldr	r3, [pc, #104]	; (80110e8 <VerifyRfFreq+0x78>)
 8011080:	4423      	add	r3, r4
 8011082:	4a1a      	ldr	r2, [pc, #104]	; (80110ec <VerifyRfFreq+0x7c>)
 8011084:	4293      	cmp	r3, r2
 8011086:	d802      	bhi.n	801108e <VerifyRfFreq+0x1e>
    {
        *band = 2;
 8011088:	2302      	movs	r3, #2
 801108a:	702b      	strb	r3, [r5, #0]
    else
    {
        return false;
    }
    return true;
}
 801108c:	bd38      	pop	{r3, r4, r5, pc}
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801108e:	4b18      	ldr	r3, [pc, #96]	; (80110f0 <VerifyRfFreq+0x80>)
 8011090:	4423      	add	r3, r4
 8011092:	4a18      	ldr	r2, [pc, #96]	; (80110f4 <VerifyRfFreq+0x84>)
 8011094:	4293      	cmp	r3, r2
 8011096:	d802      	bhi.n	801109e <VerifyRfFreq+0x2e>
        *band = 0;
 8011098:	2300      	movs	r3, #0
 801109a:	702b      	strb	r3, [r5, #0]
 801109c:	e7f6      	b.n	801108c <VerifyRfFreq+0x1c>
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801109e:	4b16      	ldr	r3, [pc, #88]	; (80110f8 <VerifyRfFreq+0x88>)
 80110a0:	4423      	add	r3, r4
 80110a2:	4a16      	ldr	r2, [pc, #88]	; (80110fc <VerifyRfFreq+0x8c>)
 80110a4:	4293      	cmp	r3, r2
 80110a6:	d802      	bhi.n	80110ae <VerifyRfFreq+0x3e>
        *band = 1;
 80110a8:	2301      	movs	r3, #1
 80110aa:	702b      	strb	r3, [r5, #0]
 80110ac:	e7ee      	b.n	801108c <VerifyRfFreq+0x1c>
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80110ae:	4b14      	ldr	r3, [pc, #80]	; (8011100 <VerifyRfFreq+0x90>)
 80110b0:	4423      	add	r3, r4
 80110b2:	4a14      	ldr	r2, [pc, #80]	; (8011104 <VerifyRfFreq+0x94>)
 80110b4:	4293      	cmp	r3, r2
 80110b6:	d802      	bhi.n	80110be <VerifyRfFreq+0x4e>
        *band = 5;
 80110b8:	2305      	movs	r3, #5
 80110ba:	702b      	strb	r3, [r5, #0]
 80110bc:	e7e6      	b.n	801108c <VerifyRfFreq+0x1c>
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80110be:	4b12      	ldr	r3, [pc, #72]	; (8011108 <VerifyRfFreq+0x98>)
 80110c0:	4423      	add	r3, r4
 80110c2:	4a12      	ldr	r2, [pc, #72]	; (801110c <VerifyRfFreq+0x9c>)
 80110c4:	4293      	cmp	r3, r2
 80110c6:	d802      	bhi.n	80110ce <VerifyRfFreq+0x5e>
        *band = 3;
 80110c8:	2303      	movs	r3, #3
 80110ca:	702b      	strb	r3, [r5, #0]
 80110cc:	e7de      	b.n	801108c <VerifyRfFreq+0x1c>
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80110ce:	4b10      	ldr	r3, [pc, #64]	; (8011110 <VerifyRfFreq+0xa0>)
 80110d0:	4423      	add	r3, r4
 80110d2:	4a10      	ldr	r2, [pc, #64]	; (8011114 <VerifyRfFreq+0xa4>)
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d802      	bhi.n	80110de <VerifyRfFreq+0x6e>
        *band = 4;
 80110d8:	2304      	movs	r3, #4
 80110da:	702b      	strb	r3, [r5, #0]
 80110dc:	e7d6      	b.n	801108c <VerifyRfFreq+0x1c>
        return false;
 80110de:	2000      	movs	r0, #0
 80110e0:	e7d4      	b.n	801108c <VerifyRfFreq+0x1c>
 80110e2:	bf00      	nop
 80110e4:	080171b0 	.word	0x080171b0
 80110e8:	cc8faa40 	.word	0xcc8faa40
 80110ec:	001e847f 	.word	0x001e847f
 80110f0:	cc7125c0 	.word	0xcc7125c0
 80110f4:	002dc6c0 	.word	0x002dc6c0
 80110f8:	cc435eff 	.word	0xcc435eff
 80110fc:	000927bf 	.word	0x000927bf
 8011100:	cc38b0a0 	.word	0xcc38b0a0
 8011104:	0007a120 	.word	0x0007a120
 8011108:	cc2e0240 	.word	0xcc2e0240
 801110c:	0003d090 	.word	0x0003d090
 8011110:	cc296e60 	.word	0xcc296e60
 8011114:	000493e0 	.word	0x000493e0

08011118 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8011118:	b570      	push	{r4, r5, r6, lr}
 801111a:	b084      	sub	sp, #16
 801111c:	4605      	mov	r5, r0
 801111e:	460c      	mov	r4, r1
    int8_t phyDr = DataratesEU868[datarate];
 8011120:	4b13      	ldr	r3, [pc, #76]	; (8011170 <GetTimeOnAir+0x58>)
 8011122:	561e      	ldrsb	r6, [r3, r0]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8011124:	4913      	ldr	r1, [pc, #76]	; (8011174 <GetTimeOnAir+0x5c>)
 8011126:	f7ff ff5f 	bl	8010fe8 <RegionCommonGetBandwidth>
 801112a:	4601      	mov	r1, r0
    TimerTime_t timeOnAir = 0;

    if( datarate == DR_7 )
 801112c:	2d07      	cmp	r5, #7
 801112e:	d00e      	beq.n	801114e <GetTimeOnAir+0x36>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8011130:	4b11      	ldr	r3, [pc, #68]	; (8011178 <GetTimeOnAir+0x60>)
 8011132:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8011134:	2001      	movs	r0, #1
 8011136:	9003      	str	r0, [sp, #12]
 8011138:	b2e4      	uxtb	r4, r4
 801113a:	9402      	str	r4, [sp, #8]
 801113c:	2300      	movs	r3, #0
 801113e:	9301      	str	r3, [sp, #4]
 8011140:	2308      	movs	r3, #8
 8011142:	9300      	str	r3, [sp, #0]
 8011144:	4603      	mov	r3, r0
 8011146:	4632      	mov	r2, r6
 8011148:	47a8      	blx	r5
    }
    return timeOnAir;
}
 801114a:	b004      	add	sp, #16
 801114c:	bd70      	pop	{r4, r5, r6, pc}
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 801114e:	4b0a      	ldr	r3, [pc, #40]	; (8011178 <GetTimeOnAir+0x60>)
 8011150:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8011152:	2301      	movs	r3, #1
 8011154:	9303      	str	r3, [sp, #12]
 8011156:	b2e4      	uxtb	r4, r4
 8011158:	9402      	str	r4, [sp, #8]
 801115a:	2000      	movs	r0, #0
 801115c:	9001      	str	r0, [sp, #4]
 801115e:	2305      	movs	r3, #5
 8011160:	9300      	str	r3, [sp, #0]
 8011162:	4603      	mov	r3, r0
 8011164:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011168:	fb06 f202 	mul.w	r2, r6, r2
 801116c:	47a8      	blx	r5
 801116e:	e7ec      	b.n	801114a <GetTimeOnAir+0x32>
 8011170:	08016b88 	.word	0x08016b88
 8011174:	08016b68 	.word	0x08016b68
 8011178:	080171b0 	.word	0x080171b0

0801117c <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 801117c:	b500      	push	{lr}
 801117e:	b087      	sub	sp, #28
    PhyParam_t phyParam = { 0 };
 8011180:	2300      	movs	r3, #0
 8011182:	9304      	str	r3, [sp, #16]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8011184:	7803      	ldrb	r3, [r0, #0]
 8011186:	3b0b      	subs	r3, #11
 8011188:	2b2e      	cmp	r3, #46	; 0x2e
 801118a:	d830      	bhi.n	80111ee <RegionEU868GetPhyParam+0x72>
 801118c:	e8df f003 	tbb	[pc, r3]
 8011190:	403a3734 	.word	0x403a3734
 8011194:	514d4946 	.word	0x514d4946
 8011198:	615d5955 	.word	0x615d5955
 801119c:	6d2f6a2f 	.word	0x6d2f6a2f
 80111a0:	2f7c7973 	.word	0x2f7c7973
 80111a4:	1884802f 	.word	0x1884802f
 80111a8:	2f2f2f2f 	.word	0x2f2f2f2f
 80111ac:	2f2f2f2f 	.word	0x2f2f2f2f
 80111b0:	2f2f2f2f 	.word	0x2f2f2f2f
 80111b4:	918a872f 	.word	0x918a872f
 80111b8:	97942f2f 	.word	0x97942f2f
 80111bc:	9a2f      	.short	0x9a2f
 80111be:	a0          	.byte	0xa0
 80111bf:	00          	.byte	0x00
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80111c0:	f990 3001 	ldrsb.w	r3, [r0, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80111c4:	f88d 3004 	strb.w	r3, [sp, #4]
 80111c8:	2307      	movs	r3, #7
 80111ca:	f88d 3005 	strb.w	r3, [sp, #5]
 80111ce:	2300      	movs	r3, #0
 80111d0:	f88d 3006 	strb.w	r3, [sp, #6]
 80111d4:	2310      	movs	r3, #16
 80111d6:	f88d 3007 	strb.w	r3, [sp, #7]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80111da:	4b41      	ldr	r3, [pc, #260]	; (80112e0 <RegionEU868GetPhyParam+0x164>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	f503 6290 	add.w	r2, r3, #1152	; 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80111e2:	9202      	str	r2, [sp, #8]
 80111e4:	9303      	str	r3, [sp, #12]
                .Channels = RegionNvmGroup2->Channels,
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80111e6:	a801      	add	r0, sp, #4
 80111e8:	f7ff fedb 	bl	8010fa2 <RegionCommonGetNextLowerTxDr>
 80111ec:	9004      	str	r0, [sp, #16]
            break;
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 80111ee:	9804      	ldr	r0, [sp, #16]
 80111f0:	9005      	str	r0, [sp, #20]
}
 80111f2:	b007      	add	sp, #28
 80111f4:	f85d fb04 	ldr.w	pc, [sp], #4
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80111f8:	2340      	movs	r3, #64	; 0x40
 80111fa:	9304      	str	r3, [sp, #16]
            break;
 80111fc:	e7f7      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80111fe:	2320      	movs	r3, #32
 8011200:	9304      	str	r3, [sp, #16]
            break;
 8011202:	e7f4      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8011204:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011208:	4a36      	ldr	r2, [pc, #216]	; (80112e4 <RegionEU868GetPhyParam+0x168>)
 801120a:	5cd3      	ldrb	r3, [r2, r3]
 801120c:	9304      	str	r3, [sp, #16]
            break;
 801120e:	e7ee      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8011210:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011214:	4a34      	ldr	r2, [pc, #208]	; (80112e8 <RegionEU868GetPhyParam+0x16c>)
 8011216:	5cd3      	ldrb	r3, [r2, r3]
 8011218:	9304      	str	r3, [sp, #16]
            break;
 801121a:	e7e8      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801121c:	2301      	movs	r3, #1
 801121e:	9304      	str	r3, [sp, #16]
            break;
 8011220:	e7e5      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8011222:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8011226:	9304      	str	r3, [sp, #16]
            break;
 8011228:	e7e1      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801122a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801122e:	9304      	str	r3, [sp, #16]
            break;
 8011230:	e7dd      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8011232:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8011236:	9304      	str	r3, [sp, #16]
            break;
 8011238:	e7d9      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801123a:	f241 3388 	movw	r3, #5000	; 0x1388
 801123e:	9304      	str	r3, [sp, #16]
            break;
 8011240:	e7d5      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8011242:	f241 7370 	movw	r3, #6000	; 0x1770
 8011246:	9304      	str	r3, [sp, #16]
            break;
 8011248:	e7d1      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 801124a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801124e:	9304      	str	r3, [sp, #16]
            break;
 8011250:	e7cd      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8011252:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8011256:	4825      	ldr	r0, [pc, #148]	; (80112ec <RegionEU868GetPhyParam+0x170>)
 8011258:	f002 fae8 	bl	801382c <randr>
 801125c:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 8011260:	9004      	str	r0, [sp, #16]
            break;
 8011262:	e7c4      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8011264:	4b22      	ldr	r3, [pc, #136]	; (80112f0 <RegionEU868GetPhyParam+0x174>)
 8011266:	9304      	str	r3, [sp, #16]
            break;
 8011268:	e7c1      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801126a:	4b1d      	ldr	r3, [pc, #116]	; (80112e0 <RegionEU868GetPhyParam+0x164>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8011272:	9304      	str	r3, [sp, #16]
            break;
 8011274:	e7bb      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8011276:	4b1a      	ldr	r3, [pc, #104]	; (80112e0 <RegionEU868GetPhyParam+0x164>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	f203 438c 	addw	r3, r3, #1164	; 0x48c
 801127e:	9304      	str	r3, [sp, #16]
            break;
 8011280:	e7b5      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8011282:	2310      	movs	r3, #16
 8011284:	9304      	str	r3, [sp, #16]
            break;
 8011286:	e7b2      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Channels = RegionNvmGroup2->Channels;
 8011288:	4b15      	ldr	r3, [pc, #84]	; (80112e0 <RegionEU868GetPhyParam+0x164>)
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	9304      	str	r3, [sp, #16]
            break;
 801128e:	e7ae      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8011290:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8011294:	9304      	str	r3, [sp, #16]
            break;
 8011296:	e7aa      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8011298:	4b16      	ldr	r3, [pc, #88]	; (80112f4 <RegionEU868GetPhyParam+0x178>)
 801129a:	9304      	str	r3, [sp, #16]
            break;
 801129c:	e7a7      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801129e:	4b14      	ldr	r3, [pc, #80]	; (80112f0 <RegionEU868GetPhyParam+0x174>)
 80112a0:	9304      	str	r3, [sp, #16]
            break;
 80112a2:	e7a4      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80112a4:	2311      	movs	r3, #17
 80112a6:	f88d 3010 	strb.w	r3, [sp, #16]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80112aa:	2302      	movs	r3, #2
 80112ac:	f88d 3011 	strb.w	r3, [sp, #17]
            break;
 80112b0:	e79d      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 80112b2:	2303      	movs	r3, #3
 80112b4:	9304      	str	r3, [sp, #16]
            break;
 80112b6:	e79a      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80112b8:	4b0d      	ldr	r3, [pc, #52]	; (80112f0 <RegionEU868GetPhyParam+0x174>)
 80112ba:	9304      	str	r3, [sp, #16]
            break;
 80112bc:	e797      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80112be:	2303      	movs	r3, #3
 80112c0:	9304      	str	r3, [sp, #16]
            break;
 80112c2:	e794      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80112c4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80112c8:	4a0b      	ldr	r2, [pc, #44]	; (80112f8 <RegionEU868GetPhyParam+0x17c>)
 80112ca:	5cd3      	ldrb	r3, [r2, r3]
 80112cc:	9304      	str	r3, [sp, #16]
            break;
 80112ce:	e78e      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80112d0:	490a      	ldr	r1, [pc, #40]	; (80112fc <RegionEU868GetPhyParam+0x180>)
 80112d2:	f990 0001 	ldrsb.w	r0, [r0, #1]
 80112d6:	f7ff fe87 	bl	8010fe8 <RegionCommonGetBandwidth>
 80112da:	9004      	str	r0, [sp, #16]
            break;
 80112dc:	e787      	b.n	80111ee <RegionEU868GetPhyParam+0x72>
 80112de:	bf00      	nop
 80112e0:	20003aa0 	.word	0x20003aa0
 80112e4:	08016b90 	.word	0x08016b90
 80112e8:	08016b98 	.word	0x08016b98
 80112ec:	fffffc18 	.word	0xfffffc18
 80112f0:	33d3e608 	.word	0x33d3e608
 80112f4:	4009999a 	.word	0x4009999a
 80112f8:	08016b88 	.word	0x08016b88
 80112fc:	08016b68 	.word	0x08016b68

08011300 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8011300:	b510      	push	{r4, lr}
 8011302:	b082      	sub	sp, #8
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8011304:	4b0b      	ldr	r3, [pc, #44]	; (8011334 <RegionEU868SetBandTxDone+0x34>)
 8011306:	681c      	ldr	r4, [r3, #0]
 8011308:	4b0b      	ldr	r3, [pc, #44]	; (8011338 <RegionEU868SetBandTxDone+0x38>)
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	7803      	ldrb	r3, [r0, #0]
 801130e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011312:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011316:	7a5b      	ldrb	r3, [r3, #9]
 8011318:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 801131c:	6903      	ldr	r3, [r0, #16]
 801131e:	9300      	str	r3, [sp, #0]
 8011320:	68c3      	ldr	r3, [r0, #12]
 8011322:	7842      	ldrb	r2, [r0, #1]
 8011324:	6881      	ldr	r1, [r0, #8]
 8011326:	eb04 00cc 	add.w	r0, r4, ip, lsl #3
 801132a:	f7ff fc13 	bl	8010b54 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 801132e:	b002      	add	sp, #8
 8011330:	bd10      	pop	{r4, pc}
 8011332:	bf00      	nop
 8011334:	20003a9c 	.word	0x20003a9c
 8011338:	20003aa0 	.word	0x20003aa0

0801133c <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801133c:	b510      	push	{r4, lr}
 801133e:	b0a4      	sub	sp, #144	; 0x90
 8011340:	4604      	mov	r4, r0
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8011342:	2290      	movs	r2, #144	; 0x90
 8011344:	2100      	movs	r1, #0
 8011346:	4668      	mov	r0, sp
 8011348:	f004 fe34 	bl	8015fb4 <memset>
 801134c:	2364      	movs	r3, #100	; 0x64
 801134e:	f8ad 3000 	strh.w	r3, [sp]
 8011352:	f8ad 3018 	strh.w	r3, [sp, #24]
 8011356:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801135a:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
 801135e:	210a      	movs	r1, #10
 8011360:	f8ad 1048 	strh.w	r1, [sp, #72]	; 0x48
 8011364:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
 8011368:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801136c:	7a23      	ldrb	r3, [r4, #8]
 801136e:	2b01      	cmp	r3, #1
 8011370:	d031      	beq.n	80113d6 <RegionEU868InitDefaults+0x9a>
 8011372:	2b02      	cmp	r3, #2
 8011374:	d03d      	beq.n	80113f2 <RegionEU868InitDefaults+0xb6>
 8011376:	b10b      	cbz	r3, 801137c <RegionEU868InitDefaults+0x40>
        {
            break;
        }
    }
#endif /* REGION_EU868 */
}
 8011378:	b024      	add	sp, #144	; 0x90
 801137a:	bd10      	pop	{r4, pc}
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801137c:	6820      	ldr	r0, [r4, #0]
 801137e:	2800      	cmp	r0, #0
 8011380:	d0fa      	beq.n	8011378 <RegionEU868InitDefaults+0x3c>
 8011382:	6863      	ldr	r3, [r4, #4]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d0f7      	beq.n	8011378 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8011388:	4a1f      	ldr	r2, [pc, #124]	; (8011408 <RegionEU868InitDefaults+0xcc>)
 801138a:	6010      	str	r0, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801138c:	4c1f      	ldr	r4, [pc, #124]	; (801140c <RegionEU868InitDefaults+0xd0>)
 801138e:	6023      	str	r3, [r4, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8011390:	2290      	movs	r2, #144	; 0x90
 8011392:	4669      	mov	r1, sp
 8011394:	f002 fa57 	bl	8013846 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8011398:	6824      	ldr	r4, [r4, #0]
 801139a:	4b1d      	ldr	r3, [pc, #116]	; (8011410 <RegionEU868InitDefaults+0xd4>)
 801139c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 80113a4:	f104 0c0c 	add.w	ip, r4, #12
 80113a8:	f103 020c 	add.w	r2, r3, #12
 80113ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80113ae:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 80113b2:	f104 0c18 	add.w	ip, r4, #24
 80113b6:	3318      	adds	r3, #24
 80113b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113bc:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 80113c0:	2307      	movs	r3, #7
 80113c2:	f8a4 348c 	strh.w	r3, [r4, #1164]	; 0x48c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80113c6:	2201      	movs	r2, #1
 80113c8:	f204 418c 	addw	r1, r4, #1164	; 0x48c
 80113cc:	f504 6090 	add.w	r0, r4, #1152	; 0x480
 80113d0:	f7ff fbb1 	bl	8010b36 <RegionCommonChanMaskCopy>
            break;
 80113d4:	e7d0      	b.n	8011378 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 80113d6:	4b0d      	ldr	r3, [pc, #52]	; (801140c <RegionEU868InitDefaults+0xd0>)
 80113d8:	6818      	ldr	r0, [r3, #0]
 80113da:	2300      	movs	r3, #0
 80113dc:	6043      	str	r3, [r0, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 80113de:	6103      	str	r3, [r0, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80113e0:	61c3      	str	r3, [r0, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80113e2:	2201      	movs	r2, #1
 80113e4:	f200 418c 	addw	r1, r0, #1164	; 0x48c
 80113e8:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 80113ec:	f7ff fba3 	bl	8010b36 <RegionCommonChanMaskCopy>
            break;
 80113f0:	e7c2      	b.n	8011378 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80113f2:	4b06      	ldr	r3, [pc, #24]	; (801140c <RegionEU868InitDefaults+0xd0>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	f8b3 248c 	ldrh.w	r2, [r3, #1164]	; 0x48c
 80113fa:	f8b3 1480 	ldrh.w	r1, [r3, #1152]	; 0x480
 80113fe:	430a      	orrs	r2, r1
 8011400:	f8a3 2480 	strh.w	r2, [r3, #1152]	; 0x480
            break;
 8011404:	e7b8      	b.n	8011378 <RegionEU868InitDefaults+0x3c>
 8011406:	bf00      	nop
 8011408:	20003a9c 	.word	0x20003a9c
 801140c:	20003aa0 	.word	0x20003aa0
 8011410:	0801615c 	.word	0x0801615c

08011414 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8011414:	b500      	push	{lr}
 8011416:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8011418:	290f      	cmp	r1, #15
 801141a:	d83c      	bhi.n	8011496 <RegionEU868Verify+0x82>
 801141c:	e8df f001 	tbb	[pc, r1]
 8011420:	3b3b3b0a 	.word	0x3b3b3b0a
 8011424:	271d133b 	.word	0x271d133b
 8011428:	3b31313b 	.word	0x3b31313b
 801142c:	083b3b3b 	.word	0x083b3b3b
 8011430:	2001      	movs	r0, #1
 8011432:	e031      	b.n	8011498 <RegionEU868Verify+0x84>
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8011434:	2300      	movs	r3, #0
 8011436:	f88d 3007 	strb.w	r3, [sp, #7]
            return VerifyRfFreq( verify->Frequency, &band );
 801143a:	f10d 0107 	add.w	r1, sp, #7
 801143e:	6800      	ldr	r0, [r0, #0]
 8011440:	f7ff fe16 	bl	8011070 <VerifyRfFreq>
 8011444:	e028      	b.n	8011498 <RegionEU868Verify+0x84>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8011446:	2207      	movs	r2, #7
 8011448:	2100      	movs	r1, #0
 801144a:	f990 0000 	ldrsb.w	r0, [r0]
 801144e:	f7ff fafe 	bl	8010a4e <RegionCommonValueInRange>
 8011452:	3800      	subs	r0, #0
 8011454:	bf18      	it	ne
 8011456:	2001      	movne	r0, #1
 8011458:	e01e      	b.n	8011498 <RegionEU868Verify+0x84>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801145a:	2205      	movs	r2, #5
 801145c:	2100      	movs	r1, #0
 801145e:	f990 0000 	ldrsb.w	r0, [r0]
 8011462:	f7ff faf4 	bl	8010a4e <RegionCommonValueInRange>
 8011466:	3800      	subs	r0, #0
 8011468:	bf18      	it	ne
 801146a:	2001      	movne	r0, #1
 801146c:	e014      	b.n	8011498 <RegionEU868Verify+0x84>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801146e:	2207      	movs	r2, #7
 8011470:	2100      	movs	r1, #0
 8011472:	f990 0000 	ldrsb.w	r0, [r0]
 8011476:	f7ff faea 	bl	8010a4e <RegionCommonValueInRange>
 801147a:	3800      	subs	r0, #0
 801147c:	bf18      	it	ne
 801147e:	2001      	movne	r0, #1
 8011480:	e00a      	b.n	8011498 <RegionEU868Verify+0x84>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8011482:	2207      	movs	r2, #7
 8011484:	2100      	movs	r1, #0
 8011486:	f990 0000 	ldrsb.w	r0, [r0]
 801148a:	f7ff fae0 	bl	8010a4e <RegionCommonValueInRange>
 801148e:	3800      	subs	r0, #0
 8011490:	bf18      	it	ne
 8011492:	2001      	movne	r0, #1
 8011494:	e000      	b.n	8011498 <RegionEU868Verify+0x84>
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
        }
        default:
            return false;
 8011496:	2000      	movs	r0, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8011498:	b003      	add	sp, #12
 801149a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080114a0 <RegionEU868ChanMaskSet>:
    }
#endif /* REGION_EU868 */
}

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80114a0:	b508      	push	{r3, lr}
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 80114a2:	7903      	ldrb	r3, [r0, #4]
 80114a4:	b11b      	cbz	r3, 80114ae <RegionEU868ChanMaskSet+0xe>
 80114a6:	2b01      	cmp	r3, #1
 80114a8:	d00b      	beq.n	80114c2 <RegionEU868ChanMaskSet+0x22>
 80114aa:	2000      	movs	r0, #0
    }
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 80114ac:	bd08      	pop	{r3, pc}
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80114ae:	4b0a      	ldr	r3, [pc, #40]	; (80114d8 <RegionEU868ChanMaskSet+0x38>)
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	2201      	movs	r2, #1
 80114b4:	6801      	ldr	r1, [r0, #0]
 80114b6:	f503 6090 	add.w	r0, r3, #1152	; 0x480
 80114ba:	f7ff fb3c 	bl	8010b36 <RegionCommonChanMaskCopy>
    return true;
 80114be:	2001      	movs	r0, #1
            break;
 80114c0:	e7f4      	b.n	80114ac <RegionEU868ChanMaskSet+0xc>
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80114c2:	4b05      	ldr	r3, [pc, #20]	; (80114d8 <RegionEU868ChanMaskSet+0x38>)
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	2201      	movs	r2, #1
 80114c8:	6801      	ldr	r1, [r0, #0]
 80114ca:	f203 408c 	addw	r0, r3, #1164	; 0x48c
 80114ce:	f7ff fb32 	bl	8010b36 <RegionCommonChanMaskCopy>
    return true;
 80114d2:	2001      	movs	r0, #1
            break;
 80114d4:	e7ea      	b.n	80114ac <RegionEU868ChanMaskSet+0xc>
 80114d6:	bf00      	nop
 80114d8:	20003aa0 	.word	0x20003aa0

080114dc <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80114dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114de:	b083      	sub	sp, #12
 80114e0:	460e      	mov	r6, r1
 80114e2:	4617      	mov	r7, r2
 80114e4:	461c      	mov	r4, r3
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 80114e6:	2807      	cmp	r0, #7
 80114e8:	bfa8      	it	ge
 80114ea:	2007      	movge	r0, #7
 80114ec:	7058      	strb	r0, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 80114ee:	4913      	ldr	r1, [pc, #76]	; (801153c <RegionEU868ComputeRxWindowParameters+0x60>)
 80114f0:	f7ff fd7a 	bl	8010fe8 <RegionCommonGetBandwidth>
 80114f4:	70a0      	strb	r0, [r4, #2]

    if( rxConfigParams->Datarate == DR_7 )
 80114f6:	f994 3001 	ldrsb.w	r3, [r4, #1]
 80114fa:	2b07      	cmp	r3, #7
 80114fc:	d017      	beq.n	801152e <RegionEU868ComputeRxWindowParameters+0x52>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80114fe:	4a0f      	ldr	r2, [pc, #60]	; (801153c <RegionEU868ComputeRxWindowParameters+0x60>)
 8011500:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8011504:	4a0e      	ldr	r2, [pc, #56]	; (8011540 <RegionEU868ComputeRxWindowParameters+0x64>)
 8011506:	5cd0      	ldrb	r0, [r2, r3]
 8011508:	f7ff fc3c 	bl	8010d84 <RegionCommonComputeSymbolTimeLoRa>
 801150c:	4605      	mov	r5, r0
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801150e:	4b0d      	ldr	r3, [pc, #52]	; (8011544 <RegionEU868ComputeRxWindowParameters+0x68>)
 8011510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011512:	4798      	blx	r3
 8011514:	4603      	mov	r3, r0
 8011516:	f104 020c 	add.w	r2, r4, #12
 801151a:	9201      	str	r2, [sp, #4]
 801151c:	3408      	adds	r4, #8
 801151e:	9400      	str	r4, [sp, #0]
 8011520:	463a      	mov	r2, r7
 8011522:	4631      	mov	r1, r6
 8011524:	4628      	mov	r0, r5
 8011526:	f7ff fc3b 	bl	8010da0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 801152a:	b003      	add	sp, #12
 801152c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801152e:	4a04      	ldr	r2, [pc, #16]	; (8011540 <RegionEU868ComputeRxWindowParameters+0x64>)
 8011530:	5cd0      	ldrb	r0, [r2, r3]
 8011532:	f7ff fc2f 	bl	8010d94 <RegionCommonComputeSymbolTimeFsk>
 8011536:	4605      	mov	r5, r0
 8011538:	e7e9      	b.n	801150e <RegionEU868ComputeRxWindowParameters+0x32>
 801153a:	bf00      	nop
 801153c:	08016b68 	.word	0x08016b68
 8011540:	08016b88 	.word	0x08016b88
 8011544:	080171b0 	.word	0x080171b0

08011548 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8011548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801154c:	b08a      	sub	sp, #40	; 0x28
 801154e:	4604      	mov	r4, r0
 8011550:	460f      	mov	r7, r1
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8011552:	f990 5001 	ldrsb.w	r5, [r0, #1]
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;
 8011556:	f8d0 8004 	ldr.w	r8, [r0, #4]

    if( Radio.GetStatus( ) != RF_IDLE )
 801155a:	4b37      	ldr	r3, [pc, #220]	; (8011638 <RegionEU868RxConfig+0xf0>)
 801155c:	685b      	ldr	r3, [r3, #4]
 801155e:	4798      	blx	r3
 8011560:	2800      	cmp	r0, #0
 8011562:	d167      	bne.n	8011634 <RegionEU868RxConfig+0xec>
 8011564:	4606      	mov	r6, r0
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8011566:	7ce3      	ldrb	r3, [r4, #19]
 8011568:	b983      	cbnz	r3, 801158c <RegionEU868RxConfig+0x44>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 801156a:	4b34      	ldr	r3, [pc, #208]	; (801163c <RegionEU868RxConfig+0xf4>)
 801156c:	681a      	ldr	r2, [r3, #0]
 801156e:	7823      	ldrb	r3, [r4, #0]
 8011570:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8011574:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8011578:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801157c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011580:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8011584:	f1b8 0f00 	cmp.w	r8, #0
 8011588:	d100      	bne.n	801158c <RegionEU868RxConfig+0x44>
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 801158a:	4688      	mov	r8, r1
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801158c:	4b2c      	ldr	r3, [pc, #176]	; (8011640 <RegionEU868RxConfig+0xf8>)
 801158e:	f913 9005 	ldrsb.w	r9, [r3, r5]

    Radio.SetChannel( frequency );
 8011592:	4b29      	ldr	r3, [pc, #164]	; (8011638 <RegionEU868RxConfig+0xf0>)
 8011594:	68db      	ldr	r3, [r3, #12]
 8011596:	4640      	mov	r0, r8
 8011598:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801159a:	2d07      	cmp	r5, #7
 801159c:	d02b      	beq.n	80115f6 <RegionEU868RxConfig+0xae>
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801159e:	4b26      	ldr	r3, [pc, #152]	; (8011638 <RegionEU868RxConfig+0xf0>)
 80115a0:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80115a4:	7ca3      	ldrb	r3, [r4, #18]
 80115a6:	9309      	str	r3, [sp, #36]	; 0x24
 80115a8:	2601      	movs	r6, #1
 80115aa:	9608      	str	r6, [sp, #32]
 80115ac:	2300      	movs	r3, #0
 80115ae:	9307      	str	r3, [sp, #28]
 80115b0:	9306      	str	r3, [sp, #24]
 80115b2:	9305      	str	r3, [sp, #20]
 80115b4:	9304      	str	r3, [sp, #16]
 80115b6:	9303      	str	r3, [sp, #12]
 80115b8:	8922      	ldrh	r2, [r4, #8]
 80115ba:	9202      	str	r2, [sp, #8]
 80115bc:	2208      	movs	r2, #8
 80115be:	9201      	str	r2, [sp, #4]
 80115c0:	9300      	str	r3, [sp, #0]
 80115c2:	4633      	mov	r3, r6
 80115c4:	464a      	mov	r2, r9
 80115c6:	78a1      	ldrb	r1, [r4, #2]
 80115c8:	4630      	mov	r0, r6
 80115ca:	47d0      	blx	sl
    }

    if( rxConfig->RepeaterSupport == true )
 80115cc:	7c63      	ldrb	r3, [r4, #17]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d02d      	beq.n	801162e <RegionEU868RxConfig+0xe6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 80115d2:	4b1c      	ldr	r3, [pc, #112]	; (8011644 <RegionEU868RxConfig+0xfc>)
 80115d4:	5d59      	ldrb	r1, [r3, r5]
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80115d6:	4b18      	ldr	r3, [pc, #96]	; (8011638 <RegionEU868RxConfig+0xf0>)
 80115d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80115da:	310d      	adds	r1, #13
 80115dc:	b2c9      	uxtb	r1, r1
 80115de:	4630      	mov	r0, r6
 80115e0:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80115e2:	462a      	mov	r2, r5
 80115e4:	4641      	mov	r1, r8
 80115e6:	7ce0      	ldrb	r0, [r4, #19]
 80115e8:	f7ff fd10 	bl	801100c <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 80115ec:	703d      	strb	r5, [r7, #0]
    return true;
 80115ee:	2001      	movs	r0, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 80115f0:	b00a      	add	sp, #40	; 0x28
 80115f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80115f6:	4b10      	ldr	r3, [pc, #64]	; (8011638 <RegionEU868RxConfig+0xf0>)
 80115f8:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80115fc:	7ca3      	ldrb	r3, [r4, #18]
 80115fe:	9309      	str	r3, [sp, #36]	; 0x24
 8011600:	2000      	movs	r0, #0
 8011602:	9008      	str	r0, [sp, #32]
 8011604:	9007      	str	r0, [sp, #28]
 8011606:	9006      	str	r0, [sp, #24]
 8011608:	2301      	movs	r3, #1
 801160a:	9305      	str	r3, [sp, #20]
 801160c:	9004      	str	r0, [sp, #16]
 801160e:	9003      	str	r0, [sp, #12]
 8011610:	8923      	ldrh	r3, [r4, #8]
 8011612:	9302      	str	r3, [sp, #8]
 8011614:	2305      	movs	r3, #5
 8011616:	9301      	str	r3, [sp, #4]
 8011618:	4b0b      	ldr	r3, [pc, #44]	; (8011648 <RegionEU868RxConfig+0x100>)
 801161a:	9300      	str	r3, [sp, #0]
 801161c:	4603      	mov	r3, r0
 801161e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011622:	fb02 f209 	mul.w	r2, r2, r9
 8011626:	f24c 3150 	movw	r1, #50000	; 0xc350
 801162a:	47d0      	blx	sl
 801162c:	e7ce      	b.n	80115cc <RegionEU868RxConfig+0x84>
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801162e:	4b07      	ldr	r3, [pc, #28]	; (801164c <RegionEU868RxConfig+0x104>)
 8011630:	5d59      	ldrb	r1, [r3, r5]
 8011632:	e7d0      	b.n	80115d6 <RegionEU868RxConfig+0x8e>
        return false;
 8011634:	2000      	movs	r0, #0
 8011636:	e7db      	b.n	80115f0 <RegionEU868RxConfig+0xa8>
 8011638:	080171b0 	.word	0x080171b0
 801163c:	20003aa0 	.word	0x20003aa0
 8011640:	08016b88 	.word	0x08016b88
 8011644:	08016b98 	.word	0x08016b98
 8011648:	00014585 	.word	0x00014585
 801164c:	08016b90 	.word	0x08016b90

08011650 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8011650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011654:	b08d      	sub	sp, #52	; 0x34
 8011656:	4604      	mov	r4, r0
 8011658:	460f      	mov	r7, r1
 801165a:	4690      	mov	r8, r2
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801165c:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011660:	4a42      	ldr	r2, [pc, #264]	; (801176c <RegionEU868TxConfig+0x11c>)
 8011662:	f912 a003 	ldrsb.w	sl, [r2, r3]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8011666:	4b42      	ldr	r3, [pc, #264]	; (8011770 <RegionEU868TxConfig+0x120>)
 8011668:	681a      	ldr	r2, [r3, #0]
 801166a:	4d42      	ldr	r5, [pc, #264]	; (8011774 <RegionEU868TxConfig+0x124>)
 801166c:	6829      	ldr	r1, [r5, #0]
 801166e:	7803      	ldrb	r3, [r0, #0]
 8011670:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011674:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011678:	7a4b      	ldrb	r3, [r1, #9]
 801167a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801167e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011682:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8011686:	f990 0002 	ldrsb.w	r0, [r0, #2]
 801168a:	f7ff fca9 	bl	8010fe0 <RegionCommonLimitTxPower>
 801168e:	4606      	mov	r6, r0
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8011690:	4939      	ldr	r1, [pc, #228]	; (8011778 <RegionEU868TxConfig+0x128>)
 8011692:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8011696:	f7ff fca7 	bl	8010fe8 <RegionCommonGetBandwidth>
 801169a:	4681      	mov	r9, r0
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801169c:	68a2      	ldr	r2, [r4, #8]
 801169e:	6861      	ldr	r1, [r4, #4]
 80116a0:	4630      	mov	r0, r6
 80116a2:	f7ff fbb9 	bl	8010e18 <RegionCommonComputeTxPower>
 80116a6:	900b      	str	r0, [sp, #44]	; 0x2c

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80116a8:	4b34      	ldr	r3, [pc, #208]	; (801177c <RegionEU868TxConfig+0x12c>)
 80116aa:	68da      	ldr	r2, [r3, #12]
 80116ac:	6829      	ldr	r1, [r5, #0]
 80116ae:	7823      	ldrb	r3, [r4, #0]
 80116b0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80116b4:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 80116b8:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 80116ba:	f994 3001 	ldrsb.w	r3, [r4, #1]
 80116be:	2b07      	cmp	r3, #7
 80116c0:	d031      	beq.n	8011726 <RegionEU868TxConfig+0xd6>
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80116c2:	4b2e      	ldr	r3, [pc, #184]	; (801177c <RegionEU868TxConfig+0x12c>)
 80116c4:	f8d3 b01c 	ldr.w	fp, [r3, #28]
 80116c8:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80116cc:	9308      	str	r3, [sp, #32]
 80116ce:	2200      	movs	r2, #0
 80116d0:	9207      	str	r2, [sp, #28]
 80116d2:	9206      	str	r2, [sp, #24]
 80116d4:	9205      	str	r2, [sp, #20]
 80116d6:	2501      	movs	r5, #1
 80116d8:	9504      	str	r5, [sp, #16]
 80116da:	9203      	str	r2, [sp, #12]
 80116dc:	2308      	movs	r3, #8
 80116de:	9302      	str	r3, [sp, #8]
 80116e0:	9501      	str	r5, [sp, #4]
 80116e2:	f8cd a000 	str.w	sl, [sp]
 80116e6:	464b      	mov	r3, r9
 80116e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80116ea:	4628      	mov	r0, r5
 80116ec:	47d8      	blx	fp
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80116ee:	4b21      	ldr	r3, [pc, #132]	; (8011774 <RegionEU868TxConfig+0x124>)
 80116f0:	681a      	ldr	r2, [r3, #0]
 80116f2:	7823      	ldrb	r3, [r4, #0]
 80116f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80116f8:	f994 1001 	ldrsb.w	r1, [r4, #1]
 80116fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011700:	f7ff fca6 	bl	8011050 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8011704:	89a1      	ldrh	r1, [r4, #12]
 8011706:	f994 0001 	ldrsb.w	r0, [r4, #1]
 801170a:	f7ff fd05 	bl	8011118 <GetTimeOnAir>
 801170e:	f8c8 0000 	str.w	r0, [r8]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8011712:	4b1a      	ldr	r3, [pc, #104]	; (801177c <RegionEU868TxConfig+0x12c>)
 8011714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011716:	7b21      	ldrb	r1, [r4, #12]
 8011718:	4628      	mov	r0, r5
 801171a:	4798      	blx	r3

    *txPower = txPowerLimited;
 801171c:	703e      	strb	r6, [r7, #0]
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 801171e:	2001      	movs	r0, #1
 8011720:	b00d      	add	sp, #52	; 0x34
 8011722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8011726:	4b15      	ldr	r3, [pc, #84]	; (801177c <RegionEU868TxConfig+0x12c>)
 8011728:	69dd      	ldr	r5, [r3, #28]
 801172a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801172e:	fb03 f30a 	mul.w	r3, r3, sl
 8011732:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8011736:	9208      	str	r2, [sp, #32]
 8011738:	f04f 0a00 	mov.w	sl, #0
 801173c:	f8cd a01c 	str.w	sl, [sp, #28]
 8011740:	f8cd a018 	str.w	sl, [sp, #24]
 8011744:	f8cd a014 	str.w	sl, [sp, #20]
 8011748:	2201      	movs	r2, #1
 801174a:	9204      	str	r2, [sp, #16]
 801174c:	f8cd a00c 	str.w	sl, [sp, #12]
 8011750:	2205      	movs	r2, #5
 8011752:	9202      	str	r2, [sp, #8]
 8011754:	f8cd a004 	str.w	sl, [sp, #4]
 8011758:	9300      	str	r3, [sp, #0]
 801175a:	464b      	mov	r3, r9
 801175c:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8011760:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011762:	4650      	mov	r0, sl
 8011764:	47a8      	blx	r5
        modem = MODEM_FSK;
 8011766:	4655      	mov	r5, sl
 8011768:	e7c1      	b.n	80116ee <RegionEU868TxConfig+0x9e>
 801176a:	bf00      	nop
 801176c:	08016b88 	.word	0x08016b88
 8011770:	20003a9c 	.word	0x20003a9c
 8011774:	20003aa0 	.word	0x20003aa0
 8011778:	08016b68 	.word	0x08016b68
 801177c:	080171b0 	.word	0x080171b0

08011780 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8011780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011784:	b08f      	sub	sp, #60	; 0x3c
 8011786:	4605      	mov	r5, r0
 8011788:	4689      	mov	r9, r1
 801178a:	4690      	mov	r8, r2
 801178c:	461f      	mov	r7, r3
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801178e:	2400      	movs	r4, #0
 8011790:	940c      	str	r4, [sp, #48]	; 0x30
 8011792:	f8ad 4034 	strh.w	r4, [sp, #52]	; 0x34
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t chMask = 0;
 8011796:	f8ad 402e 	strh.w	r4, [sp, #46]	; 0x2e
    uint8_t status = 0x07;
 801179a:	2607      	movs	r6, #7
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801179c:	e030      	b.n	8011800 <RegionEU868LinkAdrReq+0x80>
            // RFU
            status &= 0xFE; // Channel mask KO
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801179e:	f04f 0c00 	mov.w	ip, #0
        status = 0x07;
 80117a2:	2607      	movs	r6, #7
 80117a4:	e012      	b.n	80117cc <RegionEU868LinkAdrReq+0x4c>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80117a6:	4a58      	ldr	r2, [pc, #352]	; (8011908 <RegionEU868LinkAdrReq+0x188>)
 80117a8:	6812      	ldr	r2, [r2, #0]
 80117aa:	eb0c 014c 	add.w	r1, ip, ip, lsl #1
 80117ae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80117b2:	b13a      	cbz	r2, 80117c4 <RegionEU868LinkAdrReq+0x44>
                    {
                        chMask |= 1 << i;
 80117b4:	2201      	movs	r2, #1
 80117b6:	fa02 f20c 	lsl.w	r2, r2, ip
 80117ba:	f8bd 102e 	ldrh.w	r1, [sp, #46]	; 0x2e
 80117be:	430a      	orrs	r2, r1
 80117c0:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80117c4:	f10c 0c01 	add.w	ip, ip, #1
 80117c8:	fa5f fc8c 	uxtb.w	ip, ip
 80117cc:	f1bc 0f0f 	cmp.w	ip, #15
 80117d0:	d816      	bhi.n	8011800 <RegionEU868LinkAdrReq+0x80>
                if( linkAdrParams.ChMaskCtrl == 6 )
 80117d2:	2b06      	cmp	r3, #6
 80117d4:	d0e7      	beq.n	80117a6 <RegionEU868LinkAdrReq+0x26>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80117d6:	f8bd e02e 	ldrh.w	lr, [sp, #46]	; 0x2e
 80117da:	fa4e fe0c 	asr.w	lr, lr, ip
 80117de:	f01e 0f01 	tst.w	lr, #1
 80117e2:	d0ef      	beq.n	80117c4 <RegionEU868LinkAdrReq+0x44>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 80117e4:	4a48      	ldr	r2, [pc, #288]	; (8011908 <RegionEU868LinkAdrReq+0x188>)
 80117e6:	6812      	ldr	r2, [r2, #0]
 80117e8:	eb0c 014c 	add.w	r1, ip, ip, lsl #1
 80117ec:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80117f0:	2a00      	cmp	r2, #0
 80117f2:	d1e7      	bne.n	80117c4 <RegionEU868LinkAdrReq+0x44>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80117f4:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 80117f8:	e7e4      	b.n	80117c4 <RegionEU868LinkAdrReq+0x44>
            status &= 0xFE; // Channel mask KO
 80117fa:	2606      	movs	r6, #6
 80117fc:	e000      	b.n	8011800 <RegionEU868LinkAdrReq+0x80>
            status &= 0xFE; // Channel mask KO
 80117fe:	2606      	movs	r6, #6
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8011800:	7a2b      	ldrb	r3, [r5, #8]
 8011802:	42a3      	cmp	r3, r4
 8011804:	d919      	bls.n	801183a <RegionEU868LinkAdrReq+0xba>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8011806:	6868      	ldr	r0, [r5, #4]
 8011808:	a90c      	add	r1, sp, #48	; 0x30
 801180a:	4420      	add	r0, r4
 801180c:	f7ff fa44 	bl	8010c98 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8011810:	4603      	mov	r3, r0
 8011812:	b190      	cbz	r0, 801183a <RegionEU868LinkAdrReq+0xba>
        bytesProcessed += nextIndex;
 8011814:	4423      	add	r3, r4
 8011816:	b2dc      	uxtb	r4, r3
        chMask = linkAdrParams.ChMask;
 8011818:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 801181c:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8011820:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8011824:	b90b      	cbnz	r3, 801182a <RegionEU868LinkAdrReq+0xaa>
 8011826:	2a00      	cmp	r2, #0
 8011828:	d0e7      	beq.n	80117fa <RegionEU868LinkAdrReq+0x7a>
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801182a:	1e5a      	subs	r2, r3, #1
 801182c:	b2d2      	uxtb	r2, r2
 801182e:	2a04      	cmp	r2, #4
 8011830:	d9e5      	bls.n	80117fe <RegionEU868LinkAdrReq+0x7e>
 8011832:	2b06      	cmp	r3, #6
 8011834:	d9b3      	bls.n	801179e <RegionEU868LinkAdrReq+0x1e>
            status &= 0xFE; // Channel mask KO
 8011836:	2606      	movs	r6, #6
 8011838:	e7e2      	b.n	8011800 <RegionEU868LinkAdrReq+0x80>
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801183a:	2302      	movs	r3, #2
 801183c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8011840:	7a6b      	ldrb	r3, [r5, #9]
 8011842:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8011846:	a80a      	add	r0, sp, #40	; 0x28
 8011848:	f7ff fc98 	bl	801117c <RegionEU868GetPhyParam>
 801184c:	9009      	str	r0, [sp, #36]	; 0x24

    linkAdrVerifyParams.Status = status;
 801184e:	f88d 6008 	strb.w	r6, [sp, #8]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8011852:	7aab      	ldrb	r3, [r5, #10]
 8011854:	f88d 3009 	strb.w	r3, [sp, #9]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8011858:	f99d 3031 	ldrsb.w	r3, [sp, #49]	; 0x31
 801185c:	f88d 300a 	strb.w	r3, [sp, #10]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8011860:	f99d 3032 	ldrsb.w	r3, [sp, #50]	; 0x32
 8011864:	f88d 300b 	strb.w	r3, [sp, #11]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8011868:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 801186c:	f88d 300c 	strb.w	r3, [sp, #12]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8011870:	f995 300b 	ldrsb.w	r3, [r5, #11]
 8011874:	f88d 300d 	strb.w	r3, [sp, #13]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8011878:	f995 300c 	ldrsb.w	r3, [r5, #12]
 801187c:	f88d 300e 	strb.w	r3, [sp, #14]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8011880:	f995 300d 	ldrsb.w	r3, [r5, #13]
 8011884:	f88d 300f 	strb.w	r3, [sp, #15]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8011888:	2310      	movs	r3, #16
 801188a:	f88d 3010 	strb.w	r3, [sp, #16]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801188e:	f10d 032e 	add.w	r3, sp, #46	; 0x2e
 8011892:	9305      	str	r3, [sp, #20]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8011894:	f88d 0018 	strb.w	r0, [sp, #24]
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8011898:	2307      	movs	r3, #7
 801189a:	f88d 3019 	strb.w	r3, [sp, #25]
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801189e:	4a1a      	ldr	r2, [pc, #104]	; (8011908 <RegionEU868LinkAdrReq+0x188>)
 80118a0:	6812      	ldr	r2, [r2, #0]
 80118a2:	9207      	str	r2, [sp, #28]
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80118a4:	f88d 3020 	strb.w	r3, [sp, #32]
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80118a8:	2300      	movs	r3, #0
 80118aa:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80118ae:	682b      	ldr	r3, [r5, #0]
 80118b0:	9301      	str	r3, [sp, #4]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80118b2:	ab0c      	add	r3, sp, #48	; 0x30
 80118b4:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 80118b8:	f10d 0131 	add.w	r1, sp, #49	; 0x31
 80118bc:	a801      	add	r0, sp, #4
 80118be:	f7ff fa09 	bl	8010cd4 <RegionCommonLinkAdrReqVerifyParams>
 80118c2:	4605      	mov	r5, r0

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80118c4:	2807      	cmp	r0, #7
 80118c6:	d010      	beq.n	80118ea <RegionEU868LinkAdrReq+0x16a>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80118c8:	f99d 3031 	ldrsb.w	r3, [sp, #49]	; 0x31
 80118cc:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
 80118d0:	f99d 3032 	ldrsb.w	r3, [sp, #50]	; 0x32
 80118d4:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 80118d8:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 80118dc:	703b      	strb	r3, [r7, #0]
    *nbBytesParsed = bytesProcessed;
 80118de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80118e0:	701c      	strb	r4, [r3, #0]

#endif /* REGION_EU868 */
    return status;
}
 80118e2:	4628      	mov	r0, r5
 80118e4:	b00f      	add	sp, #60	; 0x3c
 80118e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 80118ea:	4e07      	ldr	r6, [pc, #28]	; (8011908 <RegionEU868LinkAdrReq+0x188>)
 80118ec:	6830      	ldr	r0, [r6, #0]
 80118ee:	220c      	movs	r2, #12
 80118f0:	2100      	movs	r1, #0
 80118f2:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 80118f6:	f001 ffbe 	bl	8013876 <memset1>
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 80118fa:	6833      	ldr	r3, [r6, #0]
 80118fc:	f8bd 202e 	ldrh.w	r2, [sp, #46]	; 0x2e
 8011900:	f8a3 2480 	strh.w	r2, [r3, #1152]	; 0x480
 8011904:	e7e0      	b.n	80118c8 <RegionEU868LinkAdrReq+0x148>
 8011906:	bf00      	nop
 8011908:	20003aa0 	.word	0x20003aa0

0801190c <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801190c:	b530      	push	{r4, r5, lr}
 801190e:	b083      	sub	sp, #12
 8011910:	4604      	mov	r4, r0
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8011912:	2300      	movs	r3, #0
 8011914:	f88d 3007 	strb.w	r3, [sp, #7]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8011918:	f10d 0107 	add.w	r1, sp, #7
 801191c:	6840      	ldr	r0, [r0, #4]
 801191e:	f7ff fba7 	bl	8011070 <VerifyRfFreq>
 8011922:	b1a8      	cbz	r0, 8011950 <RegionEU868RxParamSetupReq+0x44>
    uint8_t status = 0x07;
 8011924:	2507      	movs	r5, #7
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8011926:	2207      	movs	r2, #7
 8011928:	2100      	movs	r1, #0
 801192a:	f994 0000 	ldrsb.w	r0, [r4]
 801192e:	f7ff f88e 	bl	8010a4e <RegionCommonValueInRange>
 8011932:	b908      	cbnz	r0, 8011938 <RegionEU868RxParamSetupReq+0x2c>
    {
        status &= 0xFD; // Datarate KO
 8011934:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8011938:	2205      	movs	r2, #5
 801193a:	2100      	movs	r1, #0
 801193c:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8011940:	f7ff f885 	bl	8010a4e <RegionCommonValueInRange>
 8011944:	b908      	cbnz	r0, 801194a <RegionEU868RxParamSetupReq+0x3e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8011946:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
    }

#endif /* REGION_EU868 */
    return status;
}
 801194a:	4628      	mov	r0, r5
 801194c:	b003      	add	sp, #12
 801194e:	bd30      	pop	{r4, r5, pc}
        status &= 0xFE; // Channel frequency KO
 8011950:	2506      	movs	r5, #6
 8011952:	e7e8      	b.n	8011926 <RegionEU868RxParamSetupReq+0x1a>

08011954 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Do not accept the request
    return -1;
}
 8011954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011958:	4770      	bx	lr
	...

0801195c <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801195c:	b510      	push	{r4, lr}
 801195e:	b082      	sub	sp, #8
    uint8_t status = 0x03;

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8011960:	2300      	movs	r3, #0
 8011962:	f88d 3007 	strb.w	r3, [sp, #7]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8011966:	7803      	ldrb	r3, [r0, #0]
 8011968:	2b0f      	cmp	r3, #15
 801196a:	d902      	bls.n	8011972 <RegionEU868DlChannelReq+0x16>
    {
        return 0;
 801196c:	2000      	movs	r0, #0
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
    }

#endif /* REGION_EU868 */
    return status;
}
 801196e:	b002      	add	sp, #8
 8011970:	bd10      	pop	{r4, pc}
 8011972:	4604      	mov	r4, r0
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8011974:	f10d 0107 	add.w	r1, sp, #7
 8011978:	6840      	ldr	r0, [r0, #4]
 801197a:	f7ff fb79 	bl	8011070 <VerifyRfFreq>
 801197e:	b170      	cbz	r0, 801199e <RegionEU868DlChannelReq+0x42>
    uint8_t status = 0x03;
 8011980:	2003      	movs	r0, #3
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8011982:	4b0b      	ldr	r3, [pc, #44]	; (80119b0 <RegionEU868DlChannelReq+0x54>)
 8011984:	681a      	ldr	r2, [r3, #0]
 8011986:	7823      	ldrb	r3, [r4, #0]
 8011988:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 801198c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8011990:	b909      	cbnz	r1, 8011996 <RegionEU868DlChannelReq+0x3a>
        status &= 0xFD;
 8011992:	f000 00fd 	and.w	r0, r0, #253	; 0xfd
    if( status == 0x03 )
 8011996:	2803      	cmp	r0, #3
 8011998:	d003      	beq.n	80119a2 <RegionEU868DlChannelReq+0x46>
    return status;
 801199a:	b240      	sxtb	r0, r0
 801199c:	e7e7      	b.n	801196e <RegionEU868DlChannelReq+0x12>
        status &= 0xFE;
 801199e:	2002      	movs	r0, #2
 80119a0:	e7ef      	b.n	8011982 <RegionEU868DlChannelReq+0x26>
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80119a2:	6861      	ldr	r1, [r4, #4]
 80119a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80119a8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80119ac:	6051      	str	r1, [r2, #4]
 80119ae:	e7f4      	b.n	801199a <RegionEU868DlChannelReq+0x3e>
 80119b0:	20003aa0 	.word	0x20003aa0

080119b4 <RegionEU868AlternateDr>:
#if defined( REGION_EU868 )
    return currentDr;
#else
    return -1;
#endif /* REGION_EU868 */
}
 80119b4:	4770      	bx	lr
	...

080119b8 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80119b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119ba:	b097      	sub	sp, #92	; 0x5c
 80119bc:	4604      	mov	r4, r0
 80119be:	460f      	mov	r7, r1
 80119c0:	4616      	mov	r6, r2
 80119c2:	461d      	mov	r5, r3
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 80119c4:	2100      	movs	r1, #0
 80119c6:	f88d 1057 	strb.w	r1, [sp, #87]	; 0x57
    uint8_t nbRestrictedChannels = 0;
 80119ca:	f88d 1056 	strb.w	r1, [sp, #86]	; 0x56
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 80119ce:	9111      	str	r1, [sp, #68]	; 0x44
 80119d0:	9112      	str	r1, [sp, #72]	; 0x48
 80119d2:	9113      	str	r1, [sp, #76]	; 0x4c
 80119d4:	9114      	str	r1, [sp, #80]	; 0x50
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 80119d6:	2307      	movs	r3, #7
 80119d8:	f8ad 300a 	strh.w	r3, [sp, #10]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 80119dc:	4b34      	ldr	r3, [pc, #208]	; (8011ab0 <RegionEU868NextChannel+0xf8>)
 80119de:	6818      	ldr	r0, [r3, #0]
 80119e0:	2201      	movs	r2, #1
 80119e2:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 80119e6:	f7ff f890 	bl	8010b0a <RegionCommonCountChannels>
 80119ea:	b938      	cbnz	r0, 80119fc <RegionEU868NextChannel+0x44>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80119ec:	4b30      	ldr	r3, [pc, #192]	; (8011ab0 <RegionEU868NextChannel+0xf8>)
 80119ee:	681a      	ldr	r2, [r3, #0]
 80119f0:	f8b2 3480 	ldrh.w	r3, [r2, #1152]	; 0x480
 80119f4:	f043 0307 	orr.w	r3, r3, #7
 80119f8:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80119fc:	7a63      	ldrb	r3, [r4, #9]
 80119fe:	f88d 300c 	strb.w	r3, [sp, #12]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8011a02:	7a23      	ldrb	r3, [r4, #8]
 8011a04:	f88d 300d 	strb.w	r3, [sp, #13]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8011a08:	4b29      	ldr	r3, [pc, #164]	; (8011ab0 <RegionEU868NextChannel+0xf8>)
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	f503 6290 	add.w	r2, r3, #1152	; 0x480
 8011a10:	9204      	str	r2, [sp, #16]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8011a12:	9305      	str	r3, [sp, #20]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8011a14:	4b27      	ldr	r3, [pc, #156]	; (8011ab4 <RegionEU868NextChannel+0xfc>)
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	9306      	str	r3, [sp, #24]
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8011a1a:	2310      	movs	r3, #16
 8011a1c:	f8ad 301c 	strh.w	r3, [sp, #28]
    countChannelsParams.JoinChannels = &joinChannels;
 8011a20:	f10d 030a 	add.w	r3, sp, #10
 8011a24:	9308      	str	r3, [sp, #32]

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8011a26:	6823      	ldr	r3, [r4, #0]
 8011a28:	9309      	str	r3, [sp, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8011a2a:	6863      	ldr	r3, [r4, #4]
 8011a2c:	930a      	str	r3, [sp, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8011a2e:	7aa3      	ldrb	r3, [r4, #10]
 8011a30:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8011a34:	2306      	movs	r3, #6
 8011a36:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8011a3a:	ab0c      	add	r3, sp, #48	; 0x30
 8011a3c:	f104 020c 	add.w	r2, r4, #12
 8011a40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a44:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8011a48:	7d23      	ldrb	r3, [r4, #20]
 8011a4a:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8011a4e:	8ae1      	ldrh	r1, [r4, #22]
 8011a50:	f994 0008 	ldrsb.w	r0, [r4, #8]
 8011a54:	f7ff fb60 	bl	8011118 <GetTimeOnAir>
 8011a58:	900f      	str	r0, [sp, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8011a5a:	ab03      	add	r3, sp, #12
 8011a5c:	9310      	str	r3, [sp, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8011a5e:	9601      	str	r6, [sp, #4]
 8011a60:	f10d 0356 	add.w	r3, sp, #86	; 0x56
 8011a64:	9300      	str	r3, [sp, #0]
 8011a66:	f10d 0357 	add.w	r3, sp, #87	; 0x57
 8011a6a:	aa11      	add	r2, sp, #68	; 0x44
 8011a6c:	4629      	mov	r1, r5
 8011a6e:	a809      	add	r0, sp, #36	; 0x24
 8011a70:	f7ff fa4d 	bl	8010f0e <RegionCommonIdentifyChannels>
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8011a74:	4604      	mov	r4, r0
 8011a76:	b120      	cbz	r0, 8011a82 <RegionEU868NextChannel+0xca>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8011a78:	280c      	cmp	r0, #12
 8011a7a:	d00f      	beq.n	8011a9c <RegionEU868NextChannel+0xe4>
    }
    return status;
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8011a7c:	4620      	mov	r0, r4
 8011a7e:	b017      	add	sp, #92	; 0x5c
 8011a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8011a82:	f89d 1057 	ldrb.w	r1, [sp, #87]	; 0x57
 8011a86:	3901      	subs	r1, #1
 8011a88:	f001 fed0 	bl	801382c <randr>
 8011a8c:	f100 0358 	add.w	r3, r0, #88	; 0x58
 8011a90:	eb0d 0003 	add.w	r0, sp, r3
 8011a94:	f810 3c14 	ldrb.w	r3, [r0, #-20]
 8011a98:	703b      	strb	r3, [r7, #0]
 8011a9a:	e7ef      	b.n	8011a7c <RegionEU868NextChannel+0xc4>
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8011a9c:	4b04      	ldr	r3, [pc, #16]	; (8011ab0 <RegionEU868NextChannel+0xf8>)
 8011a9e:	681a      	ldr	r2, [r3, #0]
 8011aa0:	f8b2 3480 	ldrh.w	r3, [r2, #1152]	; 0x480
 8011aa4:	f043 0307 	orr.w	r3, r3, #7
 8011aa8:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
 8011aac:	e7e6      	b.n	8011a7c <RegionEU868NextChannel+0xc4>
 8011aae:	bf00      	nop
 8011ab0:	20003aa0 	.word	0x20003aa0
 8011ab4:	20003a9c 	.word	0x20003a9c

08011ab8 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8011ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aba:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8011abc:	2300      	movs	r3, #0
 8011abe:	f88d 3007 	strb.w	r3, [sp, #7]
    bool drInvalid = false;
    bool freqInvalid = false;
    uint8_t id = channelAdd->ChannelId;
 8011ac2:	7905      	ldrb	r5, [r0, #4]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8011ac4:	2d02      	cmp	r5, #2
 8011ac6:	d94e      	bls.n	8011b66 <RegionEU868ChannelAdd+0xae>
 8011ac8:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8011aca:	2d0f      	cmp	r5, #15
 8011acc:	d84d      	bhi.n	8011b6a <RegionEU868ChannelAdd+0xb2>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8011ace:	6803      	ldr	r3, [r0, #0]
 8011ad0:	7a18      	ldrb	r0, [r3, #8]
 8011ad2:	f340 0003 	sbfx	r0, r0, #0, #4
 8011ad6:	2207      	movs	r2, #7
 8011ad8:	2100      	movs	r1, #0
 8011ada:	b240      	sxtb	r0, r0
 8011adc:	f7fe ffb7 	bl	8010a4e <RegionCommonValueInRange>
 8011ae0:	2800      	cmp	r0, #0
 8011ae2:	d03c      	beq.n	8011b5e <RegionEU868ChannelAdd+0xa6>
    bool drInvalid = false;
 8011ae4:	2600      	movs	r6, #0
    {
        drInvalid = true;
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8011ae6:	6823      	ldr	r3, [r4, #0]
 8011ae8:	7a18      	ldrb	r0, [r3, #8]
 8011aea:	f340 1003 	sbfx	r0, r0, #4, #4
 8011aee:	2207      	movs	r2, #7
 8011af0:	2100      	movs	r1, #0
 8011af2:	b240      	sxtb	r0, r0
 8011af4:	f7fe ffab 	bl	8010a4e <RegionCommonValueInRange>
 8011af8:	b900      	cbnz	r0, 8011afc <RegionEU868ChannelAdd+0x44>
    {
        drInvalid = true;
 8011afa:	2601      	movs	r6, #1
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8011afc:	6820      	ldr	r0, [r4, #0]
 8011afe:	7a03      	ldrb	r3, [r0, #8]
 8011b00:	f343 0203 	sbfx	r2, r3, #0, #4
 8011b04:	b252      	sxtb	r2, r2
 8011b06:	f343 1303 	sbfx	r3, r3, #4, #4
 8011b0a:	b25b      	sxtb	r3, r3
 8011b0c:	429a      	cmp	r2, r3
 8011b0e:	dd00      	ble.n	8011b12 <RegionEU868ChannelAdd+0x5a>
    {
        drInvalid = true;
 8011b10:	2601      	movs	r6, #1
    }

    // Check frequency
    if( freqInvalid == false )
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8011b12:	f10d 0107 	add.w	r1, sp, #7
 8011b16:	6800      	ldr	r0, [r0, #0]
 8011b18:	f7ff faaa 	bl	8011070 <VerifyRfFreq>
 8011b1c:	b308      	cbz	r0, 8011b62 <RegionEU868ChannelAdd+0xaa>
    bool freqInvalid = false;
 8011b1e:	2300      	movs	r3, #0
            freqInvalid = true;
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8011b20:	b106      	cbz	r6, 8011b24 <RegionEU868ChannelAdd+0x6c>
 8011b22:	bb2b      	cbnz	r3, 8011b70 <RegionEU868ChannelAdd+0xb8>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
    }
    if( drInvalid == true )
 8011b24:	bb36      	cbnz	r6, 8011b74 <RegionEU868ChannelAdd+0xbc>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
    }
    if( freqInvalid == true )
 8011b26:	bb3b      	cbnz	r3, 8011b78 <RegionEU868ChannelAdd+0xc0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8011b28:	4f14      	ldr	r7, [pc, #80]	; (8011b7c <RegionEU868ChannelAdd+0xc4>)
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	006e      	lsls	r6, r5, #1
 8011b2e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8011b32:	220c      	movs	r2, #12
 8011b34:	6821      	ldr	r1, [r4, #0]
 8011b36:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011b3a:	f001 fe84 	bl	8013846 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8011b3e:	683a      	ldr	r2, [r7, #0]
 8011b40:	442e      	add	r6, r5
 8011b42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011b46:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011b4a:	7273      	strb	r3, [r6, #9]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8011b4c:	2301      	movs	r3, #1
 8011b4e:	40ab      	lsls	r3, r5
 8011b50:	f8b2 1480 	ldrh.w	r1, [r2, #1152]	; 0x480
 8011b54:	430b      	orrs	r3, r1
 8011b56:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
    return LORAMAC_STATUS_OK;
 8011b5a:	2000      	movs	r0, #0
 8011b5c:	e006      	b.n	8011b6c <RegionEU868ChannelAdd+0xb4>
        drInvalid = true;
 8011b5e:	2601      	movs	r6, #1
 8011b60:	e7c1      	b.n	8011ae6 <RegionEU868ChannelAdd+0x2e>
            freqInvalid = true;
 8011b62:	2301      	movs	r3, #1
 8011b64:	e7dc      	b.n	8011b20 <RegionEU868ChannelAdd+0x68>
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8011b66:	2006      	movs	r0, #6
 8011b68:	e000      	b.n	8011b6c <RegionEU868ChannelAdd+0xb4>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011b6a:	2003      	movs	r0, #3
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8011b6c:	b003      	add	sp, #12
 8011b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8011b70:	2006      	movs	r0, #6
 8011b72:	e7fb      	b.n	8011b6c <RegionEU868ChannelAdd+0xb4>
        return LORAMAC_STATUS_DATARATE_INVALID;
 8011b74:	2005      	movs	r0, #5
 8011b76:	e7f9      	b.n	8011b6c <RegionEU868ChannelAdd+0xb4>
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8011b78:	2004      	movs	r0, #4
 8011b7a:	e7f7      	b.n	8011b6c <RegionEU868ChannelAdd+0xb4>
 8011b7c:	20003aa0 	.word	0x20003aa0

08011b80 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8011b80:	7801      	ldrb	r1, [r0, #0]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8011b82:	2902      	cmp	r1, #2
 8011b84:	d801      	bhi.n	8011b8a <RegionEU868ChannelsRemove+0xa>
    {
        return false;
 8011b86:	2000      	movs	r0, #0

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
#else
    return false;
#endif /* REGION_EU868 */
}
 8011b88:	4770      	bx	lr
{
 8011b8a:	b508      	push	{r3, lr}
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8011b8c:	4b09      	ldr	r3, [pc, #36]	; (8011bb4 <RegionEU868ChannelsRemove+0x34>)
 8011b8e:	6818      	ldr	r0, [r3, #0]
 8011b90:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8011b94:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8011b98:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8011b9c:	2200      	movs	r2, #0
 8011b9e:	f840 200c 	str.w	r2, [r0, ip]
 8011ba2:	605a      	str	r2, [r3, #4]
 8011ba4:	609a      	str	r2, [r3, #8]
    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8011ba6:	2210      	movs	r2, #16
 8011ba8:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 8011bac:	f7fe ff91 	bl	8010ad2 <RegionCommonChanDisable>
}
 8011bb0:	bd08      	pop	{r3, pc}
 8011bb2:	bf00      	nop
 8011bb4:	20003aa0 	.word	0x20003aa0

08011bb8 <RegionEU868ApplyCFList>:
{
 8011bb8:	b570      	push	{r4, r5, r6, lr}
 8011bba:	b086      	sub	sp, #24
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8011bbc:	2350      	movs	r3, #80	; 0x50
 8011bbe:	f88d 3014 	strb.w	r3, [sp, #20]
    if( applyCFList->Size != 16 )
 8011bc2:	7903      	ldrb	r3, [r0, #4]
 8011bc4:	2b10      	cmp	r3, #16
 8011bc6:	d136      	bne.n	8011c36 <RegionEU868ApplyCFList+0x7e>
 8011bc8:	4606      	mov	r6, r0
    if( applyCFList->Payload[15] != 0 )
 8011bca:	6803      	ldr	r3, [r0, #0]
 8011bcc:	7bdd      	ldrb	r5, [r3, #15]
 8011bce:	2d00      	cmp	r5, #0
 8011bd0:	d131      	bne.n	8011c36 <RegionEU868ApplyCFList+0x7e>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8011bd2:	2403      	movs	r4, #3
 8011bd4:	e01b      	b.n	8011c0e <RegionEU868ApplyCFList+0x56>
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8011bd6:	6832      	ldr	r2, [r6, #0]
 8011bd8:	5d53      	ldrb	r3, [r2, r5]
 8011bda:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8011bdc:	442a      	add	r2, r5
 8011bde:	7851      	ldrb	r1, [r2, #1]
 8011be0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8011be4:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8011be6:	7892      	ldrb	r2, [r2, #2]
 8011be8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011bec:	9303      	str	r3, [sp, #12]
            newChannel.Frequency *= 100;
 8011bee:	2264      	movs	r2, #100	; 0x64
 8011bf0:	fb02 f303 	mul.w	r3, r2, r3
 8011bf4:	9303      	str	r3, [sp, #12]
            newChannel.Rx1Frequency = 0;
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	9304      	str	r3, [sp, #16]
 8011bfa:	e011      	b.n	8011c20 <RegionEU868ApplyCFList+0x68>
            channelRemove.ChannelId = chanIdx;
 8011bfc:	f88d 4000 	strb.w	r4, [sp]
            RegionEU868ChannelsRemove( &channelRemove );
 8011c00:	4668      	mov	r0, sp
 8011c02:	f7ff ffbd 	bl	8011b80 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8011c06:	3503      	adds	r5, #3
 8011c08:	b2ed      	uxtb	r5, r5
 8011c0a:	3401      	adds	r4, #1
 8011c0c:	b2e4      	uxtb	r4, r4
 8011c0e:	2c0f      	cmp	r4, #15
 8011c10:	d811      	bhi.n	8011c36 <RegionEU868ApplyCFList+0x7e>
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8011c12:	2c07      	cmp	r4, #7
 8011c14:	d9df      	bls.n	8011bd6 <RegionEU868ApplyCFList+0x1e>
            newChannel.Frequency = 0;
 8011c16:	2300      	movs	r3, #0
 8011c18:	9303      	str	r3, [sp, #12]
            newChannel.DrRange.Value = 0;
 8011c1a:	f88d 3014 	strb.w	r3, [sp, #20]
            newChannel.Rx1Frequency = 0;
 8011c1e:	9304      	str	r3, [sp, #16]
        if( newChannel.Frequency != 0 )
 8011c20:	9b03      	ldr	r3, [sp, #12]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d0ea      	beq.n	8011bfc <RegionEU868ApplyCFList+0x44>
            channelAdd.NewChannel = &newChannel;
 8011c26:	ab03      	add	r3, sp, #12
 8011c28:	9301      	str	r3, [sp, #4]
            channelAdd.ChannelId = chanIdx;
 8011c2a:	f88d 4008 	strb.w	r4, [sp, #8]
            RegionEU868ChannelAdd( &channelAdd );
 8011c2e:	a801      	add	r0, sp, #4
 8011c30:	f7ff ff42 	bl	8011ab8 <RegionEU868ChannelAdd>
 8011c34:	e7e7      	b.n	8011c06 <RegionEU868ApplyCFList+0x4e>
}
 8011c36:	b006      	add	sp, #24
 8011c38:	bd70      	pop	{r4, r5, r6, pc}

08011c3a <RegionEU868NewChannelReq>:
{
 8011c3a:	b500      	push	{lr}
 8011c3c:	b085      	sub	sp, #20
    if( newChannelReq->NewChannel->Frequency == 0 )
 8011c3e:	6803      	ldr	r3, [r0, #0]
 8011c40:	681a      	ldr	r2, [r3, #0]
 8011c42:	b952      	cbnz	r2, 8011c5a <RegionEU868NewChannelReq+0x20>
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8011c44:	7903      	ldrb	r3, [r0, #4]
 8011c46:	f88d 3004 	strb.w	r3, [sp, #4]
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8011c4a:	a801      	add	r0, sp, #4
 8011c4c:	f7ff ff98 	bl	8011b80 <RegionEU868ChannelsRemove>
 8011c50:	b1d0      	cbz	r0, 8011c88 <RegionEU868NewChannelReq+0x4e>
    uint8_t status = 0x03;
 8011c52:	2003      	movs	r0, #3
}
 8011c54:	b005      	add	sp, #20
 8011c56:	f85d fb04 	ldr.w	pc, [sp], #4
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8011c5a:	9302      	str	r3, [sp, #8]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8011c5c:	7903      	ldrb	r3, [r0, #4]
 8011c5e:	f88d 300c 	strb.w	r3, [sp, #12]
        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8011c62:	a802      	add	r0, sp, #8
 8011c64:	f7ff ff28 	bl	8011ab8 <RegionEU868ChannelAdd>
 8011c68:	2806      	cmp	r0, #6
 8011c6a:	d80b      	bhi.n	8011c84 <RegionEU868NewChannelReq+0x4a>
 8011c6c:	e8df f000 	tbb	[pc, r0]
 8011c70:	0a0a0a04 	.word	0x0a0a0a04
 8011c74:	060e      	.short	0x060e
 8011c76:	08          	.byte	0x08
 8011c77:	00          	.byte	0x00
 8011c78:	2003      	movs	r0, #3
 8011c7a:	e7eb      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFD;
 8011c7c:	2001      	movs	r0, #1
                break;
 8011c7e:	e7e9      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFC;
 8011c80:	2000      	movs	r0, #0
                break;
 8011c82:	e7e7      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFC;
 8011c84:	2000      	movs	r0, #0
                break;
 8011c86:	e7e5      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>
            status &= 0xFC;
 8011c88:	2000      	movs	r0, #0
 8011c8a:	e7e3      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFE;
 8011c8c:	2002      	movs	r0, #2
 8011c8e:	e7e1      	b.n	8011c54 <RegionEU868NewChannelReq+0x1a>

08011c90 <RegionEU868SetContinuousWave>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8011c90:	b538      	push	{r3, r4, r5, lr}
 8011c92:	4604      	mov	r4, r0
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8011c94:	4b12      	ldr	r3, [pc, #72]	; (8011ce0 <RegionEU868SetContinuousWave+0x50>)
 8011c96:	681a      	ldr	r2, [r3, #0]
 8011c98:	4d12      	ldr	r5, [pc, #72]	; (8011ce4 <RegionEU868SetContinuousWave+0x54>)
 8011c9a:	6829      	ldr	r1, [r5, #0]
 8011c9c:	7803      	ldrb	r3, [r0, #0]
 8011c9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011ca2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011ca6:	7a4b      	ldrb	r3, [r1, #9]
 8011ca8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011cac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011cb0:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8011cb4:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8011cb8:	f7ff f992 	bl	8010fe0 <RegionCommonLimitTxPower>
    int8_t phyTxPower = 0;
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8011cbc:	682a      	ldr	r2, [r5, #0]
 8011cbe:	7823      	ldrb	r3, [r4, #0]
 8011cc0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011cc4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8011cc8:	68a2      	ldr	r2, [r4, #8]
 8011cca:	6861      	ldr	r1, [r4, #4]
 8011ccc:	f7ff f8a4 	bl	8010e18 <RegionCommonComputeTxPower>
 8011cd0:	4601      	mov	r1, r0

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8011cd2:	4b05      	ldr	r3, [pc, #20]	; (8011ce8 <RegionEU868SetContinuousWave+0x58>)
 8011cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011cd6:	89a2      	ldrh	r2, [r4, #12]
 8011cd8:	4628      	mov	r0, r5
 8011cda:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8011cdc:	bd38      	pop	{r3, r4, r5, pc}
 8011cde:	bf00      	nop
 8011ce0:	20003a9c 	.word	0x20003a9c
 8011ce4:	20003aa0 	.word	0x20003aa0
 8011ce8:	080171b0 	.word	0x080171b0

08011cec <RegionEU868ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8011cec:	1a88      	subs	r0, r1, r2
 8011cee:	b240      	sxtb	r0, r0

    if( datarate < 0 )
 8011cf0:	2800      	cmp	r0, #0
 8011cf2:	db01      	blt.n	8011cf8 <RegionEU868ApplyDrOffset+0xc>
    }
    return datarate;
#else
    return 0;
#endif /* REGION_EU868 */
}
 8011cf4:	b2c0      	uxtb	r0, r0
 8011cf6:	4770      	bx	lr
        datarate = DR_0;
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	e7fb      	b.n	8011cf4 <RegionEU868ApplyDrOffset+0x8>

08011cfc <VerifyRfFreq>:
    }
    return txPowerResult;
}

static bool VerifyRfFreq( uint32_t freq )
{
 8011cfc:	b510      	push	{r4, lr}
 8011cfe:	4604      	mov	r4, r0
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8011d00:	4b10      	ldr	r3, [pc, #64]	; (8011d44 <VerifyRfFreq+0x48>)
 8011d02:	6a1b      	ldr	r3, [r3, #32]
 8011d04:	4798      	blx	r3
 8011d06:	b1c8      	cbz	r0, 8011d3c <VerifyRfFreq+0x40>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8011d08:	4b0f      	ldr	r3, [pc, #60]	; (8011d48 <VerifyRfFreq+0x4c>)
 8011d0a:	4423      	add	r3, r4
 8011d0c:	4a0f      	ldr	r2, [pc, #60]	; (8011d4c <VerifyRfFreq+0x50>)
 8011d0e:	4293      	cmp	r3, r2
 8011d10:	d813      	bhi.n	8011d3a <VerifyRfFreq+0x3e>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8011d12:	f102 42df 	add.w	r2, r2, #1870659584	; 0x6f800000
 8011d16:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 8011d1a:	f202 7245 	addw	r2, r2, #1861	; 0x745
 8011d1e:	fba2 1203 	umull	r1, r2, r2, r3
 8011d22:	0c92      	lsrs	r2, r2, #18
 8011d24:	490a      	ldr	r1, [pc, #40]	; (8011d50 <VerifyRfFreq+0x54>)
 8011d26:	fb01 3212 	mls	r2, r1, r2, r3
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8011d2a:	b942      	cbnz	r2, 8011d3e <VerifyRfFreq+0x42>
    {
        return false;
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8011d2c:	4b09      	ldr	r3, [pc, #36]	; (8011d54 <VerifyRfFreq+0x58>)
 8011d2e:	4423      	add	r3, r4
 8011d30:	4a09      	ldr	r2, [pc, #36]	; (8011d58 <VerifyRfFreq+0x5c>)
 8011d32:	4293      	cmp	r3, r2
 8011d34:	d902      	bls.n	8011d3c <VerifyRfFreq+0x40>
    {
        return false;
 8011d36:	2000      	movs	r0, #0
 8011d38:	e000      	b.n	8011d3c <VerifyRfFreq+0x40>
        return false;
 8011d3a:	2000      	movs	r0, #0
    }
    return true;
}
 8011d3c:	bd10      	pop	{r4, pc}
        return false;
 8011d3e:	2000      	movs	r0, #0
 8011d40:	e7fc      	b.n	8011d3c <VerifyRfFreq+0x40>
 8011d42:	bf00      	nop
 8011d44:	080171b0 	.word	0x080171b0
 8011d48:	c8f78f60 	.word	0xc8f78f60
 8011d4c:	00401640 	.word	0x00401640
 8011d50:	000927c0 	.word	0x000927c0
 8011d54:	ca37fea0 	.word	0xca37fea0
 8011d58:	01808580 	.word	0x01808580

08011d5c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8011d5c:	b570      	push	{r4, r5, r6, lr}
 8011d5e:	b084      	sub	sp, #16
 8011d60:	460c      	mov	r4, r1
    int8_t phyDr = DataratesUS915[datarate];
 8011d62:	4b0a      	ldr	r3, [pc, #40]	; (8011d8c <GetTimeOnAir+0x30>)
 8011d64:	561e      	ldrsb	r6, [r3, r0]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8011d66:	490a      	ldr	r1, [pc, #40]	; (8011d90 <GetTimeOnAir+0x34>)
 8011d68:	f7ff f93e 	bl	8010fe8 <RegionCommonGetBandwidth>
 8011d6c:	4601      	mov	r1, r0

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8011d6e:	4b09      	ldr	r3, [pc, #36]	; (8011d94 <GetTimeOnAir+0x38>)
 8011d70:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8011d72:	2001      	movs	r0, #1
 8011d74:	9003      	str	r0, [sp, #12]
 8011d76:	b2e4      	uxtb	r4, r4
 8011d78:	9402      	str	r4, [sp, #8]
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	9201      	str	r2, [sp, #4]
 8011d7e:	2208      	movs	r2, #8
 8011d80:	9200      	str	r2, [sp, #0]
 8011d82:	4603      	mov	r3, r0
 8011d84:	4632      	mov	r2, r6
 8011d86:	47a8      	blx	r5
}
 8011d88:	b004      	add	sp, #16
 8011d8a:	bd70      	pop	{r4, r5, r6, pc}
 8011d8c:	08016bf4 	.word	0x08016bf4
 8011d90:	08016ba0 	.word	0x08016ba0
 8011d94:	080171b0 	.word	0x080171b0

08011d98 <LimitTxPower>:
{
 8011d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d9a:	4606      	mov	r6, r0
 8011d9c:	4615      	mov	r5, r2
 8011d9e:	461f      	mov	r7, r3
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8011da0:	f7ff f91e 	bl	8010fe0 <RegionCommonLimitTxPower>
    if( datarate == DR_4 )
 8011da4:	2d04      	cmp	r5, #4
 8011da6:	d105      	bne.n	8011db4 <LimitTxPower+0x1c>
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8011da8:	4634      	mov	r4, r6
 8011daa:	2e02      	cmp	r6, #2
 8011dac:	bfb8      	it	lt
 8011dae:	2402      	movlt	r4, #2
}
 8011db0:	4620      	mov	r0, r4
 8011db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011db4:	4604      	mov	r4, r0
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8011db6:	2204      	movs	r2, #4
 8011db8:	2100      	movs	r1, #0
 8011dba:	4638      	mov	r0, r7
 8011dbc:	f7fe fea5 	bl	8010b0a <RegionCommonCountChannels>
 8011dc0:	2831      	cmp	r0, #49	; 0x31
 8011dc2:	d8f5      	bhi.n	8011db0 <LimitTxPower+0x18>
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8011dc4:	4634      	mov	r4, r6
 8011dc6:	2e05      	cmp	r6, #5
 8011dc8:	bfb8      	it	lt
 8011dca:	2405      	movlt	r4, #5
 8011dcc:	e7f0      	b.n	8011db0 <LimitTxPower+0x18>
	...

08011dd0 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8011dd0:	b500      	push	{lr}
 8011dd2:	b087      	sub	sp, #28
    PhyParam_t phyParam = { 0 };
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	9304      	str	r3, [sp, #16]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8011dd8:	7803      	ldrb	r3, [r0, #0]
 8011dda:	3b01      	subs	r3, #1
 8011ddc:	2b38      	cmp	r3, #56	; 0x38
 8011dde:	d820      	bhi.n	8011e22 <RegionUS915GetPhyParam+0x52>
 8011de0:	e8df f003 	tbb	[pc, r3]
 8011de4:	1f1f1f1d 	.word	0x1f1f1f1d
 8011de8:	1f1f1f1f 	.word	0x1f1f1f1f
 8011dec:	3f3c1f1f 	.word	0x3f3c1f1f
 8011df0:	4e1f4842 	.word	0x4e1f4842
 8011df4:	5e5a5652 	.word	0x5e5a5652
 8011df8:	6f1f6662 	.word	0x6f1f6662
 8011dfc:	817b7572 	.word	0x817b7572
 8011e00:	881f1f84 	.word	0x881f1f84
 8011e04:	1f1f248b 	.word	0x1f1f248b
 8011e08:	1f1f1f1f 	.word	0x1f1f1f1f
 8011e0c:	1f1f1f1f 	.word	0x1f1f1f1f
 8011e10:	8e1f1f1f 	.word	0x8e1f1f1f
 8011e14:	1fa29f95 	.word	0x1fa29f95
 8011e18:	b2afaca5 	.word	0xb2afaca5
 8011e1c:	b8          	.byte	0xb8
 8011e1d:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8011e1e:	2308      	movs	r3, #8
 8011e20:	9304      	str	r3, [sp, #16]
            break;
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8011e22:	9804      	ldr	r0, [sp, #16]
 8011e24:	9005      	str	r0, [sp, #20]
}
 8011e26:	b007      	add	sp, #28
 8011e28:	f85d fb04 	ldr.w	pc, [sp], #4
                .CurrentDr = getPhy->Datarate,
 8011e2c:	f990 3001 	ldrsb.w	r3, [r0, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8011e30:	f88d 3004 	strb.w	r3, [sp, #4]
 8011e34:	2304      	movs	r3, #4
 8011e36:	f88d 3005 	strb.w	r3, [sp, #5]
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	f88d 3006 	strb.w	r3, [sp, #6]
 8011e40:	2348      	movs	r3, #72	; 0x48
 8011e42:	f88d 3007 	strb.w	r3, [sp, #7]
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8011e46:	4b47      	ldr	r3, [pc, #284]	; (8011f64 <RegionUS915GetPhyParam+0x194>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	f503 6290 	add.w	r2, r3, #1152	; 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8011e4e:	9202      	str	r2, [sp, #8]
 8011e50:	9303      	str	r3, [sp, #12]
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8011e52:	a801      	add	r0, sp, #4
 8011e54:	f7ff f8a5 	bl	8010fa2 <RegionCommonGetNextLowerTxDr>
 8011e58:	9004      	str	r0, [sp, #16]
            break;
 8011e5a:	e7e2      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8011e5c:	2340      	movs	r3, #64	; 0x40
 8011e5e:	9304      	str	r3, [sp, #16]
            break;
 8011e60:	e7df      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8011e62:	2320      	movs	r3, #32
 8011e64:	9304      	str	r3, [sp, #16]
            break;
 8011e66:	e7dc      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8011e68:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011e6c:	4a3e      	ldr	r2, [pc, #248]	; (8011f68 <RegionUS915GetPhyParam+0x198>)
 8011e6e:	5cd3      	ldrb	r3, [r2, r3]
 8011e70:	9304      	str	r3, [sp, #16]
            break;
 8011e72:	e7d6      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8011e74:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011e78:	4a3c      	ldr	r2, [pc, #240]	; (8011f6c <RegionUS915GetPhyParam+0x19c>)
 8011e7a:	5cd3      	ldrb	r3, [r2, r3]
 8011e7c:	9304      	str	r3, [sp, #16]
            break;
 8011e7e:	e7d0      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_MAX_RX_WINDOW;
 8011e80:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8011e84:	9304      	str	r3, [sp, #16]
            break;
 8011e86:	e7cc      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8011e88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011e8c:	9304      	str	r3, [sp, #16]
            break;
 8011e8e:	e7c8      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8011e90:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8011e94:	9304      	str	r3, [sp, #16]
            break;
 8011e96:	e7c4      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8011e98:	f241 3388 	movw	r3, #5000	; 0x1388
 8011e9c:	9304      	str	r3, [sp, #16]
            break;
 8011e9e:	e7c0      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8011ea0:	f241 7370 	movw	r3, #6000	; 0x1770
 8011ea4:	9304      	str	r3, [sp, #16]
            break;
 8011ea6:	e7bc      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8011ea8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011eac:	9304      	str	r3, [sp, #16]
            break;
 8011eae:	e7b8      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8011eb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8011eb4:	482e      	ldr	r0, [pc, #184]	; (8011f70 <RegionUS915GetPhyParam+0x1a0>)
 8011eb6:	f001 fcb9 	bl	801382c <randr>
 8011eba:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 8011ebe:	9004      	str	r0, [sp, #16]
            break;
 8011ec0:	e7af      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_RX_WND_2_FREQ;
 8011ec2:	4b2c      	ldr	r3, [pc, #176]	; (8011f74 <RegionUS915GetPhyParam+0x1a4>)
 8011ec4:	9304      	str	r3, [sp, #16]
            break;
 8011ec6:	e7ac      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_RX_WND_2_DR;
 8011ec8:	2308      	movs	r3, #8
 8011eca:	9304      	str	r3, [sp, #16]
            break;
 8011ecc:	e7a9      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8011ece:	4b25      	ldr	r3, [pc, #148]	; (8011f64 <RegionUS915GetPhyParam+0x194>)
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8011ed6:	9304      	str	r3, [sp, #16]
            break;
 8011ed8:	e7a3      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8011eda:	4b22      	ldr	r3, [pc, #136]	; (8011f64 <RegionUS915GetPhyParam+0x194>)
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	f203 438c 	addw	r3, r3, #1164	; 0x48c
 8011ee2:	9304      	str	r3, [sp, #16]
            break;
 8011ee4:	e79d      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8011ee6:	2348      	movs	r3, #72	; 0x48
 8011ee8:	9304      	str	r3, [sp, #16]
            break;
 8011eea:	e79a      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Channels = RegionNvmGroup2->Channels;
 8011eec:	4b1d      	ldr	r3, [pc, #116]	; (8011f64 <RegionUS915GetPhyParam+0x194>)
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	9304      	str	r3, [sp, #16]
            break;
 8011ef2:	e796      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8011ef4:	4b20      	ldr	r3, [pc, #128]	; (8011f78 <RegionUS915GetPhyParam+0x1a8>)
 8011ef6:	9304      	str	r3, [sp, #16]
            break;
 8011ef8:	e793      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.fValue = 0;
 8011efa:	2300      	movs	r3, #0
 8011efc:	9304      	str	r3, [sp, #16]
            break;
 8011efe:	e790      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8011f00:	4a1e      	ldr	r2, [pc, #120]	; (8011f7c <RegionUS915GetPhyParam+0x1ac>)
 8011f02:	491c      	ldr	r1, [pc, #112]	; (8011f74 <RegionUS915GetPhyParam+0x1a4>)
 8011f04:	7900      	ldrb	r0, [r0, #4]
 8011f06:	f7fe fcd3 	bl	80108b0 <RegionBaseUSCalcDownlinkFrequency>
 8011f0a:	9004      	str	r0, [sp, #16]
            break;
 8011f0c:	e789      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8011f0e:	2317      	movs	r3, #23
 8011f10:	f88d 3010 	strb.w	r3, [sp, #16]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8011f14:	2305      	movs	r3, #5
 8011f16:	f88d 3011 	strb.w	r3, [sp, #17]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8011f1a:	2303      	movs	r3, #3
 8011f1c:	f88d 3012 	strb.w	r3, [sp, #18]
            break;
 8011f20:	e77f      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8011f22:	2308      	movs	r3, #8
 8011f24:	9304      	str	r3, [sp, #16]
            break;
 8011f26:	e77c      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8011f28:	2308      	movs	r3, #8
 8011f2a:	9304      	str	r3, [sp, #16]
            break;
 8011f2c:	e779      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8011f2e:	4a13      	ldr	r2, [pc, #76]	; (8011f7c <RegionUS915GetPhyParam+0x1ac>)
 8011f30:	4910      	ldr	r1, [pc, #64]	; (8011f74 <RegionUS915GetPhyParam+0x1a4>)
 8011f32:	7900      	ldrb	r0, [r0, #4]
 8011f34:	f7fe fcbc 	bl	80108b0 <RegionBaseUSCalcDownlinkFrequency>
 8011f38:	9004      	str	r0, [sp, #16]
            break;
 8011f3a:	e772      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8011f3c:	2308      	movs	r3, #8
 8011f3e:	9304      	str	r3, [sp, #16]
            break;
 8011f40:	e76f      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8011f42:	2308      	movs	r3, #8
 8011f44:	9304      	str	r3, [sp, #16]
            break;
 8011f46:	e76c      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8011f48:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8011f4c:	4a0c      	ldr	r2, [pc, #48]	; (8011f80 <RegionUS915GetPhyParam+0x1b0>)
 8011f4e:	5cd3      	ldrb	r3, [r2, r3]
 8011f50:	9304      	str	r3, [sp, #16]
            break;
 8011f52:	e766      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8011f54:	490b      	ldr	r1, [pc, #44]	; (8011f84 <RegionUS915GetPhyParam+0x1b4>)
 8011f56:	f990 0001 	ldrsb.w	r0, [r0, #1]
 8011f5a:	f7ff f845 	bl	8010fe8 <RegionCommonGetBandwidth>
 8011f5e:	9004      	str	r0, [sp, #16]
            break;
 8011f60:	e75f      	b.n	8011e22 <RegionUS915GetPhyParam+0x52>
 8011f62:	bf00      	nop
 8011f64:	20003aa8 	.word	0x20003aa8
 8011f68:	08016c14 	.word	0x08016c14
 8011f6c:	08016c04 	.word	0x08016c04
 8011f70:	fffffc18 	.word	0xfffffc18
 8011f74:	370870a0 	.word	0x370870a0
 8011f78:	4200999a 	.word	0x4200999a
 8011f7c:	000927c0 	.word	0x000927c0
 8011f80:	08016bf4 	.word	0x08016bf4
 8011f84:	08016ba0 	.word	0x08016ba0

08011f88 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8011f88:	b510      	push	{r4, lr}
 8011f8a:	b082      	sub	sp, #8
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8011f8c:	4b0b      	ldr	r3, [pc, #44]	; (8011fbc <RegionUS915SetBandTxDone+0x34>)
 8011f8e:	681c      	ldr	r4, [r3, #0]
 8011f90:	4b0b      	ldr	r3, [pc, #44]	; (8011fc0 <RegionUS915SetBandTxDone+0x38>)
 8011f92:	681a      	ldr	r2, [r3, #0]
 8011f94:	7803      	ldrb	r3, [r0, #0]
 8011f96:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011f9a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011f9e:	7a5b      	ldrb	r3, [r3, #9]
 8011fa0:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8011fa4:	6903      	ldr	r3, [r0, #16]
 8011fa6:	9300      	str	r3, [sp, #0]
 8011fa8:	68c3      	ldr	r3, [r0, #12]
 8011faa:	7842      	ldrb	r2, [r0, #1]
 8011fac:	6881      	ldr	r1, [r0, #8]
 8011fae:	eb04 00cc 	add.w	r0, r4, ip, lsl #3
 8011fb2:	f7fe fdcf 	bl	8010b54 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8011fb6:	b002      	add	sp, #8
 8011fb8:	bd10      	pop	{r4, pc}
 8011fba:	bf00      	nop
 8011fbc:	20003aa4 	.word	0x20003aa4
 8011fc0:	20003aa8 	.word	0x20003aa8

08011fc4 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8011fc4:	b510      	push	{r4, lr}
 8011fc6:	b086      	sub	sp, #24
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8011fc8:	2301      	movs	r3, #1
 8011fca:	f8ad 3000 	strh.w	r3, [sp]
 8011fce:	2300      	movs	r3, #0
 8011fd0:	f88d 3002 	strb.w	r3, [sp, #2]
 8011fd4:	9301      	str	r3, [sp, #4]
 8011fd6:	9302      	str	r3, [sp, #8]
 8011fd8:	9303      	str	r3, [sp, #12]
 8011fda:	9304      	str	r3, [sp, #16]
 8011fdc:	f88d 3014 	strb.w	r3, [sp, #20]
    {
       US915_BAND0
    };

    switch( params->Type )
 8011fe0:	7a04      	ldrb	r4, [r0, #8]
 8011fe2:	b17c      	cbz	r4, 8012004 <RegionUS915InitDefaults+0x40>
 8011fe4:	3c01      	subs	r4, #1
 8011fe6:	b2e4      	uxtb	r4, r4
 8011fe8:	2c01      	cmp	r4, #1
 8011fea:	f200 8082 	bhi.w	80120f2 <RegionUS915InitDefaults+0x12e>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8011fee:	4b42      	ldr	r3, [pc, #264]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 8011ff0:	6818      	ldr	r0, [r3, #0]
 8011ff2:	2206      	movs	r2, #6
 8011ff4:	f200 418c 	addw	r1, r0, #1164	; 0x48c
 8011ff8:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 8011ffc:	f7fe fd9b 	bl	8010b36 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8012000:	2300      	movs	r3, #0
 8012002:	e074      	b.n	80120ee <RegionUS915InitDefaults+0x12a>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8012004:	6803      	ldr	r3, [r0, #0]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d073      	beq.n	80120f2 <RegionUS915InitDefaults+0x12e>
 801200a:	6842      	ldr	r2, [r0, #4]
 801200c:	2a00      	cmp	r2, #0
 801200e:	d070      	beq.n	80120f2 <RegionUS915InitDefaults+0x12e>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8012010:	493a      	ldr	r1, [pc, #232]	; (80120fc <RegionUS915InitDefaults+0x138>)
 8012012:	600b      	str	r3, [r1, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8012014:	4938      	ldr	r1, [pc, #224]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 8012016:	600a      	str	r2, [r1, #0]
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8012018:	2200      	movs	r2, #0
 801201a:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801201e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8012022:	2218      	movs	r2, #24
 8012024:	4669      	mov	r1, sp
 8012026:	4618      	mov	r0, r3
 8012028:	f001 fc0d 	bl	8013846 <memcpy1>
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801202c:	e011      	b.n	8012052 <RegionUS915InitDefaults+0x8e>
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801202e:	4b32      	ldr	r3, [pc, #200]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	4933      	ldr	r1, [pc, #204]	; (8012100 <RegionUS915InitDefaults+0x13c>)
 8012034:	4a33      	ldr	r2, [pc, #204]	; (8012104 <RegionUS915InitDefaults+0x140>)
 8012036:	fb01 2204 	mla	r2, r1, r4, r2
 801203a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 801203e:	eb03 0081 	add.w	r0, r3, r1, lsl #2
 8012042:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8012046:	2230      	movs	r2, #48	; 0x30
 8012048:	7202      	strb	r2, [r0, #8]
                RegionNvmGroup2->Channels[i].Band = 0;
 801204a:	2200      	movs	r2, #0
 801204c:	7242      	strb	r2, [r0, #9]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801204e:	3401      	adds	r4, #1
 8012050:	b2e4      	uxtb	r4, r4
 8012052:	2c3f      	cmp	r4, #63	; 0x3f
 8012054:	d9eb      	bls.n	801202e <RegionUS915InitDefaults+0x6a>
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8012056:	2340      	movs	r3, #64	; 0x40
 8012058:	2b47      	cmp	r3, #71	; 0x47
 801205a:	d814      	bhi.n	8012086 <RegionUS915InitDefaults+0xc2>
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801205c:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
 8012060:	4a25      	ldr	r2, [pc, #148]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 8012062:	6812      	ldr	r2, [r2, #0]
 8012064:	4c28      	ldr	r4, [pc, #160]	; (8012108 <RegionUS915InitDefaults+0x144>)
 8012066:	4929      	ldr	r1, [pc, #164]	; (801210c <RegionUS915InitDefaults+0x148>)
 8012068:	fb04 1100 	mla	r1, r4, r0, r1
 801206c:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8012070:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 8012074:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8012078:	2144      	movs	r1, #68	; 0x44
 801207a:	7221      	strb	r1, [r4, #8]
                RegionNvmGroup2->Channels[i].Band = 0;
 801207c:	2100      	movs	r1, #0
 801207e:	7261      	strb	r1, [r4, #9]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8012080:	3301      	adds	r3, #1
 8012082:	b2db      	uxtb	r3, r3
 8012084:	e7e8      	b.n	8012058 <RegionUS915InitDefaults+0x94>
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8012086:	4c1c      	ldr	r4, [pc, #112]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 8012088:	6820      	ldr	r0, [r4, #0]
 801208a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801208e:	f8a0 348c 	strh.w	r3, [r0, #1164]	; 0x48c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8012092:	f8a0 348e 	strh.w	r3, [r0, #1166]	; 0x48e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8012096:	f8a0 3490 	strh.w	r3, [r0, #1168]	; 0x490
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801209a:	f8a0 3492 	strh.w	r3, [r0, #1170]	; 0x492
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801209e:	23ff      	movs	r3, #255	; 0xff
 80120a0:	f8a0 3494 	strh.w	r3, [r0, #1172]	; 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80120a4:	2300      	movs	r3, #0
 80120a6:	f8a0 3496 	strh.w	r3, [r0, #1174]	; 0x496
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80120aa:	2206      	movs	r2, #6
 80120ac:	f200 418c 	addw	r1, r0, #1164	; 0x48c
 80120b0:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 80120b4:	f7fe fd3f 	bl	8010b36 <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80120b8:	4b10      	ldr	r3, [pc, #64]	; (80120fc <RegionUS915InitDefaults+0x138>)
 80120ba:	6818      	ldr	r0, [r3, #0]
 80120bc:	6821      	ldr	r1, [r4, #0]
 80120be:	2206      	movs	r2, #6
 80120c0:	f501 6190 	add.w	r1, r1, #1152	; 0x480
 80120c4:	3090      	adds	r0, #144	; 0x90
 80120c6:	f7fe fd36 	bl	8010b36 <RegionCommonChanMaskCopy>
            break;
 80120ca:	e012      	b.n	80120f2 <RegionUS915InitDefaults+0x12e>
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            for( uint8_t i = 0; i < 6; i++ )
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80120cc:	4a0b      	ldr	r2, [pc, #44]	; (80120fc <RegionUS915InitDefaults+0x138>)
 80120ce:	6811      	ldr	r1, [r2, #0]
 80120d0:	4a09      	ldr	r2, [pc, #36]	; (80120f8 <RegionUS915InitDefaults+0x134>)
 80120d2:	6812      	ldr	r2, [r2, #0]
 80120d4:	f503 7010 	add.w	r0, r3, #576	; 0x240
 80120d8:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80120dc:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80120e0:	f831 4010 	ldrh.w	r4, [r1, r0, lsl #1]
 80120e4:	4022      	ands	r2, r4
 80120e6:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80120ea:	3301      	adds	r3, #1
 80120ec:	b2db      	uxtb	r3, r3
 80120ee:	2b05      	cmp	r3, #5
 80120f0:	d9ec      	bls.n	80120cc <RegionUS915InitDefaults+0x108>
        {
            break;
        }
    }
#endif /* REGION_US915 */
}
 80120f2:	b006      	add	sp, #24
 80120f4:	bd10      	pop	{r4, pc}
 80120f6:	bf00      	nop
 80120f8:	20003aa8 	.word	0x20003aa8
 80120fc:	20003aa4 	.word	0x20003aa4
 8012100:	00030d40 	.word	0x00030d40
 8012104:	35c80160 	.word	0x35c80160
 8012108:	00186a00 	.word	0x00186a00
 801210c:	35d2afc0 	.word	0x35d2afc0

08012110 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8012110:	b508      	push	{r3, lr}
#if defined( REGION_US915 )
    switch( phyAttribute )
 8012112:	290a      	cmp	r1, #10
 8012114:	d829      	bhi.n	801216a <RegionUS915Verify+0x5a>
 8012116:	e8df f001 	tbb	[pc, r1]
 801211a:	2806      	.short	0x2806
 801211c:	0a282828 	.word	0x0a282828
 8012120:	1e28140a 	.word	0x1e28140a
 8012124:	1e          	.byte	0x1e
 8012125:	00          	.byte	0x00
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8012126:	6800      	ldr	r0, [r0, #0]
 8012128:	f7ff fde8 	bl	8011cfc <VerifyRfFreq>
 801212c:	e01e      	b.n	801216c <RegionUS915Verify+0x5c>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801212e:	2204      	movs	r2, #4
 8012130:	2100      	movs	r1, #0
 8012132:	f990 0000 	ldrsb.w	r0, [r0]
 8012136:	f7fe fc8a 	bl	8010a4e <RegionCommonValueInRange>
 801213a:	3800      	subs	r0, #0
 801213c:	bf18      	it	ne
 801213e:	2001      	movne	r0, #1
 8012140:	e014      	b.n	801216c <RegionUS915Verify+0x5c>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8012142:	220d      	movs	r2, #13
 8012144:	2108      	movs	r1, #8
 8012146:	f990 0000 	ldrsb.w	r0, [r0]
 801214a:	f7fe fc80 	bl	8010a4e <RegionCommonValueInRange>
 801214e:	3800      	subs	r0, #0
 8012150:	bf18      	it	ne
 8012152:	2001      	movne	r0, #1
 8012154:	e00a      	b.n	801216c <RegionUS915Verify+0x5c>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8012156:	220e      	movs	r2, #14
 8012158:	2100      	movs	r1, #0
 801215a:	f990 0000 	ldrsb.w	r0, [r0]
 801215e:	f7fe fc76 	bl	8010a4e <RegionCommonValueInRange>
 8012162:	3800      	subs	r0, #0
 8012164:	bf18      	it	ne
 8012166:	2001      	movne	r0, #1
 8012168:	e000      	b.n	801216c <RegionUS915Verify+0x5c>
    switch( phyAttribute )
 801216a:	2000      	movs	r0, #0
            return false;
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801216c:	bd08      	pop	{r3, pc}
	...

08012170 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8012170:	7903      	ldrb	r3, [r0, #4]
 8012172:	2b10      	cmp	r3, #16
 8012174:	d138      	bne.n	80121e8 <RegionUS915ApplyCFList+0x78>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8012176:	6803      	ldr	r3, [r0, #0]
 8012178:	7bdb      	ldrb	r3, [r3, #15]
 801217a:	2b01      	cmp	r3, #1
 801217c:	d134      	bne.n	80121e8 <RegionUS915ApplyCFList+0x78>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801217e:	2200      	movs	r2, #0
 8012180:	4613      	mov	r3, r2
 8012182:	2a04      	cmp	r2, #4
 8012184:	d82f      	bhi.n	80121e6 <RegionUS915ApplyCFList+0x76>
{
 8012186:	b530      	push	{r4, r5, lr}
 8012188:	e012      	b.n	80121b0 <RegionUS915ApplyCFList+0x40>
        if( chMaskItr == 4 )
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801218a:	4d18      	ldr	r5, [pc, #96]	; (80121ec <RegionUS915ApplyCFList+0x7c>)
 801218c:	682d      	ldr	r5, [r5, #0]
 801218e:	f501 7c10 	add.w	ip, r1, #576	; 0x240
 8012192:	f834 401c 	ldrh.w	r4, [r4, ip, lsl #1]
 8012196:	3148      	adds	r1, #72	; 0x48
 8012198:	f835 c011 	ldrh.w	ip, [r5, r1, lsl #1]
 801219c:	ea04 040c 	and.w	r4, r4, ip
 80121a0:	f825 4011 	strh.w	r4, [r5, r1, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80121a4:	3301      	adds	r3, #1
 80121a6:	b2db      	uxtb	r3, r3
 80121a8:	3202      	adds	r2, #2
 80121aa:	b2d2      	uxtb	r2, r2
 80121ac:	2b04      	cmp	r3, #4
 80121ae:	d819      	bhi.n	80121e4 <RegionUS915ApplyCFList+0x74>
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80121b0:	6805      	ldr	r5, [r0, #0]
 80121b2:	490f      	ldr	r1, [pc, #60]	; (80121f0 <RegionUS915ApplyCFList+0x80>)
 80121b4:	680c      	ldr	r4, [r1, #0]
 80121b6:	4619      	mov	r1, r3
 80121b8:	f815 c002 	ldrb.w	ip, [r5, r2]
 80121bc:	f503 7510 	add.w	r5, r3, #576	; 0x240
 80121c0:	f824 c015 	strh.w	ip, [r4, r5, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80121c4:	f8d0 e000 	ldr.w	lr, [r0]
 80121c8:	4496      	add	lr, r2
 80121ca:	f89e e001 	ldrb.w	lr, [lr, #1]
 80121ce:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
 80121d2:	f824 c015 	strh.w	ip, [r4, r5, lsl #1]
        if( chMaskItr == 4 )
 80121d6:	2b04      	cmp	r3, #4
 80121d8:	d1d7      	bne.n	801218a <RegionUS915ApplyCFList+0x1a>
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80121da:	fa5f fc8c 	uxtb.w	ip, ip
 80121de:	f824 c015 	strh.w	ip, [r4, r5, lsl #1]
 80121e2:	e7d2      	b.n	801218a <RegionUS915ApplyCFList+0x1a>
    }
#endif /* REGION_US915 */
}
 80121e4:	bd30      	pop	{r4, r5, pc}
 80121e6:	4770      	bx	lr
 80121e8:	4770      	bx	lr
 80121ea:	bf00      	nop
 80121ec:	20003aa4 	.word	0x20003aa4
 80121f0:	20003aa8 	.word	0x20003aa8

080121f4 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80121f4:	b570      	push	{r4, r5, r6, lr}
 80121f6:	4605      	mov	r5, r0
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 80121f8:	2204      	movs	r2, #4
 80121fa:	2100      	movs	r1, #0
 80121fc:	6800      	ldr	r0, [r0, #0]
 80121fe:	f7fe fc84 	bl	8010b0a <RegionCommonCountChannels>

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8012202:	2801      	cmp	r0, #1
 8012204:	d033      	beq.n	801226e <RegionUS915ChanMaskSet+0x7a>
        ( nbChannels > 0 ) )
    {
        return false;
    }

    switch( chanMaskSet->ChannelsMaskType )
 8012206:	792c      	ldrb	r4, [r5, #4]
 8012208:	b11c      	cbz	r4, 8012212 <RegionUS915ChanMaskSet+0x1e>
 801220a:	2c01      	cmp	r4, #1
 801220c:	d025      	beq.n	801225a <RegionUS915ChanMaskSet+0x66>
 801220e:	2000      	movs	r0, #0
    }
    return true;
#else
    return false;
#endif /* REGION_US915 */
}
 8012210:	bd70      	pop	{r4, r5, r6, pc}
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8012212:	4e18      	ldr	r6, [pc, #96]	; (8012274 <RegionUS915ChanMaskSet+0x80>)
 8012214:	6830      	ldr	r0, [r6, #0]
 8012216:	2206      	movs	r2, #6
 8012218:	6829      	ldr	r1, [r5, #0]
 801221a:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 801221e:	f7fe fc8a 	bl	8010b36 <RegionCommonChanMaskCopy>
            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8012222:	6835      	ldr	r5, [r6, #0]
 8012224:	f895 3494 	ldrb.w	r3, [r5, #1172]	; 0x494
 8012228:	f8a5 3494 	strh.w	r3, [r5, #1172]	; 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801222c:	2300      	movs	r3, #0
 801222e:	f8a5 3496 	strh.w	r3, [r5, #1174]	; 0x496
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8012232:	e00e      	b.n	8012252 <RegionUS915ChanMaskSet+0x5e>
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8012234:	4b10      	ldr	r3, [pc, #64]	; (8012278 <RegionUS915ChanMaskSet+0x84>)
 8012236:	681a      	ldr	r2, [r3, #0]
 8012238:	f504 7310 	add.w	r3, r4, #576	; 0x240
 801223c:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
 8012240:	f104 0148 	add.w	r1, r4, #72	; 0x48
 8012244:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
 8012248:	4003      	ands	r3, r0
 801224a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801224e:	3401      	adds	r4, #1
 8012250:	b2e4      	uxtb	r4, r4
 8012252:	2c05      	cmp	r4, #5
 8012254:	d9ee      	bls.n	8012234 <RegionUS915ChanMaskSet+0x40>
    return true;
 8012256:	2001      	movs	r0, #1
 8012258:	e7da      	b.n	8012210 <RegionUS915ChanMaskSet+0x1c>
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801225a:	4b06      	ldr	r3, [pc, #24]	; (8012274 <RegionUS915ChanMaskSet+0x80>)
 801225c:	6818      	ldr	r0, [r3, #0]
 801225e:	2206      	movs	r2, #6
 8012260:	6829      	ldr	r1, [r5, #0]
 8012262:	f200 408c 	addw	r0, r0, #1164	; 0x48c
 8012266:	f7fe fc66 	bl	8010b36 <RegionCommonChanMaskCopy>
    return true;
 801226a:	2001      	movs	r0, #1
            break;
 801226c:	e7d0      	b.n	8012210 <RegionUS915ChanMaskSet+0x1c>
        return false;
 801226e:	2000      	movs	r0, #0
 8012270:	e7ce      	b.n	8012210 <RegionUS915ChanMaskSet+0x1c>
 8012272:	bf00      	nop
 8012274:	20003aa8 	.word	0x20003aa8
 8012278:	20003aa4 	.word	0x20003aa4

0801227c <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801227c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801227e:	b083      	sub	sp, #12
 8012280:	460e      	mov	r6, r1
 8012282:	4617      	mov	r7, r2
 8012284:	461c      	mov	r4, r3
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8012286:	280d      	cmp	r0, #13
 8012288:	bfa8      	it	ge
 801228a:	200d      	movge	r0, #13
 801228c:	7058      	strb	r0, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801228e:	4d0f      	ldr	r5, [pc, #60]	; (80122cc <RegionUS915ComputeRxWindowParameters+0x50>)
 8012290:	4629      	mov	r1, r5
 8012292:	f7fe fea9 	bl	8010fe8 <RegionCommonGetBandwidth>
 8012296:	70a0      	strb	r0, [r4, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8012298:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801229c:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80122a0:	4a0b      	ldr	r2, [pc, #44]	; (80122d0 <RegionUS915ComputeRxWindowParameters+0x54>)
 80122a2:	5cd0      	ldrb	r0, [r2, r3]
 80122a4:	f7fe fd6e 	bl	8010d84 <RegionCommonComputeSymbolTimeLoRa>
 80122a8:	4605      	mov	r5, r0

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80122aa:	4b0a      	ldr	r3, [pc, #40]	; (80122d4 <RegionUS915ComputeRxWindowParameters+0x58>)
 80122ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80122ae:	4798      	blx	r3
 80122b0:	4603      	mov	r3, r0
 80122b2:	f104 020c 	add.w	r2, r4, #12
 80122b6:	9201      	str	r2, [sp, #4]
 80122b8:	3408      	adds	r4, #8
 80122ba:	9400      	str	r4, [sp, #0]
 80122bc:	463a      	mov	r2, r7
 80122be:	4631      	mov	r1, r6
 80122c0:	4628      	mov	r0, r5
 80122c2:	f7fe fd6d 	bl	8010da0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 80122c6:	b003      	add	sp, #12
 80122c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122ca:	bf00      	nop
 80122cc:	08016ba0 	.word	0x08016ba0
 80122d0:	08016bf4 	.word	0x08016bf4
 80122d4:	080171b0 	.word	0x080171b0

080122d8 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80122d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80122dc:	b08b      	sub	sp, #44	; 0x2c
 80122de:	4604      	mov	r4, r0
 80122e0:	460d      	mov	r5, r1
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 80122e2:	f990 6001 	ldrsb.w	r6, [r0, #1]
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;
 80122e6:	6847      	ldr	r7, [r0, #4]

    if( Radio.GetStatus( ) != RF_IDLE )
 80122e8:	4b22      	ldr	r3, [pc, #136]	; (8012374 <RegionUS915RxConfig+0x9c>)
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	4798      	blx	r3
 80122ee:	2800      	cmp	r0, #0
 80122f0:	d13d      	bne.n	801236e <RegionUS915RxConfig+0x96>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80122f2:	7ce3      	ldrb	r3, [r4, #19]
 80122f4:	b933      	cbnz	r3, 8012304 <RegionUS915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 80122f6:	7823      	ldrb	r3, [r4, #0]
 80122f8:	f003 0307 	and.w	r3, r3, #7
 80122fc:	4a1e      	ldr	r2, [pc, #120]	; (8012378 <RegionUS915RxConfig+0xa0>)
 80122fe:	4f1f      	ldr	r7, [pc, #124]	; (801237c <RegionUS915RxConfig+0xa4>)
 8012300:	fb02 7703 	mla	r7, r2, r3, r7
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8012304:	4b1e      	ldr	r3, [pc, #120]	; (8012380 <RegionUS915RxConfig+0xa8>)
 8012306:	f913 9006 	ldrsb.w	r9, [r3, r6]

    Radio.SetChannel( frequency );
 801230a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8012374 <RegionUS915RxConfig+0x9c>
 801230e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012312:	4638      	mov	r0, r7
 8012314:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8012316:	f8d8 8018 	ldr.w	r8, [r8, #24]
 801231a:	7ca3      	ldrb	r3, [r4, #18]
 801231c:	9309      	str	r3, [sp, #36]	; 0x24
 801231e:	2001      	movs	r0, #1
 8012320:	9008      	str	r0, [sp, #32]
 8012322:	2200      	movs	r2, #0
 8012324:	9207      	str	r2, [sp, #28]
 8012326:	9206      	str	r2, [sp, #24]
 8012328:	9205      	str	r2, [sp, #20]
 801232a:	9204      	str	r2, [sp, #16]
 801232c:	9203      	str	r2, [sp, #12]
 801232e:	8923      	ldrh	r3, [r4, #8]
 8012330:	9302      	str	r3, [sp, #8]
 8012332:	2308      	movs	r3, #8
 8012334:	9301      	str	r3, [sp, #4]
 8012336:	9200      	str	r2, [sp, #0]
 8012338:	4603      	mov	r3, r0
 801233a:	464a      	mov	r2, r9
 801233c:	78a1      	ldrb	r1, [r4, #2]
 801233e:	47c0      	blx	r8

    if( rxConfig->RepeaterSupport == true )
 8012340:	7c63      	ldrb	r3, [r4, #17]
 8012342:	b18b      	cbz	r3, 8012368 <RegionUS915RxConfig+0x90>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8012344:	4b0f      	ldr	r3, [pc, #60]	; (8012384 <RegionUS915RxConfig+0xac>)
 8012346:	5d99      	ldrb	r1, [r3, r6]
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8012348:	4b0a      	ldr	r3, [pc, #40]	; (8012374 <RegionUS915RxConfig+0x9c>)
 801234a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801234c:	310d      	adds	r1, #13
 801234e:	b2c9      	uxtb	r1, r1
 8012350:	2001      	movs	r0, #1
 8012352:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8012354:	4632      	mov	r2, r6
 8012356:	4639      	mov	r1, r7
 8012358:	7ce0      	ldrb	r0, [r4, #19]
 801235a:	f7fe fe57 	bl	801100c <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801235e:	702e      	strb	r6, [r5, #0]
    return true;
 8012360:	2001      	movs	r0, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8012362:	b00b      	add	sp, #44	; 0x2c
 8012364:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8012368:	4b07      	ldr	r3, [pc, #28]	; (8012388 <RegionUS915RxConfig+0xb0>)
 801236a:	5d99      	ldrb	r1, [r3, r6]
 801236c:	e7ec      	b.n	8012348 <RegionUS915RxConfig+0x70>
        return false;
 801236e:	2000      	movs	r0, #0
 8012370:	e7f7      	b.n	8012362 <RegionUS915RxConfig+0x8a>
 8012372:	bf00      	nop
 8012374:	080171b0 	.word	0x080171b0
 8012378:	000927c0 	.word	0x000927c0
 801237c:	370870a0 	.word	0x370870a0
 8012380:	08016bf4 	.word	0x08016bf4
 8012384:	08016c04 	.word	0x08016c04
 8012388:	08016c14 	.word	0x08016c14

0801238c <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801238c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012390:	b08d      	sub	sp, #52	; 0x34
 8012392:	4604      	mov	r4, r0
 8012394:	468b      	mov	fp, r1
 8012396:	4617      	mov	r7, r2
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8012398:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801239c:	4b32      	ldr	r3, [pc, #200]	; (8012468 <RegionUS915TxConfig+0xdc>)
 801239e:	f913 a002 	ldrsb.w	sl, [r3, r2]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 80123a2:	4b32      	ldr	r3, [pc, #200]	; (801246c <RegionUS915TxConfig+0xe0>)
 80123a4:	6818      	ldr	r0, [r3, #0]
 80123a6:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8012470 <RegionUS915TxConfig+0xe4>
 80123aa:	f8d9 3000 	ldr.w	r3, [r9]
 80123ae:	7821      	ldrb	r1, [r4, #0]
 80123b0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80123b4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80123b8:	7a49      	ldrb	r1, [r1, #9]
 80123ba:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80123be:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80123c2:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80123c6:	f991 1002 	ldrsb.w	r1, [r1, #2]
 80123ca:	f994 0002 	ldrsb.w	r0, [r4, #2]
 80123ce:	f7ff fce3 	bl	8011d98 <LimitTxPower>
 80123d2:	4606      	mov	r6, r0
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 80123d4:	4927      	ldr	r1, [pc, #156]	; (8012474 <RegionUS915TxConfig+0xe8>)
 80123d6:	f994 0001 	ldrsb.w	r0, [r4, #1]
 80123da:	f7fe fe05 	bl	8010fe8 <RegionCommonGetBandwidth>
 80123de:	900a      	str	r0, [sp, #40]	; 0x28
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80123e0:	2200      	movs	r2, #0
 80123e2:	4925      	ldr	r1, [pc, #148]	; (8012478 <RegionUS915TxConfig+0xec>)
 80123e4:	4630      	mov	r0, r6
 80123e6:	f7fe fd17 	bl	8010e18 <RegionCommonComputeTxPower>
 80123ea:	900b      	str	r0, [sp, #44]	; 0x2c

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80123ec:	f8df 808c 	ldr.w	r8, [pc, #140]	; 801247c <RegionUS915TxConfig+0xf0>
 80123f0:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80123f4:	f8d9 1000 	ldr.w	r1, [r9]
 80123f8:	7823      	ldrb	r3, [r4, #0]
 80123fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80123fe:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8012402:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8012404:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8012408:	9308      	str	r3, [sp, #32]
 801240a:	2200      	movs	r2, #0
 801240c:	9207      	str	r2, [sp, #28]
 801240e:	9206      	str	r2, [sp, #24]
 8012410:	9205      	str	r2, [sp, #20]
 8012412:	2501      	movs	r5, #1
 8012414:	9504      	str	r5, [sp, #16]
 8012416:	9203      	str	r2, [sp, #12]
 8012418:	2308      	movs	r3, #8
 801241a:	9302      	str	r3, [sp, #8]
 801241c:	9501      	str	r5, [sp, #4]
 801241e:	f8cd a000 	str.w	sl, [sp]
 8012422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012424:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012426:	4628      	mov	r0, r5
 8012428:	f8d8 c01c 	ldr.w	ip, [r8, #28]
 801242c:	47e0      	blx	ip
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801242e:	f8d9 2000 	ldr.w	r2, [r9]
 8012432:	7823      	ldrb	r3, [r4, #0]
 8012434:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012438:	f994 1001 	ldrsb.w	r1, [r4, #1]
 801243c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012440:	f7fe fe06 	bl	8011050 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8012444:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8012448:	7b21      	ldrb	r1, [r4, #12]
 801244a:	4628      	mov	r0, r5
 801244c:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801244e:	89a1      	ldrh	r1, [r4, #12]
 8012450:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8012454:	f7ff fc82 	bl	8011d5c <GetTimeOnAir>
 8012458:	6038      	str	r0, [r7, #0]

    *txPower = txPowerLimited;
 801245a:	f88b 6000 	strb.w	r6, [fp]
    return true;
#else
    return false;
#endif /* REGION_US915 */
}
 801245e:	4628      	mov	r0, r5
 8012460:	b00d      	add	sp, #52	; 0x34
 8012462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012466:	bf00      	nop
 8012468:	08016bf4 	.word	0x08016bf4
 801246c:	20003aa4 	.word	0x20003aa4
 8012470:	20003aa8 	.word	0x20003aa8
 8012474:	08016ba0 	.word	0x08016ba0
 8012478:	41f00000 	.word	0x41f00000
 801247c:	080171b0 	.word	0x080171b0

08012480 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8012480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012484:	b091      	sub	sp, #68	; 0x44
 8012486:	4605      	mov	r5, r0
 8012488:	4688      	mov	r8, r1
 801248a:	4617      	mov	r7, r2
 801248c:	461e      	mov	r6, r3
    uint8_t status = 0x07;
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801248e:	2400      	movs	r4, #0
 8012490:	940e      	str	r4, [sp, #56]	; 0x38
 8012492:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
 8012496:	940b      	str	r4, [sp, #44]	; 0x2c
 8012498:	940c      	str	r4, [sp, #48]	; 0x30
 801249a:	940d      	str	r4, [sp, #52]	; 0x34
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801249c:	4ba1      	ldr	r3, [pc, #644]	; (8012724 <RegionUS915LinkAdrReq+0x2a4>)
 801249e:	6819      	ldr	r1, [r3, #0]
 80124a0:	2206      	movs	r2, #6
 80124a2:	f501 6190 	add.w	r1, r1, #1152	; 0x480
 80124a6:	a80b      	add	r0, sp, #44	; 0x2c
 80124a8:	f7fe fb45 	bl	8010b36 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80124ac:	e00d      	b.n	80124ca <RegionUS915LinkAdrReq+0x4a>
        status = 0x07;

        if( linkAdrParams.ChMaskCtrl == 6 )
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 80124ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80124b2:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
            channelsMask[1] = 0xFFFF;
 80124b6:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
            channelsMask[2] = 0xFFFF;
 80124ba:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
            channelsMask[3] = 0xFFFF;
 80124be:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80124c2:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 80124c6:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80124ca:	7a2b      	ldrb	r3, [r5, #8]
 80124cc:	42a3      	cmp	r3, r4
 80124ce:	f240 808b 	bls.w	80125e8 <RegionUS915LinkAdrReq+0x168>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80124d2:	6868      	ldr	r0, [r5, #4]
 80124d4:	a90e      	add	r1, sp, #56	; 0x38
 80124d6:	4420      	add	r0, r4
 80124d8:	f7fe fbde 	bl	8010c98 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 80124dc:	4603      	mov	r3, r0
 80124de:	2800      	cmp	r0, #0
 80124e0:	f000 8082 	beq.w	80125e8 <RegionUS915LinkAdrReq+0x168>
        bytesProcessed += nextIndex;
 80124e4:	4423      	add	r3, r4
 80124e6:	b2dc      	uxtb	r4, r3
        if( linkAdrParams.ChMaskCtrl == 6 )
 80124e8:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 80124ec:	f1bc 0f06 	cmp.w	ip, #6
 80124f0:	d0dd      	beq.n	80124ae <RegionUS915LinkAdrReq+0x2e>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80124f2:	f1bc 0f07 	cmp.w	ip, #7
 80124f6:	d00a      	beq.n	801250e <RegionUS915LinkAdrReq+0x8e>
            channelsMask[2] = 0x0000;
            channelsMask[3] = 0x0000;
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 80124f8:	f1bc 0f05 	cmp.w	ip, #5
 80124fc:	d071      	beq.n	80125e2 <RegionUS915LinkAdrReq+0x162>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 80124fe:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 8012502:	aa10      	add	r2, sp, #64	; 0x40
 8012504:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
 8012508:	f82c 3c14 	strh.w	r3, [ip, #-20]
 801250c:	e7dd      	b.n	80124ca <RegionUS915LinkAdrReq+0x4a>
            channelsMask[0] = 0x0000;
 801250e:	2300      	movs	r3, #0
 8012510:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
            channelsMask[1] = 0x0000;
 8012514:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
            channelsMask[2] = 0x0000;
 8012518:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
            channelsMask[3] = 0x0000;
 801251c:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8012520:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8012524:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8012528:	e7cf      	b.n	80124ca <RegionUS915LinkAdrReq+0x4a>
                        channelsMask[cntChannelMask] |= 0xFF00;
 801252a:	aa10      	add	r2, sp, #64	; 0x40
 801252c:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8012530:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 8012534:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8012538:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] |= ( bitMask << i );
 801253c:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8012540:	ea4c 0202 	orr.w	r2, ip, r2
 8012544:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
                        cntChannelMask++;
 8012548:	3101      	adds	r1, #1
 801254a:	b2c9      	uxtb	r1, r1
            for( uint8_t i = 0; i <= 7; i++ )
 801254c:	3301      	adds	r3, #1
 801254e:	b2db      	uxtb	r3, r3
 8012550:	2b07      	cmp	r3, #7
 8012552:	d8ba      	bhi.n	80124ca <RegionUS915LinkAdrReq+0x4a>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8012554:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 8012558:	f04f 0c01 	mov.w	ip, #1
 801255c:	fa0c fc03 	lsl.w	ip, ip, r3
 8012560:	ea12 0f0c 	tst.w	r2, ip
 8012564:	d012      	beq.n	801258c <RegionUS915LinkAdrReq+0x10c>
                    if( ( i % 2 ) == 0 )
 8012566:	f013 0f01 	tst.w	r3, #1
 801256a:	d1de      	bne.n	801252a <RegionUS915LinkAdrReq+0xaa>
                        channelsMask[cntChannelMask] |= 0x00FF;
 801256c:	aa10      	add	r2, sp, #64	; 0x40
 801256e:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8012572:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 8012576:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801257a:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] |= ( bitMask << i );
 801257e:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8012582:	ea4c 0202 	orr.w	r2, ip, r2
 8012586:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
 801258a:	e7df      	b.n	801254c <RegionUS915LinkAdrReq+0xcc>
                    if( ( i % 2 ) == 0 )
 801258c:	f013 0f01 	tst.w	r3, #1
 8012590:	d113      	bne.n	80125ba <RegionUS915LinkAdrReq+0x13a>
                        channelsMask[cntChannelMask] &= 0xFF00;
 8012592:	aa10      	add	r2, sp, #64	; 0x40
 8012594:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8012598:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 801259c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80125a0:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] &= ~( bitMask << i );
 80125a4:	ea6f 0c0c 	mvn.w	ip, ip
 80125a8:	fa0f fc8c 	sxth.w	ip, ip
 80125ac:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 80125b0:	ea0c 0c02 	and.w	ip, ip, r2
 80125b4:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
 80125b8:	e7c8      	b.n	801254c <RegionUS915LinkAdrReq+0xcc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 80125ba:	aa10      	add	r2, sp, #64	; 0x40
 80125bc:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 80125c0:	f812 0c14 	ldrb.w	r0, [r2, #-20]
 80125c4:	f822 0c14 	strh.w	r0, [r2, #-20]
                        channelsMask[4] &= ~( bitMask << i );
 80125c8:	ea6f 0c0c 	mvn.w	ip, ip
 80125cc:	fa0f fc8c 	sxth.w	ip, ip
 80125d0:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 80125d4:	ea0c 0c02 	and.w	ip, ip, r2
 80125d8:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
                        cntChannelMask++;
 80125dc:	3101      	adds	r1, #1
 80125de:	b2c9      	uxtb	r1, r1
 80125e0:	e7b4      	b.n	801254c <RegionUS915LinkAdrReq+0xcc>
            for( uint8_t i = 0; i <= 7; i++ )
 80125e2:	2300      	movs	r3, #0
            uint8_t cntChannelMask = 0;
 80125e4:	4619      	mov	r1, r3
 80125e6:	e7b3      	b.n	8012550 <RegionUS915LinkAdrReq+0xd0>
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80125e8:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 80125ec:	2b03      	cmp	r3, #3
 80125ee:	dd58      	ble.n	80126a2 <RegionUS915LinkAdrReq+0x222>
 80125f0:	f04f 0907 	mov.w	r9, #7
    {
        status &= 0xFE; // Channel mask KO
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80125f4:	2302      	movs	r3, #2
 80125f6:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80125fa:	7a6b      	ldrb	r3, [r5, #9]
 80125fc:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8012600:	a809      	add	r0, sp, #36	; 0x24
 8012602:	f7ff fbe5 	bl	8011dd0 <RegionUS915GetPhyParam>
 8012606:	9008      	str	r0, [sp, #32]

    linkAdrVerifyParams.Status = status;
 8012608:	f88d 9004 	strb.w	r9, [sp, #4]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801260c:	7aab      	ldrb	r3, [r5, #10]
 801260e:	f88d 3005 	strb.w	r3, [sp, #5]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8012612:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 8012616:	f88d 3006 	strb.w	r3, [sp, #6]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801261a:	f99d 303a 	ldrsb.w	r3, [sp, #58]	; 0x3a
 801261e:	f88d 3007 	strb.w	r3, [sp, #7]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8012622:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8012626:	f88d 3008 	strb.w	r3, [sp, #8]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801262a:	f995 300b 	ldrsb.w	r3, [r5, #11]
 801262e:	f88d 3009 	strb.w	r3, [sp, #9]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8012632:	f995 300c 	ldrsb.w	r3, [r5, #12]
 8012636:	f88d 300a 	strb.w	r3, [sp, #10]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801263a:	f995 300d 	ldrsb.w	r3, [r5, #13]
 801263e:	f88d 300b 	strb.w	r3, [sp, #11]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8012642:	2348      	movs	r3, #72	; 0x48
 8012644:	f88d 300c 	strb.w	r3, [sp, #12]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8012648:	ab0b      	add	r3, sp, #44	; 0x2c
 801264a:	9304      	str	r3, [sp, #16]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801264c:	f88d 0014 	strb.w	r0, [sp, #20]
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8012650:	2304      	movs	r3, #4
 8012652:	f88d 3015 	strb.w	r3, [sp, #21]
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8012656:	4b33      	ldr	r3, [pc, #204]	; (8012724 <RegionUS915LinkAdrReq+0x2a4>)
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	9306      	str	r3, [sp, #24]
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801265c:	230e      	movs	r3, #14
 801265e:	f88d 301c 	strb.w	r3, [sp, #28]
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8012662:	2300      	movs	r3, #0
 8012664:	f88d 301d 	strb.w	r3, [sp, #29]
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8012668:	682b      	ldr	r3, [r5, #0]
 801266a:	9300      	str	r3, [sp, #0]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801266c:	ab0e      	add	r3, sp, #56	; 0x38
 801266e:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
 8012672:	f10d 0139 	add.w	r1, sp, #57	; 0x39
 8012676:	4668      	mov	r0, sp
 8012678:	f7fe fb2c 	bl	8010cd4 <RegionCommonLinkAdrReqVerifyParams>
 801267c:	4605      	mov	r5, r0

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801267e:	2807      	cmp	r0, #7
 8012680:	d01c      	beq.n	80126bc <RegionUS915LinkAdrReq+0x23c>
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8012682:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 8012686:	f888 3000 	strb.w	r3, [r8]
    *txPowOut = linkAdrParams.TxPower;
 801268a:	f99d 303a 	ldrsb.w	r3, [sp, #58]	; 0x3a
 801268e:	703b      	strb	r3, [r7, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8012690:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8012694:	7033      	strb	r3, [r6, #0]
    *nbBytesParsed = bytesProcessed;
 8012696:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8012698:	701c      	strb	r4, [r3, #0]

#endif /* REGION_US915 */
    return status;
}
 801269a:	4628      	mov	r0, r5
 801269c:	b011      	add	sp, #68	; 0x44
 801269e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80126a2:	2204      	movs	r2, #4
 80126a4:	2100      	movs	r1, #0
 80126a6:	a80b      	add	r0, sp, #44	; 0x2c
 80126a8:	f7fe fa2f 	bl	8010b0a <RegionCommonCountChannels>
 80126ac:	2801      	cmp	r0, #1
 80126ae:	d902      	bls.n	80126b6 <RegionUS915LinkAdrReq+0x236>
 80126b0:	f04f 0907 	mov.w	r9, #7
 80126b4:	e79e      	b.n	80125f4 <RegionUS915LinkAdrReq+0x174>
        status &= 0xFE; // Channel mask KO
 80126b6:	f04f 0906 	mov.w	r9, #6
 80126ba:	e79b      	b.n	80125f4 <RegionUS915LinkAdrReq+0x174>
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 80126bc:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8012724 <RegionUS915LinkAdrReq+0x2a4>
 80126c0:	f8d9 0000 	ldr.w	r0, [r9]
 80126c4:	2206      	movs	r2, #6
 80126c6:	a90b      	add	r1, sp, #44	; 0x2c
 80126c8:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 80126cc:	f7fe fa33 	bl	8010b36 <RegionCommonChanMaskCopy>
        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 80126d0:	4b15      	ldr	r3, [pc, #84]	; (8012728 <RegionUS915LinkAdrReq+0x2a8>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	f8d9 2000 	ldr.w	r2, [r9]
 80126d8:	f8b2 1480 	ldrh.w	r1, [r2, #1152]	; 0x480
 80126dc:	f8b3 0090 	ldrh.w	r0, [r3, #144]	; 0x90
 80126e0:	4001      	ands	r1, r0
 80126e2:	f8a3 1090 	strh.w	r1, [r3, #144]	; 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 80126e6:	f8b2 1482 	ldrh.w	r1, [r2, #1154]	; 0x482
 80126ea:	f8b3 0092 	ldrh.w	r0, [r3, #146]	; 0x92
 80126ee:	4001      	ands	r1, r0
 80126f0:	f8a3 1092 	strh.w	r1, [r3, #146]	; 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 80126f4:	f8b2 1484 	ldrh.w	r1, [r2, #1156]	; 0x484
 80126f8:	f8b3 0094 	ldrh.w	r0, [r3, #148]	; 0x94
 80126fc:	4001      	ands	r1, r0
 80126fe:	f8a3 1094 	strh.w	r1, [r3, #148]	; 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8012702:	f8b2 1486 	ldrh.w	r1, [r2, #1158]	; 0x486
 8012706:	f8b3 0096 	ldrh.w	r0, [r3, #150]	; 0x96
 801270a:	4001      	ands	r1, r0
 801270c:	f8a3 1096 	strh.w	r1, [r3, #150]	; 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8012710:	f8b2 1488 	ldrh.w	r1, [r2, #1160]	; 0x488
 8012714:	f8a3 1098 	strh.w	r1, [r3, #152]	; 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8012718:	f8b2 248a 	ldrh.w	r2, [r2, #1162]	; 0x48a
 801271c:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8012720:	e7af      	b.n	8012682 <RegionUS915LinkAdrReq+0x202>
 8012722:	bf00      	nop
 8012724:	20003aa8 	.word	0x20003aa8
 8012728:	20003aa4 	.word	0x20003aa4

0801272c <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801272c:	b538      	push	{r3, r4, r5, lr}
 801272e:	4604      	mov	r4, r0
    uint8_t status = 0x07;
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8012730:	6840      	ldr	r0, [r0, #4]
 8012732:	f7ff fae3 	bl	8011cfc <VerifyRfFreq>
 8012736:	b310      	cbz	r0, 801277e <RegionUS915RxParamSetupReq+0x52>
    uint8_t status = 0x07;
 8012738:	2507      	movs	r5, #7
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801273a:	220d      	movs	r2, #13
 801273c:	2108      	movs	r1, #8
 801273e:	f994 0000 	ldrsb.w	r0, [r4]
 8012742:	f7fe f984 	bl	8010a4e <RegionCommonValueInRange>
 8012746:	b908      	cbnz	r0, 801274c <RegionUS915RxParamSetupReq+0x20>
    {
        status &= 0xFD; // Datarate KO
 8012748:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801274c:	2207      	movs	r2, #7
 801274e:	2105      	movs	r1, #5
 8012750:	f994 0000 	ldrsb.w	r0, [r4]
 8012754:	f7fe f97b 	bl	8010a4e <RegionCommonValueInRange>
 8012758:	2801      	cmp	r0, #1
 801275a:	d003      	beq.n	8012764 <RegionUS915RxParamSetupReq+0x38>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801275c:	f994 3000 	ldrsb.w	r3, [r4]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8012760:	2b0d      	cmp	r3, #13
 8012762:	dd01      	ble.n	8012768 <RegionUS915RxParamSetupReq+0x3c>
    {
        status &= 0xFD; // Datarate KO
 8012764:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8012768:	2203      	movs	r2, #3
 801276a:	2100      	movs	r1, #0
 801276c:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8012770:	f7fe f96d 	bl	8010a4e <RegionCommonValueInRange>
 8012774:	b908      	cbnz	r0, 801277a <RegionUS915RxParamSetupReq+0x4e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8012776:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
    }

#endif /* REGION_US915 */
    return status;
}
 801277a:	4628      	mov	r0, r5
 801277c:	bd38      	pop	{r3, r4, r5, pc}
        status &= 0xFE; // Channel frequency KO
 801277e:	2506      	movs	r5, #6
 8012780:	e7db      	b.n	801273a <RegionUS915RxParamSetupReq+0xe>

08012782 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Do not accept the request
    return -1;
}
 8012782:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012786:	4770      	bx	lr

08012788 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Do not accept the request
    return -1;
}
 8012788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801278c:	4770      	bx	lr

0801278e <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
    // Do not accept the request
    return -1;
}
 801278e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012792:	4770      	bx	lr

08012794 <RegionUS915AlternateDr>:
int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8012794:	b9b1      	cbnz	r1, 80127c4 <RegionUS915AlternateDr+0x30>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8012796:	4b10      	ldr	r3, [pc, #64]	; (80127d8 <RegionUS915AlternateDr+0x44>)
 8012798:	681a      	ldr	r2, [r3, #0]
 801279a:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
 801279e:	3301      	adds	r3, #1
 80127a0:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 80127a4:	4b0c      	ldr	r3, [pc, #48]	; (80127d8 <RegionUS915AlternateDr+0x44>)
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 80127ac:	4b0b      	ldr	r3, [pc, #44]	; (80127dc <RegionUS915AlternateDr+0x48>)
 80127ae:	fba3 1302 	umull	r1, r3, r3, r2
 80127b2:	085b      	lsrs	r3, r3, #1
 80127b4:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80127b8:	1ad2      	subs	r2, r2, r3
 80127ba:	f012 0fff 	tst.w	r2, #255	; 0xff
 80127be:	d009      	beq.n	80127d4 <RegionUS915AlternateDr+0x40>
        // Use DR_4 every 9th times.
        currentDr = DR_4;
    }
    else
    {
        currentDr = DR_0;
 80127c0:	2000      	movs	r0, #0
    }
    return currentDr;
#else
    return -1;
#endif /* REGION_US915 */
}
 80127c2:	4770      	bx	lr
        RegionNvmGroup1->JoinTrialsCounter--;
 80127c4:	4b04      	ldr	r3, [pc, #16]	; (80127d8 <RegionUS915AlternateDr+0x44>)
 80127c6:	681a      	ldr	r2, [r3, #0]
 80127c8:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
 80127cc:	3b01      	subs	r3, #1
 80127ce:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
 80127d2:	e7e7      	b.n	80127a4 <RegionUS915AlternateDr+0x10>
        currentDr = DR_4;
 80127d4:	2004      	movs	r0, #4
 80127d6:	4770      	bx	lr
 80127d8:	20003aa4 	.word	0x20003aa4
 80127dc:	38e38e39 	.word	0x38e38e39

080127e0 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80127e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127e4:	b0a4      	sub	sp, #144	; 0x90
 80127e6:	4604      	mov	r4, r0
 80127e8:	460e      	mov	r6, r1
 80127ea:	4690      	mov	r8, r2
 80127ec:	461f      	mov	r7, r3
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 80127ee:	2500      	movs	r5, #0
 80127f0:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
    uint8_t nbRestrictedChannels = 0;
 80127f4:	f88d 508e 	strb.w	r5, [sp, #142]	; 0x8e
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 80127f8:	9511      	str	r5, [sp, #68]	; 0x44
 80127fa:	2244      	movs	r2, #68	; 0x44
 80127fc:	4629      	mov	r1, r5
 80127fe:	a812      	add	r0, sp, #72	; 0x48
 8012800:	f003 fbd8 	bl	8015fb4 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8012804:	4b4e      	ldr	r3, [pc, #312]	; (8012940 <RegionUS915NextChannel+0x160>)
 8012806:	6818      	ldr	r0, [r3, #0]
 8012808:	2204      	movs	r2, #4
 801280a:	4629      	mov	r1, r5
 801280c:	3090      	adds	r0, #144	; 0x90
 801280e:	f7fe f97c 	bl	8010b0a <RegionCommonCountChannels>
 8012812:	2800      	cmp	r0, #0
 8012814:	d054      	beq.n	80128c0 <RegionUS915NextChannel+0xe0>
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8012816:	f994 3008 	ldrsb.w	r3, [r4, #8]
 801281a:	2b03      	cmp	r3, #3
 801281c:	dd0a      	ble.n	8012834 <RegionUS915NextChannel+0x54>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801281e:	4b48      	ldr	r3, [pc, #288]	; (8012940 <RegionUS915NextChannel+0x160>)
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	f893 2098 	ldrb.w	r2, [r3, #152]	; 0x98
 8012826:	b92a      	cbnz	r2, 8012834 <RegionUS915NextChannel+0x54>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8012828:	4a46      	ldr	r2, [pc, #280]	; (8012944 <RegionUS915NextChannel+0x164>)
 801282a:	6812      	ldr	r2, [r2, #0]
 801282c:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	; 0x488
 8012830:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8012834:	7a63      	ldrb	r3, [r4, #9]
 8012836:	f88d 300c 	strb.w	r3, [sp, #12]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801283a:	7a23      	ldrb	r3, [r4, #8]
 801283c:	f88d 300d 	strb.w	r3, [sp, #13]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8012840:	4b3f      	ldr	r3, [pc, #252]	; (8012940 <RegionUS915NextChannel+0x160>)
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8012848:	9204      	str	r2, [sp, #16]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801284a:	4a3e      	ldr	r2, [pc, #248]	; (8012944 <RegionUS915NextChannel+0x164>)
 801284c:	6812      	ldr	r2, [r2, #0]
 801284e:	9205      	str	r2, [sp, #20]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8012850:	9306      	str	r3, [sp, #24]
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8012852:	2348      	movs	r3, #72	; 0x48
 8012854:	f8ad 301c 	strh.w	r3, [sp, #28]
    countChannelsParams.JoinChannels = NULL;
 8012858:	2300      	movs	r3, #0
 801285a:	9308      	str	r3, [sp, #32]

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801285c:	6823      	ldr	r3, [r4, #0]
 801285e:	9309      	str	r3, [sp, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8012860:	6863      	ldr	r3, [r4, #4]
 8012862:	930a      	str	r3, [sp, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8012864:	7aa3      	ldrb	r3, [r4, #10]
 8012866:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801286a:	2301      	movs	r3, #1
 801286c:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8012870:	ab0c      	add	r3, sp, #48	; 0x30
 8012872:	f104 020c 	add.w	r2, r4, #12
 8012876:	e892 0003 	ldmia.w	r2, {r0, r1}
 801287a:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801287e:	7d23      	ldrb	r3, [r4, #20]
 8012880:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8012884:	8ae1      	ldrh	r1, [r4, #22]
 8012886:	f994 0008 	ldrsb.w	r0, [r4, #8]
 801288a:	f7ff fa67 	bl	8011d5c <GetTimeOnAir>
 801288e:	900f      	str	r0, [sp, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8012890:	ab03      	add	r3, sp, #12
 8012892:	9310      	str	r3, [sp, #64]	; 0x40
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8012894:	f8cd 8004 	str.w	r8, [sp, #4]
 8012898:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 801289c:	9300      	str	r3, [sp, #0]
 801289e:	f10d 038f 	add.w	r3, sp, #143	; 0x8f
 80128a2:	aa11      	add	r2, sp, #68	; 0x44
 80128a4:	4639      	mov	r1, r7
 80128a6:	a809      	add	r0, sp, #36	; 0x24
 80128a8:	f7fe fb31 	bl	8010f0e <RegionCommonIdentifyChannels>
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80128ac:	4605      	mov	r5, r0
 80128ae:	2800      	cmp	r0, #0
 80128b0:	d141      	bne.n	8012936 <RegionUS915NextChannel+0x156>
    {
        if( nextChanParams->Joined == true )
 80128b2:	7a63      	ldrb	r3, [r4, #9]
 80128b4:	b99b      	cbnz	r3, 80128de <RegionUS915NextChannel+0xfe>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 80128b6:	f994 3008 	ldrsb.w	r3, [r4, #8]
 80128ba:	b1eb      	cbz	r3, 80128f8 <RegionUS915NextChannel+0x118>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80128bc:	4603      	mov	r3, r0
 80128be:	e029      	b.n	8012914 <RegionUS915NextChannel+0x134>
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 80128c0:	4d1f      	ldr	r5, [pc, #124]	; (8012940 <RegionUS915NextChannel+0x160>)
 80128c2:	6828      	ldr	r0, [r5, #0]
 80128c4:	4b1f      	ldr	r3, [pc, #124]	; (8012944 <RegionUS915NextChannel+0x164>)
 80128c6:	6819      	ldr	r1, [r3, #0]
 80128c8:	2204      	movs	r2, #4
 80128ca:	f501 6190 	add.w	r1, r1, #1152	; 0x480
 80128ce:	3090      	adds	r0, #144	; 0x90
 80128d0:	f7fe f931 	bl	8010b36 <RegionCommonChanMaskCopy>
        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 80128d4:	682b      	ldr	r3, [r5, #0]
 80128d6:	2200      	movs	r2, #0
 80128d8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 80128dc:	e79b      	b.n	8012816 <RegionUS915NextChannel+0x36>
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80128de:	f89d 108f 	ldrb.w	r1, [sp, #143]	; 0x8f
 80128e2:	3901      	subs	r1, #1
 80128e4:	f000 ffa2 	bl	801382c <randr>
 80128e8:	f100 0390 	add.w	r3, r0, #144	; 0x90
 80128ec:	eb0d 0003 	add.w	r0, sp, r3
 80128f0:	f810 3c4c 	ldrb.w	r3, [r0, #-76]
 80128f4:	7033      	strb	r3, [r6, #0]
 80128f6:	e017      	b.n	8012928 <RegionUS915NextChannel+0x148>
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 80128f8:	4b11      	ldr	r3, [pc, #68]	; (8012940 <RegionUS915NextChannel+0x160>)
 80128fa:	6818      	ldr	r0, [r3, #0]
 80128fc:	4632      	mov	r2, r6
 80128fe:	f100 019c 	add.w	r1, r0, #156	; 0x9c
 8012902:	3090      	adds	r0, #144	; 0x90
 8012904:	f7fd ff86 	bl	8010814 <RegionBaseUSComputeNext125kHzJoinChannel>
 8012908:	2803      	cmp	r0, #3
 801290a:	d10d      	bne.n	8012928 <RegionUS915NextChannel+0x148>
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801290c:	4605      	mov	r5, r0
 801290e:	e012      	b.n	8012936 <RegionUS915NextChannel+0x156>
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
                {
                    i++;
 8012910:	3301      	adds	r3, #1
 8012912:	b2db      	uxtb	r3, r3
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8012914:	4a0a      	ldr	r2, [pc, #40]	; (8012940 <RegionUS915NextChannel+0x160>)
 8012916:	6812      	ldr	r2, [r2, #0]
 8012918:	f892 0098 	ldrb.w	r0, [r2, #152]	; 0x98
 801291c:	4118      	asrs	r0, r3
 801291e:	f010 0f01 	tst.w	r0, #1
 8012922:	d0f5      	beq.n	8012910 <RegionUS915NextChannel+0x130>
                }
                *channel = 64 + i;
 8012924:	3340      	adds	r3, #64	; 0x40
 8012926:	7033      	strb	r3, [r6, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8012928:	4b05      	ldr	r3, [pc, #20]	; (8012940 <RegionUS915NextChannel+0x160>)
 801292a:	6818      	ldr	r0, [r3, #0]
 801292c:	2248      	movs	r2, #72	; 0x48
 801292e:	7831      	ldrb	r1, [r6, #0]
 8012930:	3090      	adds	r0, #144	; 0x90
 8012932:	f7fe f8ce 	bl	8010ad2 <RegionCommonChanDisable>
    }
    return status;
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 8012936:	4628      	mov	r0, r5
 8012938:	b024      	add	sp, #144	; 0x90
 801293a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801293e:	bf00      	nop
 8012940:	20003aa4 	.word	0x20003aa4
 8012944:	20003aa8 	.word	0x20003aa8

08012948 <RegionUS915SetContinuousWave>:
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8012948:	b538      	push	{r3, r4, r5, lr}
 801294a:	4604      	mov	r4, r0
#if defined( REGION_US915 )
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, RegionNvmGroup2->ChannelsMask );
 801294c:	4b14      	ldr	r3, [pc, #80]	; (80129a0 <RegionUS915SetContinuousWave+0x58>)
 801294e:	6819      	ldr	r1, [r3, #0]
 8012950:	4d14      	ldr	r5, [pc, #80]	; (80129a4 <RegionUS915SetContinuousWave+0x5c>)
 8012952:	682b      	ldr	r3, [r5, #0]
 8012954:	7802      	ldrb	r2, [r0, #0]
 8012956:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 801295a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 801295e:	7a52      	ldrb	r2, [r2, #9]
 8012960:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8012964:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8012968:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 801296c:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8012970:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8012974:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8012978:	f7ff fa0e 	bl	8011d98 <LimitTxPower>
    int8_t phyTxPower = 0;
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801297c:	682a      	ldr	r2, [r5, #0]
 801297e:	7823      	ldrb	r3, [r4, #0]
 8012980:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012984:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8012988:	2200      	movs	r2, #0
 801298a:	4907      	ldr	r1, [pc, #28]	; (80129a8 <RegionUS915SetContinuousWave+0x60>)
 801298c:	f7fe fa44 	bl	8010e18 <RegionCommonComputeTxPower>
 8012990:	4601      	mov	r1, r0

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8012992:	4b06      	ldr	r3, [pc, #24]	; (80129ac <RegionUS915SetContinuousWave+0x64>)
 8012994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012996:	89a2      	ldrh	r2, [r4, #12]
 8012998:	4628      	mov	r0, r5
 801299a:	4798      	blx	r3
#endif /* REGION_US915 */
}
 801299c:	bd38      	pop	{r3, r4, r5, pc}
 801299e:	bf00      	nop
 80129a0:	20003aa4 	.word	0x20003aa4
 80129a4:	20003aa8 	.word	0x20003aa8
 80129a8:	41f00000 	.word	0x41f00000
 80129ac:	080171b0 	.word	0x080171b0

080129b0 <RegionUS915ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 80129b0:	4b04      	ldr	r3, [pc, #16]	; (80129c4 <RegionUS915ApplyDrOffset+0x14>)
 80129b2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80129b6:	5698      	ldrsb	r0, [r3, r2]

    if( datarate < 0 )
 80129b8:	2800      	cmp	r0, #0
 80129ba:	db01      	blt.n	80129c0 <RegionUS915ApplyDrOffset+0x10>
    }
    return datarate;
#else
    return 0;
#endif /* REGION_US915 */
}
 80129bc:	b2c0      	uxtb	r0, r0
 80129be:	4770      	bx	lr
        datarate = DR_0;
 80129c0:	2000      	movs	r0, #0
 80129c2:	e7fb      	b.n	80129bc <RegionUS915ApplyDrOffset+0xc>
 80129c4:	08016be0 	.word	0x08016be0

080129c8 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80129c8:	b510      	push	{r4, lr}
 80129ca:	4604      	mov	r4, r0
    memset1( ctx->X, 0, sizeof ctx->X );
 80129cc:	2210      	movs	r2, #16
 80129ce:	2100      	movs	r1, #0
 80129d0:	30f1      	adds	r0, #241	; 0xf1
 80129d2:	f000 ff50 	bl	8013876 <memset1>
    ctx->M_n = 0;
 80129d6:	2100      	movs	r1, #0
 80129d8:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 80129dc:	22f0      	movs	r2, #240	; 0xf0
 80129de:	4620      	mov	r0, r4
 80129e0:	f000 ff49 	bl	8013876 <memset1>
}
 80129e4:	bd10      	pop	{r4, pc}

080129e6 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 80129e6:	b508      	push	{r3, lr}
 80129e8:	4602      	mov	r2, r0
 80129ea:	4608      	mov	r0, r1
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 80129ec:	2110      	movs	r1, #16
 80129ee:	f000 fb3b 	bl	8013068 <lorawan_aes_set_key>
}
 80129f2:	bd08      	pop	{r3, pc}

080129f4 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 80129f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129f8:	b084      	sub	sp, #16
 80129fa:	4604      	mov	r4, r0
 80129fc:	460d      	mov	r5, r1
 80129fe:	4616      	mov	r6, r2
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8012a00:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d054      	beq.n	8012ab2 <AES_CMAC_Update+0xbe>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8012a08:	f1c3 0810 	rsb	r8, r3, #16
 8012a0c:	4647      	mov	r7, r8
 8012a0e:	4590      	cmp	r8, r2
 8012a10:	bf28      	it	cs
 8012a12:	4617      	movcs	r7, r2
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8012a14:	f200 1001 	addw	r0, r0, #257	; 0x101
 8012a18:	b2ba      	uxth	r2, r7
 8012a1a:	4418      	add	r0, r3
 8012a1c:	f000 ff13 	bl	8013846 <memcpy1>
        ctx->M_n += mlen;
 8012a20:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8012a24:	443b      	add	r3, r7
 8012a26:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8012a2a:	2b0f      	cmp	r3, #15
 8012a2c:	d94d      	bls.n	8012aca <AES_CMAC_Update+0xd6>
 8012a2e:	45b0      	cmp	r8, r6
 8012a30:	d24b      	bcs.n	8012aca <AES_CMAC_Update+0xd6>
            return;
        XOR( ctx->M_last, ctx->X );
 8012a32:	2300      	movs	r3, #0
 8012a34:	e008      	b.n	8012a48 <AES_CMAC_Update+0x54>
 8012a36:	18e2      	adds	r2, r4, r3
 8012a38:	f892 10f1 	ldrb.w	r1, [r2, #241]	; 0xf1
 8012a3c:	f892 0101 	ldrb.w	r0, [r2, #257]	; 0x101
 8012a40:	4041      	eors	r1, r0
 8012a42:	f882 10f1 	strb.w	r1, [r2, #241]	; 0xf1
 8012a46:	3301      	adds	r3, #1
 8012a48:	2b0f      	cmp	r3, #15
 8012a4a:	ddf4      	ble.n	8012a36 <AES_CMAC_Update+0x42>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8012a4c:	f104 08f1 	add.w	r8, r4, #241	; 0xf1
 8012a50:	2210      	movs	r2, #16
 8012a52:	4641      	mov	r1, r8
 8012a54:	4668      	mov	r0, sp
 8012a56:	f000 fef6 	bl	8013846 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8012a5a:	4622      	mov	r2, r4
 8012a5c:	4669      	mov	r1, sp
 8012a5e:	4668      	mov	r0, sp
 8012a60:	f000 fb86 	bl	8013170 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8012a64:	2210      	movs	r2, #16
 8012a66:	4669      	mov	r1, sp
 8012a68:	4640      	mov	r0, r8
 8012a6a:	f000 feec 	bl	8013846 <memcpy1>

        data += mlen;
 8012a6e:	443d      	add	r5, r7
        len -= mlen;
 8012a70:	1bf6      	subs	r6, r6, r7
 8012a72:	e01e      	b.n	8012ab2 <AES_CMAC_Update+0xbe>
    }
    while( len > 16 )
    { /* not last block */

        XOR( data, ctx->X );
 8012a74:	eb04 0e03 	add.w	lr, r4, r3
 8012a78:	f89e c0f1 	ldrb.w	ip, [lr, #241]	; 0xf1
 8012a7c:	5cea      	ldrb	r2, [r5, r3]
 8012a7e:	ea8c 0c02 	eor.w	ip, ip, r2
 8012a82:	f88e c0f1 	strb.w	ip, [lr, #241]	; 0xf1
 8012a86:	3301      	adds	r3, #1
 8012a88:	2b0f      	cmp	r3, #15
 8012a8a:	ddf3      	ble.n	8012a74 <AES_CMAC_Update+0x80>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8012a8c:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
 8012a90:	2210      	movs	r2, #16
 8012a92:	4639      	mov	r1, r7
 8012a94:	4668      	mov	r0, sp
 8012a96:	f000 fed6 	bl	8013846 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8012a9a:	4622      	mov	r2, r4
 8012a9c:	4669      	mov	r1, sp
 8012a9e:	4668      	mov	r0, sp
 8012aa0:	f000 fb66 	bl	8013170 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8012aa4:	2210      	movs	r2, #16
 8012aa6:	4669      	mov	r1, sp
 8012aa8:	4638      	mov	r0, r7
 8012aaa:	f000 fecc 	bl	8013846 <memcpy1>

        data += 16;
 8012aae:	3510      	adds	r5, #16
        len -= 16;
 8012ab0:	3e10      	subs	r6, #16
    while( len > 16 )
 8012ab2:	2e10      	cmp	r6, #16
 8012ab4:	d901      	bls.n	8012aba <AES_CMAC_Update+0xc6>
        XOR( data, ctx->X );
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	e7e6      	b.n	8012a88 <AES_CMAC_Update+0x94>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8012aba:	b2b2      	uxth	r2, r6
 8012abc:	4629      	mov	r1, r5
 8012abe:	f204 1001 	addw	r0, r4, #257	; 0x101
 8012ac2:	f000 fec0 	bl	8013846 <memcpy1>
    ctx->M_n = len;
 8012ac6:	f8c4 6114 	str.w	r6, [r4, #276]	; 0x114
}
 8012aca:	b004      	add	sp, #16
 8012acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012ad0 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8012ad0:	b530      	push	{r4, r5, lr}
 8012ad2:	b089      	sub	sp, #36	; 0x24
 8012ad4:	4605      	mov	r5, r0
 8012ad6:	460c      	mov	r4, r1
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8012ad8:	2210      	movs	r2, #16
 8012ada:	2100      	movs	r1, #0
 8012adc:	eb0d 0002 	add.w	r0, sp, r2
 8012ae0:	f000 fec9 	bl	8013876 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8012ae4:	4622      	mov	r2, r4
 8012ae6:	a904      	add	r1, sp, #16
 8012ae8:	4608      	mov	r0, r1
 8012aea:	f000 fb41 	bl	8013170 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 8012aee:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	db01      	blt.n	8012afa <AES_CMAC_Final+0x2a>
    {
        LSHIFT( K, K );
        K[15] ^= 0x87;
    }
    else
        LSHIFT( K, K );
 8012af6:	2300      	movs	r3, #0
 8012af8:	e030      	b.n	8012b5c <AES_CMAC_Final+0x8c>
        LSHIFT( K, K );
 8012afa:	2300      	movs	r3, #0
 8012afc:	2b0e      	cmp	r3, #14
 8012afe:	dc11      	bgt.n	8012b24 <AES_CMAC_Final+0x54>
 8012b00:	f103 0220 	add.w	r2, r3, #32
 8012b04:	eb0d 0102 	add.w	r1, sp, r2
 8012b08:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 8012b0c:	3301      	adds	r3, #1
 8012b0e:	f103 0220 	add.w	r2, r3, #32
 8012b12:	446a      	add	r2, sp
 8012b14:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8012b18:	09d2      	lsrs	r2, r2, #7
 8012b1a:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8012b1e:	f801 2c10 	strb.w	r2, [r1, #-16]
 8012b22:	e7eb      	b.n	8012afc <AES_CMAC_Final+0x2c>
 8012b24:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012b28:	005b      	lsls	r3, r3, #1
 8012b2a:	b2db      	uxtb	r3, r3
 8012b2c:	f88d 301f 	strb.w	r3, [sp, #31]
        K[15] ^= 0x87;
 8012b30:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 8012b34:	f88d 301f 	strb.w	r3, [sp, #31]
 8012b38:	e017      	b.n	8012b6a <AES_CMAC_Final+0x9a>
        LSHIFT( K, K );
 8012b3a:	f103 0220 	add.w	r2, r3, #32
 8012b3e:	eb0d 0102 	add.w	r1, sp, r2
 8012b42:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 8012b46:	3301      	adds	r3, #1
 8012b48:	f103 0220 	add.w	r2, r3, #32
 8012b4c:	446a      	add	r2, sp
 8012b4e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8012b52:	09d2      	lsrs	r2, r2, #7
 8012b54:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8012b58:	f801 2c10 	strb.w	r2, [r1, #-16]
 8012b5c:	2b0e      	cmp	r3, #14
 8012b5e:	ddec      	ble.n	8012b3a <AES_CMAC_Final+0x6a>
 8012b60:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012b64:	005b      	lsls	r3, r3, #1
 8012b66:	f88d 301f 	strb.w	r3, [sp, #31]

    if( ctx->M_n == 16 )
 8012b6a:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 8012b6e:	2810      	cmp	r0, #16
 8012b70:	d014      	beq.n	8012b9c <AES_CMAC_Final+0xcc>
        XOR( K, ctx->M_last );
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 8012b72:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	db30      	blt.n	8012bdc <AES_CMAC_Final+0x10c>
        {
            LSHIFT( K, K );
            K[15] ^= 0x87;
        }
        else
            LSHIFT( K, K );
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	e041      	b.n	8012c02 <AES_CMAC_Final+0x132>
        XOR( K, ctx->M_last );
 8012b7e:	18e1      	adds	r1, r4, r3
 8012b80:	f891 2101 	ldrb.w	r2, [r1, #257]	; 0x101
 8012b84:	f103 0020 	add.w	r0, r3, #32
 8012b88:	4468      	add	r0, sp
 8012b8a:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 8012b8e:	4042      	eors	r2, r0
 8012b90:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 8012b94:	3301      	adds	r3, #1
 8012b96:	2b0f      	cmp	r3, #15
 8012b98:	ddf1      	ble.n	8012b7e <AES_CMAC_Final+0xae>
 8012b9a:	e059      	b.n	8012c50 <AES_CMAC_Final+0x180>
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	e7fa      	b.n	8012b96 <AES_CMAC_Final+0xc6>
            LSHIFT( K, K );
 8012ba0:	f103 0220 	add.w	r2, r3, #32
 8012ba4:	eb0d 0102 	add.w	r1, sp, r2
 8012ba8:	f811 cc10 	ldrb.w	ip, [r1, #-16]
 8012bac:	3301      	adds	r3, #1
 8012bae:	f103 0220 	add.w	r2, r3, #32
 8012bb2:	446a      	add	r2, sp
 8012bb4:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8012bb8:	09d2      	lsrs	r2, r2, #7
 8012bba:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 8012bbe:	f801 2c10 	strb.w	r2, [r1, #-16]
 8012bc2:	2b0e      	cmp	r3, #14
 8012bc4:	ddec      	ble.n	8012ba0 <AES_CMAC_Final+0xd0>
 8012bc6:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012bca:	005b      	lsls	r3, r3, #1
 8012bcc:	b2db      	uxtb	r3, r3
 8012bce:	f88d 301f 	strb.w	r3, [sp, #31]
            K[15] ^= 0x87;
 8012bd2:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 8012bd6:	f88d 301f 	strb.w	r3, [sp, #31]
 8012bda:	e019      	b.n	8012c10 <AES_CMAC_Final+0x140>
            LSHIFT( K, K );
 8012bdc:	2300      	movs	r3, #0
 8012bde:	e7f0      	b.n	8012bc2 <AES_CMAC_Final+0xf2>
            LSHIFT( K, K );
 8012be0:	f103 0220 	add.w	r2, r3, #32
 8012be4:	eb0d 0102 	add.w	r1, sp, r2
 8012be8:	f811 cc10 	ldrb.w	ip, [r1, #-16]
 8012bec:	3301      	adds	r3, #1
 8012bee:	f103 0220 	add.w	r2, r3, #32
 8012bf2:	446a      	add	r2, sp
 8012bf4:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8012bf8:	09d2      	lsrs	r2, r2, #7
 8012bfa:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 8012bfe:	f801 2c10 	strb.w	r2, [r1, #-16]
 8012c02:	2b0e      	cmp	r3, #14
 8012c04:	ddec      	ble.n	8012be0 <AES_CMAC_Final+0x110>
 8012c06:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012c0a:	005b      	lsls	r3, r3, #1
 8012c0c:	f88d 301f 	strb.w	r3, [sp, #31]

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8012c10:	4420      	add	r0, r4
 8012c12:	2380      	movs	r3, #128	; 0x80
 8012c14:	f880 3101 	strb.w	r3, [r0, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8012c18:	e003      	b.n	8012c22 <AES_CMAC_Final+0x152>
            ctx->M_last[ctx->M_n] = 0;
 8012c1a:	4423      	add	r3, r4
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8012c22:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8012c26:	3301      	adds	r3, #1
 8012c28:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8012c2c:	2b0f      	cmp	r3, #15
 8012c2e:	d9f4      	bls.n	8012c1a <AES_CMAC_Final+0x14a>

        XOR( K, ctx->M_last );
 8012c30:	2300      	movs	r3, #0
 8012c32:	e00b      	b.n	8012c4c <AES_CMAC_Final+0x17c>
 8012c34:	18e1      	adds	r1, r4, r3
 8012c36:	f891 2101 	ldrb.w	r2, [r1, #257]	; 0x101
 8012c3a:	f103 0020 	add.w	r0, r3, #32
 8012c3e:	4468      	add	r0, sp
 8012c40:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 8012c44:	4042      	eors	r2, r0
 8012c46:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	2b0f      	cmp	r3, #15
 8012c4e:	ddf1      	ble.n	8012c34 <AES_CMAC_Final+0x164>
 8012c50:	2300      	movs	r3, #0
 8012c52:	e009      	b.n	8012c68 <AES_CMAC_Final+0x198>
    }
    XOR( ctx->M_last, ctx->X );
 8012c54:	18e2      	adds	r2, r4, r3
 8012c56:	f892 c0f1 	ldrb.w	ip, [r2, #241]	; 0xf1
 8012c5a:	f892 1101 	ldrb.w	r1, [r2, #257]	; 0x101
 8012c5e:	ea8c 0c01 	eor.w	ip, ip, r1
 8012c62:	f882 c0f1 	strb.w	ip, [r2, #241]	; 0xf1
 8012c66:	3301      	adds	r3, #1
 8012c68:	2b0f      	cmp	r3, #15
 8012c6a:	ddf3      	ble.n	8012c54 <AES_CMAC_Final+0x184>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8012c6c:	2210      	movs	r2, #16
 8012c6e:	f104 01f1 	add.w	r1, r4, #241	; 0xf1
 8012c72:	4668      	mov	r0, sp
 8012c74:	f000 fde7 	bl	8013846 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8012c78:	4622      	mov	r2, r4
 8012c7a:	4629      	mov	r1, r5
 8012c7c:	4668      	mov	r0, sp
 8012c7e:	f000 fa77 	bl	8013170 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8012c82:	2210      	movs	r2, #16
 8012c84:	2100      	movs	r1, #0
 8012c86:	eb0d 0002 	add.w	r0, sp, r2
 8012c8a:	f000 fdf4 	bl	8013876 <memset1>
}
 8012c8e:	b009      	add	sp, #36	; 0x24
 8012c90:	bd30      	pop	{r4, r5, pc}

08012c92 <copy_block>:
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8012c92:	780b      	ldrb	r3, [r1, #0]
 8012c94:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8012c96:	784b      	ldrb	r3, [r1, #1]
 8012c98:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8012c9a:	788b      	ldrb	r3, [r1, #2]
 8012c9c:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8012c9e:	78cb      	ldrb	r3, [r1, #3]
 8012ca0:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8012ca2:	790b      	ldrb	r3, [r1, #4]
 8012ca4:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 8012ca6:	794b      	ldrb	r3, [r1, #5]
 8012ca8:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8012caa:	798b      	ldrb	r3, [r1, #6]
 8012cac:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 8012cae:	79cb      	ldrb	r3, [r1, #7]
 8012cb0:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 8012cb2:	7a0b      	ldrb	r3, [r1, #8]
 8012cb4:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 8012cb6:	7a4b      	ldrb	r3, [r1, #9]
 8012cb8:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 8012cba:	7a8b      	ldrb	r3, [r1, #10]
 8012cbc:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8012cbe:	7acb      	ldrb	r3, [r1, #11]
 8012cc0:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 8012cc2:	7b0b      	ldrb	r3, [r1, #12]
 8012cc4:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8012cc6:	7b4b      	ldrb	r3, [r1, #13]
 8012cc8:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8012cca:	7b8b      	ldrb	r3, [r1, #14]
 8012ccc:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 8012cce:	7bcb      	ldrb	r3, [r1, #15]
 8012cd0:	73c3      	strb	r3, [r0, #15]
#endif
}
 8012cd2:	4770      	bx	lr

08012cd4 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
    while( nn-- )
 8012cd4:	e004      	b.n	8012ce0 <copy_block_nn+0xc>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8012cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012cda:	f800 2b01 	strb.w	r2, [r0], #1
    while( nn-- )
 8012cde:	461a      	mov	r2, r3
 8012ce0:	1e53      	subs	r3, r2, #1
 8012ce2:	b2db      	uxtb	r3, r3
 8012ce4:	2a00      	cmp	r2, #0
 8012ce6:	d1f6      	bne.n	8012cd6 <copy_block_nn+0x2>
}
 8012ce8:	4770      	bx	lr

08012cea <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8012cea:	780b      	ldrb	r3, [r1, #0]
 8012cec:	7802      	ldrb	r2, [r0, #0]
 8012cee:	4053      	eors	r3, r2
 8012cf0:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8012cf2:	784b      	ldrb	r3, [r1, #1]
 8012cf4:	7842      	ldrb	r2, [r0, #1]
 8012cf6:	4053      	eors	r3, r2
 8012cf8:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8012cfa:	788b      	ldrb	r3, [r1, #2]
 8012cfc:	7882      	ldrb	r2, [r0, #2]
 8012cfe:	4053      	eors	r3, r2
 8012d00:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8012d02:	78cb      	ldrb	r3, [r1, #3]
 8012d04:	78c2      	ldrb	r2, [r0, #3]
 8012d06:	4053      	eors	r3, r2
 8012d08:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8012d0a:	790b      	ldrb	r3, [r1, #4]
 8012d0c:	7902      	ldrb	r2, [r0, #4]
 8012d0e:	4053      	eors	r3, r2
 8012d10:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8012d12:	794b      	ldrb	r3, [r1, #5]
 8012d14:	7942      	ldrb	r2, [r0, #5]
 8012d16:	4053      	eors	r3, r2
 8012d18:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8012d1a:	798b      	ldrb	r3, [r1, #6]
 8012d1c:	7982      	ldrb	r2, [r0, #6]
 8012d1e:	4053      	eors	r3, r2
 8012d20:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8012d22:	79cb      	ldrb	r3, [r1, #7]
 8012d24:	79c2      	ldrb	r2, [r0, #7]
 8012d26:	4053      	eors	r3, r2
 8012d28:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8012d2a:	7a0b      	ldrb	r3, [r1, #8]
 8012d2c:	7a02      	ldrb	r2, [r0, #8]
 8012d2e:	4053      	eors	r3, r2
 8012d30:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8012d32:	7a4b      	ldrb	r3, [r1, #9]
 8012d34:	7a42      	ldrb	r2, [r0, #9]
 8012d36:	4053      	eors	r3, r2
 8012d38:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8012d3a:	7a8b      	ldrb	r3, [r1, #10]
 8012d3c:	7a82      	ldrb	r2, [r0, #10]
 8012d3e:	4053      	eors	r3, r2
 8012d40:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8012d42:	7acb      	ldrb	r3, [r1, #11]
 8012d44:	7ac2      	ldrb	r2, [r0, #11]
 8012d46:	4053      	eors	r3, r2
 8012d48:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8012d4a:	7b0b      	ldrb	r3, [r1, #12]
 8012d4c:	7b02      	ldrb	r2, [r0, #12]
 8012d4e:	4053      	eors	r3, r2
 8012d50:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8012d52:	7b4b      	ldrb	r3, [r1, #13]
 8012d54:	7b42      	ldrb	r2, [r0, #13]
 8012d56:	4053      	eors	r3, r2
 8012d58:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8012d5a:	7b8b      	ldrb	r3, [r1, #14]
 8012d5c:	7b82      	ldrb	r2, [r0, #14]
 8012d5e:	4053      	eors	r3, r2
 8012d60:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8012d62:	7bcb      	ldrb	r3, [r1, #15]
 8012d64:	7bc2      	ldrb	r2, [r0, #15]
 8012d66:	4053      	eors	r3, r2
 8012d68:	73c3      	strb	r3, [r0, #15]
#endif
}
 8012d6a:	4770      	bx	lr

08012d6c <copy_and_key>:
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8012d6c:	780b      	ldrb	r3, [r1, #0]
 8012d6e:	f892 c000 	ldrb.w	ip, [r2]
 8012d72:	ea83 030c 	eor.w	r3, r3, ip
 8012d76:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8012d78:	784b      	ldrb	r3, [r1, #1]
 8012d7a:	f892 c001 	ldrb.w	ip, [r2, #1]
 8012d7e:	ea83 030c 	eor.w	r3, r3, ip
 8012d82:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8012d84:	788b      	ldrb	r3, [r1, #2]
 8012d86:	f892 c002 	ldrb.w	ip, [r2, #2]
 8012d8a:	ea83 030c 	eor.w	r3, r3, ip
 8012d8e:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8012d90:	78cb      	ldrb	r3, [r1, #3]
 8012d92:	f892 c003 	ldrb.w	ip, [r2, #3]
 8012d96:	ea83 030c 	eor.w	r3, r3, ip
 8012d9a:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8012d9c:	790b      	ldrb	r3, [r1, #4]
 8012d9e:	f892 c004 	ldrb.w	ip, [r2, #4]
 8012da2:	ea83 030c 	eor.w	r3, r3, ip
 8012da6:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8012da8:	794b      	ldrb	r3, [r1, #5]
 8012daa:	f892 c005 	ldrb.w	ip, [r2, #5]
 8012dae:	ea83 030c 	eor.w	r3, r3, ip
 8012db2:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8012db4:	798b      	ldrb	r3, [r1, #6]
 8012db6:	f892 c006 	ldrb.w	ip, [r2, #6]
 8012dba:	ea83 030c 	eor.w	r3, r3, ip
 8012dbe:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8012dc0:	79cb      	ldrb	r3, [r1, #7]
 8012dc2:	f892 c007 	ldrb.w	ip, [r2, #7]
 8012dc6:	ea83 030c 	eor.w	r3, r3, ip
 8012dca:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8012dcc:	7a0b      	ldrb	r3, [r1, #8]
 8012dce:	f892 c008 	ldrb.w	ip, [r2, #8]
 8012dd2:	ea83 030c 	eor.w	r3, r3, ip
 8012dd6:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8012dd8:	7a4b      	ldrb	r3, [r1, #9]
 8012dda:	f892 c009 	ldrb.w	ip, [r2, #9]
 8012dde:	ea83 030c 	eor.w	r3, r3, ip
 8012de2:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8012de4:	7a8b      	ldrb	r3, [r1, #10]
 8012de6:	f892 c00a 	ldrb.w	ip, [r2, #10]
 8012dea:	ea83 030c 	eor.w	r3, r3, ip
 8012dee:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8012df0:	7acb      	ldrb	r3, [r1, #11]
 8012df2:	f892 c00b 	ldrb.w	ip, [r2, #11]
 8012df6:	ea83 030c 	eor.w	r3, r3, ip
 8012dfa:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8012dfc:	7b0b      	ldrb	r3, [r1, #12]
 8012dfe:	f892 c00c 	ldrb.w	ip, [r2, #12]
 8012e02:	ea83 030c 	eor.w	r3, r3, ip
 8012e06:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8012e08:	7b4b      	ldrb	r3, [r1, #13]
 8012e0a:	f892 c00d 	ldrb.w	ip, [r2, #13]
 8012e0e:	ea83 030c 	eor.w	r3, r3, ip
 8012e12:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8012e14:	7b8b      	ldrb	r3, [r1, #14]
 8012e16:	f892 c00e 	ldrb.w	ip, [r2, #14]
 8012e1a:	ea83 030c 	eor.w	r3, r3, ip
 8012e1e:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8012e20:	7bcb      	ldrb	r3, [r1, #15]
 8012e22:	7bd2      	ldrb	r2, [r2, #15]
 8012e24:	4053      	eors	r3, r2
 8012e26:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8012e28:	4770      	bx	lr

08012e2a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8012e2a:	b508      	push	{r3, lr}
    xor_block(d, k);
 8012e2c:	f7ff ff5d 	bl	8012cea <xor_block>
}
 8012e30:	bd08      	pop	{r3, pc}
	...

08012e34 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8012e34:	7802      	ldrb	r2, [r0, #0]
 8012e36:	4b18      	ldr	r3, [pc, #96]	; (8012e98 <shift_sub_rows+0x64>)
 8012e38:	5c9a      	ldrb	r2, [r3, r2]
 8012e3a:	7002      	strb	r2, [r0, #0]
 8012e3c:	7902      	ldrb	r2, [r0, #4]
 8012e3e:	5c9a      	ldrb	r2, [r3, r2]
 8012e40:	7102      	strb	r2, [r0, #4]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8012e42:	7a02      	ldrb	r2, [r0, #8]
 8012e44:	5c9a      	ldrb	r2, [r3, r2]
 8012e46:	7202      	strb	r2, [r0, #8]
 8012e48:	7b02      	ldrb	r2, [r0, #12]
 8012e4a:	5c9a      	ldrb	r2, [r3, r2]
 8012e4c:	7302      	strb	r2, [r0, #12]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8012e4e:	7842      	ldrb	r2, [r0, #1]
 8012e50:	7941      	ldrb	r1, [r0, #5]
 8012e52:	5c59      	ldrb	r1, [r3, r1]
 8012e54:	7041      	strb	r1, [r0, #1]
 8012e56:	7a41      	ldrb	r1, [r0, #9]
 8012e58:	5c59      	ldrb	r1, [r3, r1]
 8012e5a:	7141      	strb	r1, [r0, #5]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8012e5c:	7b41      	ldrb	r1, [r0, #13]
 8012e5e:	5c59      	ldrb	r1, [r3, r1]
 8012e60:	7241      	strb	r1, [r0, #9]
 8012e62:	5c9a      	ldrb	r2, [r3, r2]
 8012e64:	7342      	strb	r2, [r0, #13]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8012e66:	7882      	ldrb	r2, [r0, #2]
 8012e68:	7a81      	ldrb	r1, [r0, #10]
 8012e6a:	5c59      	ldrb	r1, [r3, r1]
 8012e6c:	7081      	strb	r1, [r0, #2]
 8012e6e:	5c9a      	ldrb	r2, [r3, r2]
 8012e70:	7282      	strb	r2, [r0, #10]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8012e72:	7982      	ldrb	r2, [r0, #6]
 8012e74:	7b81      	ldrb	r1, [r0, #14]
 8012e76:	5c59      	ldrb	r1, [r3, r1]
 8012e78:	7181      	strb	r1, [r0, #6]
 8012e7a:	5c9a      	ldrb	r2, [r3, r2]
 8012e7c:	7382      	strb	r2, [r0, #14]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8012e7e:	7bc2      	ldrb	r2, [r0, #15]
 8012e80:	7ac1      	ldrb	r1, [r0, #11]
 8012e82:	5c59      	ldrb	r1, [r3, r1]
 8012e84:	73c1      	strb	r1, [r0, #15]
 8012e86:	79c1      	ldrb	r1, [r0, #7]
 8012e88:	5c59      	ldrb	r1, [r3, r1]
 8012e8a:	72c1      	strb	r1, [r0, #11]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8012e8c:	78c1      	ldrb	r1, [r0, #3]
 8012e8e:	5c59      	ldrb	r1, [r3, r1]
 8012e90:	71c1      	strb	r1, [r0, #7]
 8012e92:	5c9b      	ldrb	r3, [r3, r2]
 8012e94:	70c3      	strb	r3, [r0, #3]
}
 8012e96:	4770      	bx	lr
 8012e98:	08016e24 	.word	0x08016e24

08012e9c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8012e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ea0:	b084      	sub	sp, #16
 8012ea2:	4604      	mov	r4, r0
    block_copy(st, dt);
 8012ea4:	4601      	mov	r1, r0
 8012ea6:	4668      	mov	r0, sp
 8012ea8:	f7ff fef3 	bl	8012c92 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8012eac:	f89d c000 	ldrb.w	ip, [sp]
 8012eb0:	4b6a      	ldr	r3, [pc, #424]	; (801305c <mix_sub_columns+0x1c0>)
 8012eb2:	f813 000c 	ldrb.w	r0, [r3, ip]
 8012eb6:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8012eba:	4a69      	ldr	r2, [pc, #420]	; (8013060 <mix_sub_columns+0x1c4>)
 8012ebc:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012ec0:	f89d e00a 	ldrb.w	lr, [sp, #10]
 8012ec4:	4967      	ldr	r1, [pc, #412]	; (8013064 <mix_sub_columns+0x1c8>)
 8012ec6:	f811 500e 	ldrb.w	r5, [r1, lr]
 8012eca:	f89d 700f 	ldrb.w	r7, [sp, #15]
 8012ece:	5dce      	ldrb	r6, [r1, r7]
 8012ed0:	ea80 0009 	eor.w	r0, r0, r9
 8012ed4:	4068      	eors	r0, r5
 8012ed6:	4070      	eors	r0, r6
 8012ed8:	7020      	strb	r0, [r4, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8012eda:	f811 000c 	ldrb.w	r0, [r1, ip]
 8012ede:	f813 a008 	ldrb.w	sl, [r3, r8]
 8012ee2:	f812 900e 	ldrb.w	r9, [r2, lr]
 8012ee6:	ea80 0a0a 	eor.w	sl, r0, sl
 8012eea:	ea89 090a 	eor.w	r9, r9, sl
 8012eee:	ea86 0609 	eor.w	r6, r6, r9
 8012ef2:	7066      	strb	r6, [r4, #1]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8012ef4:	f811 8008 	ldrb.w	r8, [r1, r8]
 8012ef8:	f813 e00e 	ldrb.w	lr, [r3, lr]
 8012efc:	5dd6      	ldrb	r6, [r2, r7]
 8012efe:	ea80 0008 	eor.w	r0, r0, r8
 8012f02:	ea8e 0000 	eor.w	r0, lr, r0
 8012f06:	4070      	eors	r0, r6
 8012f08:	70a0      	strb	r0, [r4, #2]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8012f0a:	f812 600c 	ldrb.w	r6, [r2, ip]
 8012f0e:	5dd8      	ldrb	r0, [r3, r7]
 8012f10:	ea86 0608 	eor.w	r6, r6, r8
 8012f14:	4075      	eors	r5, r6
 8012f16:	4068      	eors	r0, r5
 8012f18:	70e0      	strb	r0, [r4, #3]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8012f1a:	f89d c004 	ldrb.w	ip, [sp, #4]
 8012f1e:	f813 000c 	ldrb.w	r0, [r3, ip]
 8012f22:	f89d 8009 	ldrb.w	r8, [sp, #9]
 8012f26:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012f2a:	f89d e00e 	ldrb.w	lr, [sp, #14]
 8012f2e:	f811 500e 	ldrb.w	r5, [r1, lr]
 8012f32:	f89d 7003 	ldrb.w	r7, [sp, #3]
 8012f36:	5dce      	ldrb	r6, [r1, r7]
 8012f38:	ea80 0009 	eor.w	r0, r0, r9
 8012f3c:	4068      	eors	r0, r5
 8012f3e:	4070      	eors	r0, r6
 8012f40:	7120      	strb	r0, [r4, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8012f42:	f811 000c 	ldrb.w	r0, [r1, ip]
 8012f46:	f813 a008 	ldrb.w	sl, [r3, r8]
 8012f4a:	f812 900e 	ldrb.w	r9, [r2, lr]
 8012f4e:	ea80 0a0a 	eor.w	sl, r0, sl
 8012f52:	ea89 090a 	eor.w	r9, r9, sl
 8012f56:	ea86 0609 	eor.w	r6, r6, r9
 8012f5a:	7166      	strb	r6, [r4, #5]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8012f5c:	f811 8008 	ldrb.w	r8, [r1, r8]
 8012f60:	f813 e00e 	ldrb.w	lr, [r3, lr]
 8012f64:	5dd6      	ldrb	r6, [r2, r7]
 8012f66:	ea80 0008 	eor.w	r0, r0, r8
 8012f6a:	ea8e 0000 	eor.w	r0, lr, r0
 8012f6e:	4070      	eors	r0, r6
 8012f70:	71a0      	strb	r0, [r4, #6]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8012f72:	f812 600c 	ldrb.w	r6, [r2, ip]
 8012f76:	5dd8      	ldrb	r0, [r3, r7]
 8012f78:	ea86 0608 	eor.w	r6, r6, r8
 8012f7c:	4075      	eors	r5, r6
 8012f7e:	4068      	eors	r0, r5
 8012f80:	71e0      	strb	r0, [r4, #7]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8012f82:	f89d c008 	ldrb.w	ip, [sp, #8]
 8012f86:	f813 000c 	ldrb.w	r0, [r3, ip]
 8012f8a:	f89d 800d 	ldrb.w	r8, [sp, #13]
 8012f8e:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012f92:	f89d e002 	ldrb.w	lr, [sp, #2]
 8012f96:	f811 500e 	ldrb.w	r5, [r1, lr]
 8012f9a:	f89d 7007 	ldrb.w	r7, [sp, #7]
 8012f9e:	5dce      	ldrb	r6, [r1, r7]
 8012fa0:	ea80 0009 	eor.w	r0, r0, r9
 8012fa4:	4068      	eors	r0, r5
 8012fa6:	4070      	eors	r0, r6
 8012fa8:	7220      	strb	r0, [r4, #8]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8012faa:	f811 000c 	ldrb.w	r0, [r1, ip]
 8012fae:	f813 a008 	ldrb.w	sl, [r3, r8]
 8012fb2:	f812 900e 	ldrb.w	r9, [r2, lr]
 8012fb6:	ea80 0a0a 	eor.w	sl, r0, sl
 8012fba:	ea89 090a 	eor.w	r9, r9, sl
 8012fbe:	ea86 0609 	eor.w	r6, r6, r9
 8012fc2:	7266      	strb	r6, [r4, #9]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8012fc4:	f811 8008 	ldrb.w	r8, [r1, r8]
 8012fc8:	f813 e00e 	ldrb.w	lr, [r3, lr]
 8012fcc:	5dd6      	ldrb	r6, [r2, r7]
 8012fce:	ea80 0008 	eor.w	r0, r0, r8
 8012fd2:	ea8e 0000 	eor.w	r0, lr, r0
 8012fd6:	4070      	eors	r0, r6
 8012fd8:	72a0      	strb	r0, [r4, #10]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8012fda:	f812 600c 	ldrb.w	r6, [r2, ip]
 8012fde:	5dd8      	ldrb	r0, [r3, r7]
 8012fe0:	ea86 0608 	eor.w	r6, r6, r8
 8012fe4:	4075      	eors	r5, r6
 8012fe6:	4068      	eors	r0, r5
 8012fe8:	72e0      	strb	r0, [r4, #11]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8012fea:	f89d 600c 	ldrb.w	r6, [sp, #12]
 8012fee:	5d98      	ldrb	r0, [r3, r6]
 8012ff0:	f89d 8001 	ldrb.w	r8, [sp, #1]
 8012ff4:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012ff8:	f89d 7006 	ldrb.w	r7, [sp, #6]
 8012ffc:	f811 c007 	ldrb.w	ip, [r1, r7]
 8013000:	f89d 500b 	ldrb.w	r5, [sp, #11]
 8013004:	f811 e005 	ldrb.w	lr, [r1, r5]
 8013008:	ea80 0009 	eor.w	r0, r0, r9
 801300c:	ea8c 0000 	eor.w	r0, ip, r0
 8013010:	ea8e 0000 	eor.w	r0, lr, r0
 8013014:	7320      	strb	r0, [r4, #12]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8013016:	5d88      	ldrb	r0, [r1, r6]
 8013018:	f813 a008 	ldrb.w	sl, [r3, r8]
 801301c:	f812 9007 	ldrb.w	r9, [r2, r7]
 8013020:	ea80 0a0a 	eor.w	sl, r0, sl
 8013024:	ea89 090a 	eor.w	r9, r9, sl
 8013028:	ea8e 0e09 	eor.w	lr, lr, r9
 801302c:	f884 e00d 	strb.w	lr, [r4, #13]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8013030:	f811 1008 	ldrb.w	r1, [r1, r8]
 8013034:	f813 e007 	ldrb.w	lr, [r3, r7]
 8013038:	5d57      	ldrb	r7, [r2, r5]
 801303a:	4048      	eors	r0, r1
 801303c:	ea8e 0000 	eor.w	r0, lr, r0
 8013040:	4078      	eors	r0, r7
 8013042:	73a0      	strb	r0, [r4, #14]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8013044:	5d92      	ldrb	r2, [r2, r6]
 8013046:	5d5b      	ldrb	r3, [r3, r5]
 8013048:	4051      	eors	r1, r2
 801304a:	ea8c 0c01 	eor.w	ip, ip, r1
 801304e:	ea83 030c 	eor.w	r3, r3, ip
 8013052:	73e3      	strb	r3, [r4, #15]
  }
 8013054:	b004      	add	sp, #16
 8013056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801305a:	bf00      	nop
 801305c:	08016c24 	.word	0x08016c24
 8013060:	08016d24 	.word	0x08016d24
 8013064:	08016e24 	.word	0x08016e24

08013068 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8013068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801306c:	4614      	mov	r4, r2
    uint8_t cc, rc, hi;

    switch( keylen )
 801306e:	f1a1 0310 	sub.w	r3, r1, #16
 8013072:	b2db      	uxtb	r3, r3
 8013074:	2b10      	cmp	r3, #16
 8013076:	d806      	bhi.n	8013086 <lorawan_aes_set_key+0x1e>
 8013078:	460d      	mov	r5, r1
 801307a:	4a3b      	ldr	r2, [pc, #236]	; (8013168 <lorawan_aes_set_key+0x100>)
 801307c:	fa22 f303 	lsr.w	r3, r2, r3
 8013080:	f013 0f01 	tst.w	r3, #1
 8013084:	d105      	bne.n	8013092 <lorawan_aes_set_key+0x2a>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8013086:	2300      	movs	r3, #0
 8013088:	f884 30f0 	strb.w	r3, [r4, #240]	; 0xf0
        return ( uint8_t )-1;
 801308c:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 801308e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    block_copy_nn(ctx->ksch, key, keylen);
 8013092:	460a      	mov	r2, r1
 8013094:	4601      	mov	r1, r0
 8013096:	4620      	mov	r0, r4
 8013098:	f7ff fe1c 	bl	8012cd4 <copy_block_nn>
    hi = (keylen + 28) << 2;
 801309c:	f105 031c 	add.w	r3, r5, #28
 80130a0:	b2db      	uxtb	r3, r3
 80130a2:	009b      	lsls	r3, r3, #2
 80130a4:	fa5f fe83 	uxtb.w	lr, r3
    ctx->rnd = (hi >> 4) - 1;
 80130a8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80130ac:	3b01      	subs	r3, #1
 80130ae:	f884 30f0 	strb.w	r3, [r4, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80130b2:	462b      	mov	r3, r5
 80130b4:	f04f 0c01 	mov.w	ip, #1
 80130b8:	e023      	b.n	8013102 <lorawan_aes_set_key+0x9a>
        else if( keylen > 24 && cc % keylen == 16 )
 80130ba:	2d18      	cmp	r5, #24
 80130bc:	d901      	bls.n	80130c2 <lorawan_aes_set_key+0x5a>
 80130be:	2a10      	cmp	r2, #16
 80130c0:	d048      	beq.n	8013154 <lorawan_aes_set_key+0xec>
        tt = cc - keylen;
 80130c2:	1b5a      	subs	r2, r3, r5
 80130c4:	b2d2      	uxtb	r2, r2
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 80130c6:	f814 9002 	ldrb.w	r9, [r4, r2]
 80130ca:	ea89 0808 	eor.w	r8, r9, r8
 80130ce:	f804 8000 	strb.w	r8, [r4, r0]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 80130d2:	f102 0801 	add.w	r8, r2, #1
 80130d6:	f814 8008 	ldrb.w	r8, [r4, r8]
 80130da:	f100 0901 	add.w	r9, r0, #1
 80130de:	ea88 0707 	eor.w	r7, r8, r7
 80130e2:	f804 7009 	strb.w	r7, [r4, r9]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 80130e6:	1c97      	adds	r7, r2, #2
 80130e8:	5de7      	ldrb	r7, [r4, r7]
 80130ea:	f100 0802 	add.w	r8, r0, #2
 80130ee:	407e      	eors	r6, r7
 80130f0:	f804 6008 	strb.w	r6, [r4, r8]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 80130f4:	3203      	adds	r2, #3
 80130f6:	5ca6      	ldrb	r6, [r4, r2]
 80130f8:	1cc2      	adds	r2, r0, #3
 80130fa:	4071      	eors	r1, r6
 80130fc:	54a1      	strb	r1, [r4, r2]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80130fe:	3304      	adds	r3, #4
 8013100:	b2db      	uxtb	r3, r3
 8013102:	4573      	cmp	r3, lr
 8013104:	d22d      	bcs.n	8013162 <lorawan_aes_set_key+0xfa>
        t0 = ctx->ksch[cc - 4];
 8013106:	4618      	mov	r0, r3
 8013108:	1f1a      	subs	r2, r3, #4
 801310a:	f814 8002 	ldrb.w	r8, [r4, r2]
        t1 = ctx->ksch[cc - 3];
 801310e:	1eda      	subs	r2, r3, #3
 8013110:	5ca7      	ldrb	r7, [r4, r2]
        t2 = ctx->ksch[cc - 2];
 8013112:	1e9a      	subs	r2, r3, #2
 8013114:	5ca6      	ldrb	r6, [r4, r2]
        t3 = ctx->ksch[cc - 1];
 8013116:	1e5a      	subs	r2, r3, #1
 8013118:	5ca1      	ldrb	r1, [r4, r2]
        if( cc % keylen == 0 )
 801311a:	fbb3 f2f5 	udiv	r2, r3, r5
 801311e:	fb05 3212 	mls	r2, r5, r2, r3
 8013122:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8013126:	d1c8      	bne.n	80130ba <lorawan_aes_set_key+0x52>
            t0 = s_box(t1) ^ rc;
 8013128:	4a10      	ldr	r2, [pc, #64]	; (801316c <lorawan_aes_set_key+0x104>)
 801312a:	f812 9007 	ldrb.w	r9, [r2, r7]
 801312e:	ea89 090c 	eor.w	r9, r9, ip
            t1 = s_box(t2);
 8013132:	5d97      	ldrb	r7, [r2, r6]
            t2 = s_box(t3);
 8013134:	5c56      	ldrb	r6, [r2, r1]
            t3 = s_box(tt);
 8013136:	f812 1008 	ldrb.w	r1, [r2, r8]
            rc = f2(rc);
 801313a:	ea4f 12dc 	mov.w	r2, ip, lsr #7
 801313e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8013142:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8013146:	b2d2      	uxtb	r2, r2
 8013148:	ea82 024c 	eor.w	r2, r2, ip, lsl #1
 801314c:	fa5f fc82 	uxtb.w	ip, r2
            t0 = s_box(t1) ^ rc;
 8013150:	46c8      	mov	r8, r9
 8013152:	e7b6      	b.n	80130c2 <lorawan_aes_set_key+0x5a>
            t0 = s_box(t0);
 8013154:	4a05      	ldr	r2, [pc, #20]	; (801316c <lorawan_aes_set_key+0x104>)
 8013156:	f812 8008 	ldrb.w	r8, [r2, r8]
            t1 = s_box(t1);
 801315a:	5dd7      	ldrb	r7, [r2, r7]
            t2 = s_box(t2);
 801315c:	5d96      	ldrb	r6, [r2, r6]
            t3 = s_box(t3);
 801315e:	5c51      	ldrb	r1, [r2, r1]
 8013160:	e7af      	b.n	80130c2 <lorawan_aes_set_key+0x5a>
    return 0;
 8013162:	2000      	movs	r0, #0
 8013164:	e793      	b.n	801308e <lorawan_aes_set_key+0x26>
 8013166:	bf00      	nop
 8013168:	00010101 	.word	0x00010101
 801316c:	08016e24 	.word	0x08016e24

08013170 <lorawan_aes_encrypt>:

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
    if( ctx->rnd )
 8013170:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
 8013174:	b31b      	cbz	r3, 80131be <lorawan_aes_encrypt+0x4e>
{
 8013176:	b570      	push	{r4, r5, r6, lr}
 8013178:	b084      	sub	sp, #16
 801317a:	460e      	mov	r6, r1
 801317c:	4615      	mov	r5, r2
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 801317e:	4601      	mov	r1, r0
 8013180:	4668      	mov	r0, sp
 8013182:	f7ff fdf3 	bl	8012d6c <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8013186:	2401      	movs	r4, #1
 8013188:	e009      	b.n	801319e <lorawan_aes_encrypt+0x2e>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 801318a:	4668      	mov	r0, sp
 801318c:	f7ff fe86 	bl	8012e9c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8013190:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8013194:	4668      	mov	r0, sp
 8013196:	f7ff fe48 	bl	8012e2a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 801319a:	3401      	adds	r4, #1
 801319c:	b2e4      	uxtb	r4, r4
 801319e:	f895 30f0 	ldrb.w	r3, [r5, #240]	; 0xf0
 80131a2:	42a3      	cmp	r3, r4
 80131a4:	d8f1      	bhi.n	801318a <lorawan_aes_encrypt+0x1a>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 80131a6:	4668      	mov	r0, sp
 80131a8:	f7ff fe44 	bl	8012e34 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 80131ac:	eb05 1204 	add.w	r2, r5, r4, lsl #4
 80131b0:	4669      	mov	r1, sp
 80131b2:	4630      	mov	r0, r6
 80131b4:	f7ff fdda 	bl	8012d6c <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 80131b8:	2000      	movs	r0, #0
}
 80131ba:	b004      	add	sp, #16
 80131bc:	bd70      	pop	{r4, r5, r6, pc}
        return ( uint8_t )-1;
 80131be:	20ff      	movs	r0, #255	; 0xff
}
 80131c0:	4770      	bx	lr
	...

080131c4 <GetKeyByID>:
}

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80131c4:	2300      	movs	r3, #0
 80131c6:	2b0a      	cmp	r3, #10
 80131c8:	d817      	bhi.n	80131fa <GetKeyByID+0x36>
{
 80131ca:	b410      	push	{r4}
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 80131cc:	4a0c      	ldr	r2, [pc, #48]	; (8013200 <GetKeyByID+0x3c>)
 80131ce:	6814      	ldr	r4, [r2, #0]
 80131d0:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 80131d4:	4422      	add	r2, r4
 80131d6:	7e12      	ldrb	r2, [r2, #24]
 80131d8:	4282      	cmp	r2, r0
 80131da:	d006      	beq.n	80131ea <GetKeyByID+0x26>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80131dc:	3301      	adds	r3, #1
 80131de:	b2db      	uxtb	r3, r3
 80131e0:	2b0a      	cmp	r3, #10
 80131e2:	d9f3      	bls.n	80131cc <GetKeyByID+0x8>
        {
            *keyItem = &( SeNvm->KeyList[i] );
            return SECURE_ELEMENT_SUCCESS;
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80131e4:	2003      	movs	r0, #3
}
 80131e6:	bc10      	pop	{r4}
 80131e8:	4770      	bx	lr
            *keyItem = &( SeNvm->KeyList[i] );
 80131ea:	eb03 1c03 	add.w	ip, r3, r3, lsl #4
 80131ee:	f10c 0c18 	add.w	ip, ip, #24
 80131f2:	4464      	add	r4, ip
 80131f4:	600c      	str	r4, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 80131f6:	2000      	movs	r0, #0
 80131f8:	e7f5      	b.n	80131e6 <GetKeyByID+0x22>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80131fa:	2003      	movs	r0, #3
}
 80131fc:	4770      	bx	lr
 80131fe:	bf00      	nop
 8013200:	20003aac 	.word	0x20003aac

08013204 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 8013204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013208:	b0cc      	sub	sp, #304	; 0x130
 801320a:	9d52      	ldr	r5, [sp, #328]	; 0x148
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 801320c:	b3a9      	cbz	r1, 801327a <ComputeCmac+0x76>
 801320e:	4607      	mov	r7, r0
 8013210:	4616      	mov	r6, r2
 8013212:	461c      	mov	r4, r3
 8013214:	4688      	mov	r8, r1
 8013216:	b395      	cbz	r5, 801327e <ComputeCmac+0x7a>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 8013218:	a802      	add	r0, sp, #8
 801321a:	f7ff fbd5 	bl	80129c8 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 801321e:	a901      	add	r1, sp, #4
 8013220:	4620      	mov	r0, r4
 8013222:	f7ff ffcf 	bl	80131c4 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8013226:	4604      	mov	r4, r0
 8013228:	b118      	cbz	r0, 8013232 <ComputeCmac+0x2e>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
}
 801322a:	4620      	mov	r0, r4
 801322c:	b04c      	add	sp, #304	; 0x130
 801322e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 8013232:	9901      	ldr	r1, [sp, #4]
 8013234:	3101      	adds	r1, #1
 8013236:	a802      	add	r0, sp, #8
 8013238:	f7ff fbd5 	bl	80129e6 <AES_CMAC_SetKey>
        if( micBxBuffer != NULL )
 801323c:	b127      	cbz	r7, 8013248 <ComputeCmac+0x44>
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 801323e:	2210      	movs	r2, #16
 8013240:	4639      	mov	r1, r7
 8013242:	a802      	add	r0, sp, #8
 8013244:	f7ff fbd6 	bl	80129f4 <AES_CMAC_Update>
        AES_CMAC_Update( aesCmacCtx, buffer, size );
 8013248:	4632      	mov	r2, r6
 801324a:	4641      	mov	r1, r8
 801324c:	a802      	add	r0, sp, #8
 801324e:	f7ff fbd1 	bl	80129f4 <AES_CMAC_Update>
        AES_CMAC_Final( Cmac, aesCmacCtx );
 8013252:	a902      	add	r1, sp, #8
 8013254:	a848      	add	r0, sp, #288	; 0x120
 8013256:	f7ff fc3b 	bl	8012ad0 <AES_CMAC_Final>
        *cmac = GET_UINT32_LE( Cmac, 0 );
 801325a:	f89d 3120 	ldrb.w	r3, [sp, #288]	; 0x120
 801325e:	f89d 2121 	ldrb.w	r2, [sp, #289]	; 0x121
 8013262:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8013266:	f89d 2122 	ldrb.w	r2, [sp, #290]	; 0x122
 801326a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801326e:	f89d 2123 	ldrb.w	r2, [sp, #291]	; 0x123
 8013272:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8013276:	602b      	str	r3, [r5, #0]
 8013278:	e7d7      	b.n	801322a <ComputeCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 801327a:	2402      	movs	r4, #2
 801327c:	e7d5      	b.n	801322a <ComputeCmac+0x26>
 801327e:	2402      	movs	r4, #2
 8013280:	e7d3      	b.n	801322a <ComputeCmac+0x26>
	...

08013284 <SecureElementInit>:
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
    if( nvm == NULL )
 8013284:	b140      	cbz	r0, 8013298 <SecureElementInit+0x14>
{
 8013286:	b508      	push	{r3, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 8013288:	4a04      	ldr	r2, [pc, #16]	; (801329c <SecureElementInit+0x18>)
 801328a:	6010      	str	r0, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 801328c:	22d8      	movs	r2, #216	; 0xd8
 801328e:	4904      	ldr	r1, [pc, #16]	; (80132a0 <SecureElementInit+0x1c>)
 8013290:	f000 fad9 	bl	8013846 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 8013294:	2000      	movs	r0, #0
}
 8013296:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8013298:	2002      	movs	r0, #2
}
 801329a:	4770      	bx	lr
 801329c:	20003aac 	.word	0x20003aac
 80132a0:	0803e500 	.word	0x0803e500

080132a4 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80132a4:	2300      	movs	r3, #0
 80132a6:	2b0a      	cmp	r3, #10
 80132a8:	d817      	bhi.n	80132da <SecureElementGetKeyByID+0x36>
{
 80132aa:	b410      	push	{r4}
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 80132ac:	4a0c      	ldr	r2, [pc, #48]	; (80132e0 <SecureElementGetKeyByID+0x3c>)
 80132ae:	6814      	ldr	r4, [r2, #0]
 80132b0:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 80132b4:	4422      	add	r2, r4
 80132b6:	7e12      	ldrb	r2, [r2, #24]
 80132b8:	4282      	cmp	r2, r0
 80132ba:	d006      	beq.n	80132ca <SecureElementGetKeyByID+0x26>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80132bc:	3301      	adds	r3, #1
 80132be:	b2db      	uxtb	r3, r3
 80132c0:	2b0a      	cmp	r3, #10
 80132c2:	d9f3      	bls.n	80132ac <SecureElementGetKeyByID+0x8>
            *keyItem = &( SeNvm->KeyList[i] );
            return SECURE_ELEMENT_SUCCESS;
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80132c4:	2003      	movs	r0, #3
}
 80132c6:	bc10      	pop	{r4}
 80132c8:	4770      	bx	lr
            *keyItem = &( SeNvm->KeyList[i] );
 80132ca:	eb03 1c03 	add.w	ip, r3, r3, lsl #4
 80132ce:	f10c 0c18 	add.w	ip, ip, #24
 80132d2:	4464      	add	r4, ip
 80132d4:	600c      	str	r4, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 80132d6:	2000      	movs	r0, #0
 80132d8:	e7f5      	b.n	80132c6 <SecureElementGetKeyByID+0x22>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80132da:	2003      	movs	r0, #3
}
 80132dc:	4770      	bx	lr
 80132de:	bf00      	nop
 80132e0:	20003aac 	.word	0x20003aac

080132e4 <PrintKey>:
{
 80132e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132e8:	b099      	sub	sp, #100	; 0x64
 80132ea:	4604      	mov	r4, r0
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 80132ec:	a917      	add	r1, sp, #92	; 0x5c
 80132ee:	f7ff ffd9 	bl	80132a4 <SecureElementGetKeyByID>
 80132f2:	4603      	mov	r3, r0
 80132f4:	2800      	cmp	r0, #0
 80132f6:	d042      	beq.n	801337e <PrintKey+0x9a>
}
 80132f8:	b019      	add	sp, #100	; 0x64
 80132fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                MW_LOG( TS_OFF, VLEVEL_M,
 80132fe:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8013302:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 8013306:	689b      	ldr	r3, [r3, #8]
 8013308:	9313      	str	r3, [sp, #76]	; 0x4c
 801330a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801330c:	785a      	ldrb	r2, [r3, #1]
 801330e:	9214      	str	r2, [sp, #80]	; 0x50
 8013310:	7899      	ldrb	r1, [r3, #2]
 8013312:	9115      	str	r1, [sp, #84]	; 0x54
 8013314:	78da      	ldrb	r2, [r3, #3]
 8013316:	7919      	ldrb	r1, [r3, #4]
 8013318:	7958      	ldrb	r0, [r3, #5]
 801331a:	799c      	ldrb	r4, [r3, #6]
 801331c:	79dd      	ldrb	r5, [r3, #7]
 801331e:	7a1e      	ldrb	r6, [r3, #8]
 8013320:	7a5f      	ldrb	r7, [r3, #9]
 8013322:	f893 c00a 	ldrb.w	ip, [r3, #10]
 8013326:	f893 e00b 	ldrb.w	lr, [r3, #11]
 801332a:	f893 800c 	ldrb.w	r8, [r3, #12]
 801332e:	f893 900d 	ldrb.w	r9, [r3, #13]
 8013332:	f893 a00e 	ldrb.w	sl, [r3, #14]
 8013336:	f893 b00f 	ldrb.w	fp, [r3, #15]
 801333a:	7c1b      	ldrb	r3, [r3, #16]
 801333c:	9310      	str	r3, [sp, #64]	; 0x40
 801333e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 8013342:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8013346:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 801334a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 801334e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8013352:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 8013356:	9709      	str	r7, [sp, #36]	; 0x24
 8013358:	9608      	str	r6, [sp, #32]
 801335a:	9507      	str	r5, [sp, #28]
 801335c:	9406      	str	r4, [sp, #24]
 801335e:	9005      	str	r0, [sp, #20]
 8013360:	9104      	str	r1, [sp, #16]
 8013362:	9203      	str	r2, [sp, #12]
 8013364:	9915      	ldr	r1, [sp, #84]	; 0x54
 8013366:	9102      	str	r1, [sp, #8]
 8013368:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801336a:	9201      	str	r2, [sp, #4]
 801336c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801336e:	9300      	str	r3, [sp, #0]
 8013370:	4b09      	ldr	r3, [pc, #36]	; (8013398 <PrintKey+0xb4>)
 8013372:	2200      	movs	r2, #0
 8013374:	4611      	mov	r1, r2
 8013376:	2002      	movs	r0, #2
 8013378:	f002 f942 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
                return;
 801337c:	e7bc      	b.n	80132f8 <PrintKey+0x14>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 801337e:	2b0a      	cmp	r3, #10
 8013380:	d8ba      	bhi.n	80132f8 <PrintKey+0x14>
            if( KeyLabel[i].keyID == keyID )
 8013382:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8013386:	4905      	ldr	r1, [pc, #20]	; (801339c <PrintKey+0xb8>)
 8013388:	f811 2022 	ldrb.w	r2, [r1, r2, lsl #2]
 801338c:	42a2      	cmp	r2, r4
 801338e:	d0b6      	beq.n	80132fe <PrintKey+0x1a>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8013390:	3301      	adds	r3, #1
 8013392:	b2db      	uxtb	r3, r3
 8013394:	e7f3      	b.n	801337e <PrintKey+0x9a>
 8013396:	bf00      	nop
 8013398:	08016f24 	.word	0x08016f24
 801339c:	080170bc 	.word	0x080170bc

080133a0 <SecureElementComputeAesCmac>:
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
    if( keyID >= MC_KE_KEY )
 80133a0:	2b0b      	cmp	r3, #11
 80133a2:	d80a      	bhi.n	80133ba <SecureElementComputeAesCmac+0x1a>
{
 80133a4:	b500      	push	{lr}
 80133a6:	b083      	sub	sp, #12
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 80133a8:	f8dd c010 	ldr.w	ip, [sp, #16]
 80133ac:	f8cd c000 	str.w	ip, [sp]
 80133b0:	f7ff ff28 	bl	8013204 <ComputeCmac>
}
 80133b4:	b003      	add	sp, #12
 80133b6:	f85d fb04 	ldr.w	pc, [sp], #4
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80133ba:	2003      	movs	r0, #3
}
 80133bc:	4770      	bx	lr

080133be <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
    if( buffer == NULL )
 80133be:	b190      	cbz	r0, 80133e6 <SecureElementVerifyAesCmac+0x28>
{
 80133c0:	b510      	push	{r4, lr}
 80133c2:	b084      	sub	sp, #16
 80133c4:	468c      	mov	ip, r1
 80133c6:	4614      	mov	r4, r2
 80133c8:	4601      	mov	r1, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 80133ca:	2000      	movs	r0, #0
 80133cc:	9003      	str	r0, [sp, #12]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 80133ce:	aa03      	add	r2, sp, #12
 80133d0:	9200      	str	r2, [sp, #0]
 80133d2:	4662      	mov	r2, ip
 80133d4:	f7ff ff16 	bl	8013204 <ComputeCmac>
    if( retval != SECURE_ELEMENT_SUCCESS )
 80133d8:	b918      	cbnz	r0, 80133e2 <SecureElementVerifyAesCmac+0x24>
    {
        return retval;
    }

    if( expectedCmac != compCmac )
 80133da:	9b03      	ldr	r3, [sp, #12]
 80133dc:	42a3      	cmp	r3, r4
 80133de:	d000      	beq.n	80133e2 <SecureElementVerifyAesCmac+0x24>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 80133e0:	2001      	movs	r0, #1
    }

#endif /* LORAWAN_KMS */

    return retval;
}
 80133e2:	b004      	add	sp, #16
 80133e4:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80133e6:	2002      	movs	r0, #2
}
 80133e8:	4770      	bx	lr

080133ea <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 80133ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133ee:	b0be      	sub	sp, #248	; 0xf8
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 80133f0:	b348      	cbz	r0, 8013446 <SecureElementAesEncrypt+0x5c>
 80133f2:	460d      	mov	r5, r1
 80133f4:	4614      	mov	r4, r2
 80133f6:	461e      	mov	r6, r3
 80133f8:	4607      	mov	r7, r0
 80133fa:	b33b      	cbz	r3, 801344c <SecureElementAesEncrypt+0x62>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 80133fc:	f011 0f0f 	tst.w	r1, #15
 8013400:	d127      	bne.n	8013452 <SecureElementAesEncrypt+0x68>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 8013402:	22f0      	movs	r2, #240	; 0xf0
 8013404:	2100      	movs	r1, #0
 8013406:	a801      	add	r0, sp, #4
 8013408:	f000 fa35 	bl	8013876 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 801340c:	4669      	mov	r1, sp
 801340e:	4620      	mov	r0, r4
 8013410:	f7ff fed8 	bl	80131c4 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8013414:	4680      	mov	r8, r0
 8013416:	b118      	cbz	r0, 8013420 <SecureElementAesEncrypt+0x36>
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
}
 8013418:	4640      	mov	r0, r8
 801341a:	b03e      	add	sp, #248	; 0xf8
 801341c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 8013420:	aa01      	add	r2, sp, #4
 8013422:	2110      	movs	r1, #16
 8013424:	9800      	ldr	r0, [sp, #0]
 8013426:	3001      	adds	r0, #1
 8013428:	f7ff fe1e 	bl	8013068 <lorawan_aes_set_key>
        uint8_t block = 0;
 801342c:	4644      	mov	r4, r8
        while( size != 0 )
 801342e:	e007      	b.n	8013440 <SecureElementAesEncrypt+0x56>
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 8013430:	aa01      	add	r2, sp, #4
 8013432:	1931      	adds	r1, r6, r4
 8013434:	1938      	adds	r0, r7, r4
 8013436:	f7ff fe9b 	bl	8013170 <lorawan_aes_encrypt>
            block = block + 16;
 801343a:	3410      	adds	r4, #16
 801343c:	b2e4      	uxtb	r4, r4
            size  = size - 16;
 801343e:	3d10      	subs	r5, #16
        while( size != 0 )
 8013440:	2d00      	cmp	r5, #0
 8013442:	d1f5      	bne.n	8013430 <SecureElementAesEncrypt+0x46>
 8013444:	e7e8      	b.n	8013418 <SecureElementAesEncrypt+0x2e>
        return SECURE_ELEMENT_ERROR_NPE;
 8013446:	f04f 0802 	mov.w	r8, #2
 801344a:	e7e5      	b.n	8013418 <SecureElementAesEncrypt+0x2e>
 801344c:	f04f 0802 	mov.w	r8, #2
 8013450:	e7e2      	b.n	8013418 <SecureElementAesEncrypt+0x2e>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8013452:	f04f 0805 	mov.w	r8, #5
 8013456:	e7df      	b.n	8013418 <SecureElementAesEncrypt+0x2e>

08013458 <SecureElementSetKey>:
{
 8013458:	b530      	push	{r4, r5, lr}
 801345a:	b085      	sub	sp, #20
    if( key == NULL )
 801345c:	2900      	cmp	r1, #0
 801345e:	d038      	beq.n	80134d2 <SecureElementSetKey+0x7a>
 8013460:	468c      	mov	ip, r1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8013462:	2300      	movs	r3, #0
 8013464:	2b0a      	cmp	r3, #10
 8013466:	d830      	bhi.n	80134ca <SecureElementSetKey+0x72>
        if( SeNvm->KeyList[i].KeyID == keyID )
 8013468:	4a1b      	ldr	r2, [pc, #108]	; (80134d8 <SecureElementSetKey+0x80>)
 801346a:	6811      	ldr	r1, [r2, #0]
 801346c:	461c      	mov	r4, r3
 801346e:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 8013472:	440a      	add	r2, r1
 8013474:	7e12      	ldrb	r2, [r2, #24]
 8013476:	4282      	cmp	r2, r0
 8013478:	d002      	beq.n	8013480 <SecureElementSetKey+0x28>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 801347a:	3301      	adds	r3, #1
 801347c:	b2db      	uxtb	r3, r3
 801347e:	e7f1      	b.n	8013464 <SecureElementSetKey+0xc>
            if( keyID == MC_KEY_0 )
 8013480:	280d      	cmp	r0, #13
 8013482:	d00a      	beq.n	801349a <SecureElementSetKey+0x42>
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 8013484:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 8013488:	3418      	adds	r4, #24
 801348a:	1908      	adds	r0, r1, r4
 801348c:	2210      	movs	r2, #16
 801348e:	4661      	mov	r1, ip
 8013490:	3001      	adds	r0, #1
 8013492:	f000 f9d8 	bl	8013846 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 8013496:	2500      	movs	r5, #0
 8013498:	e018      	b.n	80134cc <SecureElementSetKey+0x74>
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 801349a:	2300      	movs	r3, #0
 801349c:	9300      	str	r3, [sp, #0]
 801349e:	9301      	str	r3, [sp, #4]
 80134a0:	9302      	str	r3, [sp, #8]
 80134a2:	9303      	str	r3, [sp, #12]
                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 80134a4:	466b      	mov	r3, sp
 80134a6:	220c      	movs	r2, #12
 80134a8:	2110      	movs	r1, #16
 80134aa:	4660      	mov	r0, ip
 80134ac:	f7ff ff9d 	bl	80133ea <SecureElementAesEncrypt>
 80134b0:	4605      	mov	r5, r0
                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 80134b2:	4b09      	ldr	r3, [pc, #36]	; (80134d8 <SecureElementSetKey+0x80>)
 80134b4:	6818      	ldr	r0, [r3, #0]
 80134b6:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 80134ba:	3418      	adds	r4, #24
 80134bc:	4420      	add	r0, r4
 80134be:	2210      	movs	r2, #16
 80134c0:	4669      	mov	r1, sp
 80134c2:	3001      	adds	r0, #1
 80134c4:	f000 f9bf 	bl	8013846 <memcpy1>
                return retval;
 80134c8:	e000      	b.n	80134cc <SecureElementSetKey+0x74>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80134ca:	2503      	movs	r5, #3
}
 80134cc:	4628      	mov	r0, r5
 80134ce:	b005      	add	sp, #20
 80134d0:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80134d2:	2502      	movs	r5, #2
 80134d4:	e7fa      	b.n	80134cc <SecureElementSetKey+0x74>
 80134d6:	bf00      	nop
 80134d8:	20003aac 	.word	0x20003aac

080134dc <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
    if( input == NULL )
 80134dc:	b1d0      	cbz	r0, 8013514 <SecureElementDeriveAndStoreKey+0x38>
{
 80134de:	b510      	push	{r4, lr}
 80134e0:	b084      	sub	sp, #16
 80134e2:	4614      	mov	r4, r2
 80134e4:	4684      	mov	ip, r0
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 80134e6:	2a0c      	cmp	r2, #12
 80134e8:	d101      	bne.n	80134ee <SecureElementDeriveAndStoreKey+0x12>
    {
        if( rootKeyID != MC_ROOT_KEY )
 80134ea:	290b      	cmp	r1, #11
 80134ec:	d114      	bne.n	8013518 <SecureElementDeriveAndStoreKey+0x3c>
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 80134ee:	2300      	movs	r3, #0
 80134f0:	9300      	str	r3, [sp, #0]
 80134f2:	9301      	str	r3, [sp, #4]
 80134f4:	9302      	str	r3, [sp, #8]
 80134f6:	9303      	str	r3, [sp, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 80134f8:	466b      	mov	r3, sp
 80134fa:	460a      	mov	r2, r1
 80134fc:	2110      	movs	r1, #16
 80134fe:	4660      	mov	r0, ip
 8013500:	f7ff ff73 	bl	80133ea <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8013504:	b108      	cbz	r0, 801350a <SecureElementDeriveAndStoreKey+0x2e>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 8013506:	b004      	add	sp, #16
 8013508:	bd10      	pop	{r4, pc}
    retval = SecureElementSetKey( targetKeyID, key );
 801350a:	4669      	mov	r1, sp
 801350c:	4620      	mov	r0, r4
 801350e:	f7ff ffa3 	bl	8013458 <SecureElementSetKey>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8013512:	e7f8      	b.n	8013506 <SecureElementDeriveAndStoreKey+0x2a>
        return SECURE_ELEMENT_ERROR_NPE;
 8013514:	2002      	movs	r0, #2
}
 8013516:	4770      	bx	lr
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8013518:	2003      	movs	r0, #3
 801351a:	e7f4      	b.n	8013506 <SecureElementDeriveAndStoreKey+0x2a>

0801351c <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 801351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801351e:	f89d 5018 	ldrb.w	r5, [sp, #24]
 8013522:	9c07      	ldr	r4, [sp, #28]
 8013524:	9e08      	ldr	r6, [sp, #32]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 8013526:	b35b      	cbz	r3, 8013580 <SecureElementProcessJoinAccept+0x64>
 8013528:	461f      	mov	r7, r3
 801352a:	b35c      	cbz	r4, 8013584 <SecureElementProcessJoinAccept+0x68>
 801352c:	b366      	cbz	r6, 8013588 <SecureElementProcessJoinAccept+0x6c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 801352e:	2d21      	cmp	r5, #33	; 0x21
 8013530:	d82c      	bhi.n	801358c <SecureElementProcessJoinAccept+0x70>
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 8013532:	462a      	mov	r2, r5
 8013534:	4619      	mov	r1, r3
 8013536:	4620      	mov	r0, r4
 8013538:	f000 f985 	bl	8013846 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 801353c:	1c63      	adds	r3, r4, #1
 801353e:	2201      	movs	r2, #1
 8013540:	1e69      	subs	r1, r5, #1
 8013542:	18b8      	adds	r0, r7, r2
 8013544:	f7ff ff51 	bl	80133ea <SecureElementAesEncrypt>
 8013548:	bb10      	cbnz	r0, 8013590 <SecureElementProcessJoinAccept+0x74>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 801354a:	7ae3      	ldrb	r3, [r4, #11]
 801354c:	09db      	lsrs	r3, r3, #7
 801354e:	7033      	strb	r3, [r6, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 8013550:	1961      	adds	r1, r4, r5
 8013552:	f811 2c04 	ldrb.w	r2, [r1, #-4]
 8013556:	f811 0c03 	ldrb.w	r0, [r1, #-3]
 801355a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 801355e:	f811 0c02 	ldrb.w	r0, [r1, #-2]
 8013562:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8013566:	f811 1c01 	ldrb.w	r1, [r1, #-1]
 801356a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 801356e:	b98b      	cbnz	r3, 8013594 <SecureElementProcessJoinAccept+0x78>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 8013570:	2301      	movs	r3, #1
 8013572:	1f29      	subs	r1, r5, #4
 8013574:	4620      	mov	r0, r4
 8013576:	f7ff ff22 	bl	80133be <SecureElementVerifyAesCmac>
 801357a:	b140      	cbz	r0, 801358e <SecureElementProcessJoinAccept+0x72>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 801357c:	2001      	movs	r0, #1
 801357e:	e006      	b.n	801358e <SecureElementProcessJoinAccept+0x72>
        return SECURE_ELEMENT_ERROR_NPE;
 8013580:	2002      	movs	r0, #2
 8013582:	e004      	b.n	801358e <SecureElementProcessJoinAccept+0x72>
 8013584:	2002      	movs	r0, #2
 8013586:	e002      	b.n	801358e <SecureElementProcessJoinAccept+0x72>
 8013588:	2002      	movs	r0, #2
 801358a:	e000      	b.n	801358e <SecureElementProcessJoinAccept+0x72>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 801358c:	2005      	movs	r0, #5
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 801358e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 8013590:	2007      	movs	r0, #7
 8013592:	e7fc      	b.n	801358e <SecureElementProcessJoinAccept+0x72>
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8013594:	2004      	movs	r0, #4
 8013596:	e7fa      	b.n	801358e <SecureElementProcessJoinAccept+0x72>

08013598 <SecureElementRandomNumber>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
SecureElementStatus_t SecureElementRandomNumber( uint32_t *randomNum )
{
    if( randomNum == NULL )
 8013598:	b138      	cbz	r0, 80135aa <SecureElementRandomNumber+0x12>
{
 801359a:	b510      	push	{r4, lr}
 801359c:	4604      	mov	r4, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random();
 801359e:	4b04      	ldr	r3, [pc, #16]	; (80135b0 <SecureElementRandomNumber+0x18>)
 80135a0:	695b      	ldr	r3, [r3, #20]
 80135a2:	4798      	blx	r3
 80135a4:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 80135a6:	2000      	movs	r0, #0
}
 80135a8:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80135aa:	2002      	movs	r0, #2
}
 80135ac:	4770      	bx	lr
 80135ae:	bf00      	nop
 80135b0:	080171b0 	.word	0x080171b0

080135b4 <SecureElementSetDevEui>:
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
    if( devEui == NULL )
 80135b4:	b140      	cbz	r0, 80135c8 <SecureElementSetDevEui+0x14>
{
 80135b6:	b508      	push	{r3, lr}
 80135b8:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 80135ba:	2208      	movs	r2, #8
 80135bc:	4b03      	ldr	r3, [pc, #12]	; (80135cc <SecureElementSetDevEui+0x18>)
 80135be:	6818      	ldr	r0, [r3, #0]
 80135c0:	f000 f941 	bl	8013846 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80135c4:	2000      	movs	r0, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 80135c6:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80135c8:	2002      	movs	r0, #2
}
 80135ca:	4770      	bx	lr
 80135cc:	20003aac 	.word	0x20003aac

080135d0 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
    if( devEui == NULL )
 80135d0:	b138      	cbz	r0, 80135e2 <SecureElementGetDevEui+0x12>
{
 80135d2:	b508      	push	{r3, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 80135d4:	2208      	movs	r2, #8
 80135d6:	4904      	ldr	r1, [pc, #16]	; (80135e8 <SecureElementGetDevEui+0x18>)
 80135d8:	6809      	ldr	r1, [r1, #0]
 80135da:	f000 f934 	bl	8013846 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80135de:	2000      	movs	r0, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 80135e0:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80135e2:	2002      	movs	r0, #2
}
 80135e4:	4770      	bx	lr
 80135e6:	bf00      	nop
 80135e8:	20003aac 	.word	0x20003aac

080135ec <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
    if( joinEui == NULL )
 80135ec:	b148      	cbz	r0, 8013602 <SecureElementSetJoinEui+0x16>
{
 80135ee:	b508      	push	{r3, lr}
 80135f0:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 80135f2:	4b05      	ldr	r3, [pc, #20]	; (8013608 <SecureElementSetJoinEui+0x1c>)
 80135f4:	6818      	ldr	r0, [r3, #0]
 80135f6:	2208      	movs	r2, #8
 80135f8:	4410      	add	r0, r2
 80135fa:	f000 f924 	bl	8013846 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80135fe:	2000      	movs	r0, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8013600:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8013602:	2002      	movs	r0, #2
}
 8013604:	4770      	bx	lr
 8013606:	bf00      	nop
 8013608:	20003aac 	.word	0x20003aac

0801360c <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
    if( joinEui == NULL )
 801360c:	b140      	cbz	r0, 8013620 <SecureElementGetJoinEui+0x14>
{
 801360e:	b508      	push	{r3, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 8013610:	4a04      	ldr	r2, [pc, #16]	; (8013624 <SecureElementGetJoinEui+0x18>)
 8013612:	6811      	ldr	r1, [r2, #0]
 8013614:	2208      	movs	r2, #8
 8013616:	4411      	add	r1, r2
 8013618:	f000 f915 	bl	8013846 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 801361c:	2000      	movs	r0, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 801361e:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8013620:	2002      	movs	r0, #2
}
 8013622:	4770      	bx	lr
 8013624:	20003aac 	.word	0x20003aac

08013628 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 8013628:	2802      	cmp	r0, #2
 801362a:	d004      	beq.n	8013636 <SecureElementSetDevAddr+0xe>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 801362c:	4b04      	ldr	r3, [pc, #16]	; (8013640 <SecureElementSetDevAddr+0x18>)
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	6159      	str	r1, [r3, #20]
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 8013632:	2000      	movs	r0, #0
 8013634:	4770      	bx	lr
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 8013636:	4b02      	ldr	r3, [pc, #8]	; (8013640 <SecureElementSetDevAddr+0x18>)
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	6119      	str	r1, [r3, #16]
 801363c:	e7f9      	b.n	8013632 <SecureElementSetDevAddr+0xa>
 801363e:	bf00      	nop
 8013640:	20003aac 	.word	0x20003aac

08013644 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
    if( devAddr == NULL )
 8013644:	b169      	cbz	r1, 8013662 <SecureElementGetDevAddr+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 8013646:	2802      	cmp	r0, #2
 8013648:	d005      	beq.n	8013656 <SecureElementGetDevAddr+0x12>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 801364a:	4a07      	ldr	r2, [pc, #28]	; (8013668 <SecureElementGetDevAddr+0x24>)
 801364c:	6812      	ldr	r2, [r2, #0]
 801364e:	6952      	ldr	r2, [r2, #20]
 8013650:	600a      	str	r2, [r1, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 8013652:	2000      	movs	r0, #0
 8013654:	4770      	bx	lr
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 8013656:	4a04      	ldr	r2, [pc, #16]	; (8013668 <SecureElementGetDevAddr+0x24>)
 8013658:	6812      	ldr	r2, [r2, #0]
 801365a:	6912      	ldr	r2, [r2, #16]
 801365c:	600a      	str	r2, [r1, #0]
    return SECURE_ELEMENT_SUCCESS;
 801365e:	2000      	movs	r0, #0
 8013660:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8013662:	2002      	movs	r0, #2
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 8013664:	4770      	bx	lr
 8013666:	bf00      	nop
 8013668:	20003aac 	.word	0x20003aac

0801366c <SecureElementInitMcuID>:
{
 801366c:	b530      	push	{r4, r5, lr}
 801366e:	b085      	sub	sp, #20
 8013670:	4605      	mov	r5, r0
 8013672:	460c      	mov	r4, r1
    uint32_t devAddrABP = 0;
 8013674:	2300      	movs	r3, #0
 8013676:	9301      	str	r3, [sp, #4]
    SecureElementGetDevEui( devEui );
 8013678:	a802      	add	r0, sp, #8
 801367a:	f7ff ffa9 	bl	80135d0 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 801367e:	a901      	add	r1, sp, #4
 8013680:	2001      	movs	r0, #1
 8013682:	f7ff ffdf 	bl	8013644 <SecureElementGetDevAddr>
    if( seGetUniqueId != NULL )
 8013686:	b195      	cbz	r5, 80136ae <SecureElementInitMcuID+0x42>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 8013688:	2300      	movs	r3, #0
 801368a:	2b07      	cmp	r3, #7
 801368c:	d808      	bhi.n	80136a0 <SecureElementInitMcuID+0x34>
            if( devEui[index] != 0 )
 801368e:	f103 0210 	add.w	r2, r3, #16
 8013692:	446a      	add	r2, sp
 8013694:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8013698:	b9aa      	cbnz	r2, 80136c6 <SecureElementInitMcuID+0x5a>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 801369a:	3301      	adds	r3, #1
 801369c:	b2db      	uxtb	r3, r3
 801369e:	e7f4      	b.n	801368a <SecureElementInitMcuID+0x1e>
        bool id_init = false;
 80136a0:	2300      	movs	r3, #0
        if( id_init == false )
 80136a2:	b923      	cbnz	r3, 80136ae <SecureElementInitMcuID+0x42>
            seGetUniqueId( devEui );
 80136a4:	a802      	add	r0, sp, #8
 80136a6:	47a8      	blx	r5
            SecureElementSetDevEui( devEui );
 80136a8:	a802      	add	r0, sp, #8
 80136aa:	f7ff ff83 	bl	80135b4 <SecureElementSetDevEui>
    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 80136ae:	b13c      	cbz	r4, 80136c0 <SecureElementInitMcuID+0x54>
 80136b0:	9b01      	ldr	r3, [sp, #4]
 80136b2:	b92b      	cbnz	r3, 80136c0 <SecureElementInitMcuID+0x54>
        seGetDevAddr( &devAddrABP );
 80136b4:	a801      	add	r0, sp, #4
 80136b6:	47a0      	blx	r4
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 80136b8:	9901      	ldr	r1, [sp, #4]
 80136ba:	2001      	movs	r0, #1
 80136bc:	f7ff ffb4 	bl	8013628 <SecureElementSetDevAddr>
}
 80136c0:	2000      	movs	r0, #0
 80136c2:	b005      	add	sp, #20
 80136c4:	bd30      	pop	{r4, r5, pc}
                id_init = true;
 80136c6:	2301      	movs	r3, #1
 80136c8:	e7eb      	b.n	80136a2 <SecureElementInitMcuID+0x36>
	...

080136cc <PrintIds>:
{
 80136cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80136ce:	b08f      	sub	sp, #60	; 0x3c
 80136d0:	4605      	mov	r5, r0
    uint32_t devAddr = 0;
 80136d2:	2400      	movs	r4, #0
 80136d4:	9409      	str	r4, [sp, #36]	; 0x24
    SecureElementGetDevEui( devEui );
 80136d6:	a80a      	add	r0, sp, #40	; 0x28
 80136d8:	f7ff ff7a 	bl	80135d0 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 80136dc:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 80136e0:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
 80136e4:	f89d 102a 	ldrb.w	r1, [sp, #42]	; 0x2a
 80136e8:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
 80136ec:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
 80136f0:	f89d 702d 	ldrb.w	r7, [sp, #45]	; 0x2d
 80136f4:	f89d c02e 	ldrb.w	ip, [sp, #46]	; 0x2e
 80136f8:	f89d e02f 	ldrb.w	lr, [sp, #47]	; 0x2f
 80136fc:	f8cd e01c 	str.w	lr, [sp, #28]
 8013700:	f8cd c018 	str.w	ip, [sp, #24]
 8013704:	9705      	str	r7, [sp, #20]
 8013706:	9604      	str	r6, [sp, #16]
 8013708:	9003      	str	r0, [sp, #12]
 801370a:	9102      	str	r1, [sp, #8]
 801370c:	9201      	str	r2, [sp, #4]
 801370e:	9300      	str	r3, [sp, #0]
 8013710:	4b20      	ldr	r3, [pc, #128]	; (8013794 <PrintIds+0xc8>)
 8013712:	4622      	mov	r2, r4
 8013714:	4621      	mov	r1, r4
 8013716:	2002      	movs	r0, #2
 8013718:	f001 ff72 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    SecureElementGetJoinEui( joinEui );
 801371c:	a80c      	add	r0, sp, #48	; 0x30
 801371e:	f7ff ff75 	bl	801360c <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 8013722:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8013726:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 801372a:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 801372e:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8013732:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8013736:	f89d 7035 	ldrb.w	r7, [sp, #53]	; 0x35
 801373a:	f89d c036 	ldrb.w	ip, [sp, #54]	; 0x36
 801373e:	f89d e037 	ldrb.w	lr, [sp, #55]	; 0x37
 8013742:	f8cd e01c 	str.w	lr, [sp, #28]
 8013746:	f8cd c018 	str.w	ip, [sp, #24]
 801374a:	9705      	str	r7, [sp, #20]
 801374c:	9604      	str	r6, [sp, #16]
 801374e:	9003      	str	r0, [sp, #12]
 8013750:	9102      	str	r1, [sp, #8]
 8013752:	9201      	str	r2, [sp, #4]
 8013754:	9300      	str	r3, [sp, #0]
 8013756:	4b10      	ldr	r3, [pc, #64]	; (8013798 <PrintIds+0xcc>)
 8013758:	4622      	mov	r2, r4
 801375a:	4621      	mov	r1, r4
 801375c:	2002      	movs	r0, #2
 801375e:	f001 ff4f 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
    SecureElementGetDevAddr( mode, &devAddr );
 8013762:	a909      	add	r1, sp, #36	; 0x24
 8013764:	4628      	mov	r0, r5
 8013766:	f7ff ff6d 	bl	8013644 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 801376a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 801376e:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8013772:	f89d 1025 	ldrb.w	r1, [sp, #37]	; 0x25
 8013776:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
 801377a:	9003      	str	r0, [sp, #12]
 801377c:	9102      	str	r1, [sp, #8]
 801377e:	9201      	str	r2, [sp, #4]
 8013780:	9300      	str	r3, [sp, #0]
 8013782:	4b06      	ldr	r3, [pc, #24]	; (801379c <PrintIds+0xd0>)
 8013784:	4622      	mov	r2, r4
 8013786:	4621      	mov	r1, r4
 8013788:	2002      	movs	r0, #2
 801378a:	f001 ff39 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 801378e:	b00f      	add	sp, #60	; 0x3c
 8013790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013792:	bf00      	nop
 8013794:	08016f80 	.word	0x08016f80
 8013798:	08016fc0 	.word	0x08016fc0
 801379c:	08017000 	.word	0x08017000

080137a0 <SecureElementPrintKeys>:
{
 80137a0:	b508      	push	{r3, lr}
    PrintKey( APP_KEY );
 80137a2:	2000      	movs	r0, #0
 80137a4:	f7ff fd9e 	bl	80132e4 <PrintKey>
    PrintKey( NWK_KEY );
 80137a8:	2001      	movs	r0, #1
 80137aa:	f7ff fd9b 	bl	80132e4 <PrintKey>
    PrintKey( APP_S_KEY );
 80137ae:	2009      	movs	r0, #9
 80137b0:	f7ff fd98 	bl	80132e4 <PrintKey>
    PrintKey( NWK_S_KEY );
 80137b4:	2008      	movs	r0, #8
 80137b6:	f7ff fd95 	bl	80132e4 <PrintKey>
    PrintIds( ACTIVATION_TYPE_NONE );
 80137ba:	2000      	movs	r0, #0
 80137bc:	f7ff ff86 	bl	80136cc <PrintIds>
}
 80137c0:	2000      	movs	r0, #0
 80137c2:	bd08      	pop	{r3, pc}

080137c4 <SecureElementPrintSessionKeys>:
{
 80137c4:	b510      	push	{r4, lr}
 80137c6:	4604      	mov	r4, r0
    PrintKey( MC_ROOT_KEY );
 80137c8:	200b      	movs	r0, #11
 80137ca:	f7ff fd8b 	bl	80132e4 <PrintKey>
    PrintKey( MC_KE_KEY );
 80137ce:	200c      	movs	r0, #12
 80137d0:	f7ff fd88 	bl	80132e4 <PrintKey>
    PrintKey( APP_S_KEY );
 80137d4:	2009      	movs	r0, #9
 80137d6:	f7ff fd85 	bl	80132e4 <PrintKey>
    PrintKey( NWK_S_KEY );
 80137da:	2008      	movs	r0, #8
 80137dc:	f7ff fd82 	bl	80132e4 <PrintKey>
    PrintKey( DATABLOCK_INT_KEY );
 80137e0:	200a      	movs	r0, #10
 80137e2:	f7ff fd7f 	bl	80132e4 <PrintKey>
    PrintIds( mode );
 80137e6:	4620      	mov	r0, r4
 80137e8:	f7ff ff70 	bl	80136cc <PrintIds>
}
 80137ec:	2000      	movs	r0, #0
 80137ee:	bd10      	pop	{r4, pc}

080137f0 <rand1>:

static int32_t rand1( void );

static int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 80137f0:	4b09      	ldr	r3, [pc, #36]	; (8013818 <rand1+0x28>)
 80137f2:	681a      	ldr	r2, [r3, #0]
 80137f4:	4909      	ldr	r1, [pc, #36]	; (801381c <rand1+0x2c>)
 80137f6:	f243 0039 	movw	r0, #12345	; 0x3039
 80137fa:	fb01 0002 	mla	r0, r1, r2, r0
 80137fe:	6018      	str	r0, [r3, #0]
 8013800:	2303      	movs	r3, #3
 8013802:	fba3 2300 	umull	r2, r3, r3, r0
 8013806:	1ac2      	subs	r2, r0, r3
 8013808:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 801380c:	0f9b      	lsrs	r3, r3, #30
 801380e:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 8013812:	1ac0      	subs	r0, r0, r3
 8013814:	4770      	bx	lr
 8013816:	bf00      	nop
 8013818:	2000010c 	.word	0x2000010c
 801381c:	41c64e6d 	.word	0x41c64e6d

08013820 <srand1>:

void srand1( uint32_t seed )
{
    next = seed;
 8013820:	4b01      	ldr	r3, [pc, #4]	; (8013828 <srand1+0x8>)
 8013822:	6018      	str	r0, [r3, #0]
}
 8013824:	4770      	bx	lr
 8013826:	bf00      	nop
 8013828:	2000010c 	.word	0x2000010c

0801382c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801382c:	b538      	push	{r3, r4, r5, lr}
 801382e:	4605      	mov	r5, r0
 8013830:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8013832:	f7ff ffdd 	bl	80137f0 <rand1>
 8013836:	1b61      	subs	r1, r4, r5
 8013838:	3101      	adds	r1, #1
 801383a:	fb90 f3f1 	sdiv	r3, r0, r1
 801383e:	fb01 0013 	mls	r0, r1, r3, r0
}
 8013842:	4428      	add	r0, r5
 8013844:	bd38      	pop	{r3, r4, r5, pc}

08013846 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8013846:	e004      	b.n	8013852 <memcpy1+0xc>
    {
        *dst++ = *src++;
 8013848:	f811 2b01 	ldrb.w	r2, [r1], #1
 801384c:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 8013850:	461a      	mov	r2, r3
 8013852:	1e53      	subs	r3, r2, #1
 8013854:	b29b      	uxth	r3, r3
 8013856:	2a00      	cmp	r2, #0
 8013858:	d1f6      	bne.n	8013848 <memcpy1+0x2>
    }
}
 801385a:	4770      	bx	lr

0801385c <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    dst = dst + ( size - 1 );
 801385c:	1e53      	subs	r3, r2, #1
 801385e:	4418      	add	r0, r3
    while( size-- )
 8013860:	e004      	b.n	801386c <memcpyr+0x10>
    {
        *dst-- = *src++;
 8013862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013866:	f800 2901 	strb.w	r2, [r0], #-1
    while( size-- )
 801386a:	461a      	mov	r2, r3
 801386c:	1e53      	subs	r3, r2, #1
 801386e:	b29b      	uxth	r3, r3
 8013870:	2a00      	cmp	r2, #0
 8013872:	d1f6      	bne.n	8013862 <memcpyr+0x6>
    }
}
 8013874:	4770      	bx	lr

08013876 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
    while( size-- )
 8013876:	e002      	b.n	801387e <memset1+0x8>
    {
        *dst++ = value;
 8013878:	f800 1b01 	strb.w	r1, [r0], #1
    while( size-- )
 801387c:	461a      	mov	r2, r3
 801387e:	1e53      	subs	r3, r2, #1
 8013880:	b29b      	uxth	r3, r3
 8013882:	2a00      	cmp	r2, #0
 8013884:	d1f8      	bne.n	8013878 <memset1+0x2>
    }
}
 8013886:	4770      	bx	lr

08013888 <Crc32>:
uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;

    if( buffer == NULL )
 8013888:	b1f0      	cbz	r0, 80138c8 <Crc32+0x40>
{
 801388a:	b510      	push	{r4, lr}
 801388c:	4604      	mov	r4, r0
    {
        return 0;
    }

    for( uint16_t i = 0; i < length; ++i )
 801388e:	f04f 0e00 	mov.w	lr, #0
    uint32_t crc = 0xFFFFFFFF;
 8013892:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013896:	e00e      	b.n	80138b6 <Crc32+0x2e>
    {
        crc ^= ( uint32_t )buffer[i];
        for( uint16_t i = 0; i < 8; i++ )
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8013898:	f340 0c00 	sbfx	ip, r0, #0, #1
 801389c:	4a0b      	ldr	r2, [pc, #44]	; (80138cc <Crc32+0x44>)
 801389e:	ea0c 0202 	and.w	r2, ip, r2
 80138a2:	ea82 0050 	eor.w	r0, r2, r0, lsr #1
        for( uint16_t i = 0; i < 8; i++ )
 80138a6:	3301      	adds	r3, #1
 80138a8:	b29b      	uxth	r3, r3
 80138aa:	2b07      	cmp	r3, #7
 80138ac:	d9f4      	bls.n	8013898 <Crc32+0x10>
    for( uint16_t i = 0; i < length; ++i )
 80138ae:	f10e 0e01 	add.w	lr, lr, #1
 80138b2:	fa1f fe8e 	uxth.w	lr, lr
 80138b6:	458e      	cmp	lr, r1
 80138b8:	d204      	bcs.n	80138c4 <Crc32+0x3c>
        crc ^= ( uint32_t )buffer[i];
 80138ba:	f814 300e 	ldrb.w	r3, [r4, lr]
 80138be:	4058      	eors	r0, r3
        for( uint16_t i = 0; i < 8; i++ )
 80138c0:	2300      	movs	r3, #0
 80138c2:	e7f2      	b.n	80138aa <Crc32+0x22>
        }
    }

    return ~crc;
 80138c4:	43c0      	mvns	r0, r0
}
 80138c6:	bd10      	pop	{r4, pc}
        return 0;
 80138c8:	2000      	movs	r0, #0
}
 80138ca:	4770      	bx	lr
 80138cc:	edb88320 	.word	0xedb88320

080138d0 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 80138d0:	2001      	movs	r0, #1
 80138d2:	4770      	bx	lr

080138d4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 80138d4:	280a      	cmp	r0, #10
 80138d6:	d807      	bhi.n	80138e8 <RadioGetLoRaBandwidthInHz+0x14>
 80138d8:	e8df f000 	tbb	[pc, r0]
 80138dc:	17110b20 	.word	0x17110b20
 80138e0:	061e1c1a 	.word	0x061e1c1a
 80138e4:	0e08      	.short	0x0e08
 80138e6:	14          	.byte	0x14
 80138e7:	00          	.byte	0x00
 80138e8:	2000      	movs	r0, #0
 80138ea:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80138ec:	f642 00b1 	movw	r0, #10417	; 0x28b1
        break;
 80138f0:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80138f2:	f643 5009 	movw	r0, #15625	; 0x3d09
        break;
 80138f6:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80138f8:	f245 1061 	movw	r0, #20833	; 0x5161
        break;
 80138fc:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80138fe:	f647 2012 	movw	r0, #31250	; 0x7a12
        break;
 8013902:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8013904:	f24a 20c3 	movw	r0, #41667	; 0xa2c3
        break;
 8013908:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801390a:	f24f 4024 	movw	r0, #62500	; 0xf424
        break;
 801390e:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8013910:	4804      	ldr	r0, [pc, #16]	; (8013924 <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 8013912:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8013914:	4804      	ldr	r0, [pc, #16]	; (8013928 <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 8013916:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8013918:	4804      	ldr	r0, [pc, #16]	; (801392c <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 801391a:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 801391c:	f641 6084 	movw	r0, #7812	; 0x1e84
    }

    return bandwidthInHz;
}
 8013920:	4770      	bx	lr
 8013922:	bf00      	nop
 8013924:	0001e848 	.word	0x0001e848
 8013928:	0003d090 	.word	0x0003d090
 801392c:	0007a120 	.word	0x0007a120

08013930 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8013930:	f89d 1004 	ldrb.w	r1, [sp, #4]
    return ( preambleLen << 3 ) +
 8013934:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8013936:	b953      	cbnz	r3, 801394e <RadioGetGfskTimeOnAirNumerator+0x1e>
 8013938:	2308      	movs	r3, #8
    return ( preambleLen << 3 ) +
 801393a:	441a      	add	r2, r3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801393c:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801393e:	b141      	cbz	r1, 8013952 <RadioGetGfskTimeOnAirNumerator+0x22>
 8013940:	2302      	movs	r3, #2
 8013942:	f89d 0000 	ldrb.w	r0, [sp]
 8013946:	4418      	add	r0, r3
}
 8013948:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 801394c:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801394e:	2300      	movs	r3, #0
 8013950:	e7f3      	b.n	801393a <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8013952:	2300      	movs	r3, #0
 8013954:	e7f5      	b.n	8013942 <RadioGetGfskTimeOnAirNumerator+0x12>

08013956 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8013956:	b570      	push	{r4, r5, r6, lr}
 8013958:	f89d 4010 	ldrb.w	r4, [sp, #16]
 801395c:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 8013960:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8013962:	f1a1 0c05 	sub.w	ip, r1, #5
 8013966:	f1bc 0f01 	cmp.w	ip, #1
 801396a:	d931      	bls.n	80139d0 <RadioGetLoRaTimeOnAirNumerator+0x7a>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801396c:	b918      	cbnz	r0, 8013976 <RadioGetLoRaTimeOnAirNumerator+0x20>
 801396e:	f1a1 060b 	sub.w	r6, r1, #11
 8013972:	2e01      	cmp	r6, #1
 8013974:	d934      	bls.n	80139e0 <RadioGetLoRaTimeOnAirNumerator+0x8a>
 8013976:	2801      	cmp	r0, #1
 8013978:	d02e      	beq.n	80139d8 <RadioGetLoRaTimeOnAirNumerator+0x82>
    bool    lowDatareOptimize = false;
 801397a:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801397c:	f89d c014 	ldrb.w	ip, [sp, #20]
 8013980:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8013984:	b385      	cbz	r5, 80139e8 <RadioGetLoRaTimeOnAirNumerator+0x92>
 8013986:	2010      	movs	r0, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8013988:	4484      	add	ip, r0
                            ( 4 * datarate ) +
 801398a:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 801398c:	ebac 0c81 	sub.w	ip, ip, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8013990:	b364      	cbz	r4, 80139ec <RadioGetLoRaTimeOnAirNumerator+0x96>
 8013992:	f04f 0e00 	mov.w	lr, #0
                            ( 4 * datarate ) +
 8013996:	44f4      	add	ip, lr

    if( datarate <= 6 )
 8013998:	2906      	cmp	r1, #6
 801399a:	d904      	bls.n	80139a6 <RadioGetLoRaTimeOnAirNumerator+0x50>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 801399c:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 80139a0:	b10e      	cbz	r6, 80139a6 <RadioGetLoRaTimeOnAirNumerator+0x50>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80139a2:	1e88      	subs	r0, r1, #2
 80139a4:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 80139a6:	f1bc 0f00 	cmp.w	ip, #0
 80139aa:	db22      	blt.n	80139f2 <RadioGetLoRaTimeOnAirNumerator+0x9c>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80139ac:	4484      	add	ip, r0
 80139ae:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80139b2:	fb9c fcf0 	sdiv	ip, ip, r0
 80139b6:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 80139ba:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 80139be:	2906      	cmp	r1, #6
 80139c0:	d801      	bhi.n	80139c6 <RadioGetLoRaTimeOnAirNumerator+0x70>
    {
        intermediate += 2;
 80139c2:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80139c6:	0080      	lsls	r0, r0, #2
 80139c8:	3001      	adds	r0, #1
 80139ca:	3902      	subs	r1, #2
}
 80139cc:	4088      	lsls	r0, r1
 80139ce:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 80139d0:	2b0b      	cmp	r3, #11
 80139d2:	d8cb      	bhi.n	801396c <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 80139d4:	230c      	movs	r3, #12
 80139d6:	e7c9      	b.n	801396c <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80139d8:	290c      	cmp	r1, #12
 80139da:	d003      	beq.n	80139e4 <RadioGetLoRaTimeOnAirNumerator+0x8e>
    bool    lowDatareOptimize = false;
 80139dc:	2600      	movs	r6, #0
 80139de:	e7cd      	b.n	801397c <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 80139e0:	2601      	movs	r6, #1
 80139e2:	e7cb      	b.n	801397c <RadioGetLoRaTimeOnAirNumerator+0x26>
 80139e4:	2601      	movs	r6, #1
 80139e6:	e7c9      	b.n	801397c <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 80139e8:	2000      	movs	r0, #0
 80139ea:	e7cd      	b.n	8013988 <RadioGetLoRaTimeOnAirNumerator+0x32>
                            ( fixLen ? 0 : 20 );
 80139ec:	f04f 0e14 	mov.w	lr, #20
 80139f0:	e7d1      	b.n	8013996 <RadioGetLoRaTimeOnAirNumerator+0x40>
        ceilNumerator = 0;
 80139f2:	f04f 0c00 	mov.w	ip, #0
 80139f6:	e7d9      	b.n	80139ac <RadioGetLoRaTimeOnAirNumerator+0x56>

080139f8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80139f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139fa:	b085      	sub	sp, #20
 80139fc:	460e      	mov	r6, r1
 80139fe:	4615      	mov	r5, r2
 8013a00:	4619      	mov	r1, r3
 8013a02:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 8013a06:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8013a0a:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 8013a0e:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8013a12:	b148      	cbz	r0, 8013a28 <RadioTimeOnAir+0x30>
 8013a14:	2801      	cmp	r0, #1
 8013a16:	d012      	beq.n	8013a3e <RadioTimeOnAir+0x46>
 8013a18:	2501      	movs	r5, #1
 8013a1a:	2400      	movs	r4, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8013a1c:	442c      	add	r4, r5
 8013a1e:	1e60      	subs	r0, r4, #1
}
 8013a20:	fbb0 f0f5 	udiv	r0, r0, r5
 8013a24:	b005      	add	sp, #20
 8013a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8013a28:	f8cd c004 	str.w	ip, [sp, #4]
 8013a2c:	9700      	str	r7, [sp, #0]
 8013a2e:	4628      	mov	r0, r5
 8013a30:	f7ff ff7e 	bl	8013930 <RadioGetGfskTimeOnAirNumerator>
 8013a34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013a38:	fb03 f400 	mul.w	r4, r3, r0
        break;
 8013a3c:	e7ee      	b.n	8013a1c <RadioTimeOnAir+0x24>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8013a3e:	f8cd c008 	str.w	ip, [sp, #8]
 8013a42:	9701      	str	r7, [sp, #4]
 8013a44:	9300      	str	r3, [sp, #0]
 8013a46:	4613      	mov	r3, r2
 8013a48:	460a      	mov	r2, r1
 8013a4a:	4629      	mov	r1, r5
 8013a4c:	4630      	mov	r0, r6
 8013a4e:	f7ff ff82 	bl	8013956 <RadioGetLoRaTimeOnAirNumerator>
 8013a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013a56:	fb03 f400 	mul.w	r4, r3, r0
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8013a5a:	4b03      	ldr	r3, [pc, #12]	; (8013a68 <RadioTimeOnAir+0x70>)
 8013a5c:	5d98      	ldrb	r0, [r3, r6]
 8013a5e:	f7ff ff39 	bl	80138d4 <RadioGetLoRaBandwidthInHz>
 8013a62:	4605      	mov	r5, r0
        break;
 8013a64:	e7da      	b.n	8013a1c <RadioTimeOnAir+0x24>
 8013a66:	bf00      	nop
 8013a68:	080171ac 	.word	0x080171ac

08013a6c <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 8013a6c:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8013a6e:	4b05      	ldr	r3, [pc, #20]	; (8013a84 <RadioOnTxTimeoutProcess+0x18>)
 8013a70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013a74:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8013a76:	4b04      	ldr	r3, [pc, #16]	; (8013a88 <RadioOnTxTimeoutProcess+0x1c>)
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	b113      	cbz	r3, 8013a82 <RadioOnTxTimeoutProcess+0x16>
 8013a7c:	685b      	ldr	r3, [r3, #4]
 8013a7e:	b103      	cbz	r3, 8013a82 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 8013a80:	4798      	blx	r3
    }
}
 8013a82:	bd08      	pop	{r3, pc}
 8013a84:	48000400 	.word	0x48000400
 8013a88:	20003bb0 	.word	0x20003bb0

08013a8c <RadioOnTxTimeoutIrq>:
{
 8013a8c:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 8013a8e:	f7ff ffed 	bl	8013a6c <RadioOnTxTimeoutProcess>
}
 8013a92:	bd08      	pop	{r3, pc}

08013a94 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8013a94:	b508      	push	{r3, lr}
 8013a96:	4b05      	ldr	r3, [pc, #20]	; (8013aac <RadioOnRxTimeoutProcess+0x18>)
 8013a98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013a9c:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8013a9e:	4b04      	ldr	r3, [pc, #16]	; (8013ab0 <RadioOnRxTimeoutProcess+0x1c>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	b113      	cbz	r3, 8013aaa <RadioOnRxTimeoutProcess+0x16>
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	b103      	cbz	r3, 8013aaa <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 8013aa8:	4798      	blx	r3
    }
}
 8013aaa:	bd08      	pop	{r3, pc}
 8013aac:	48000400 	.word	0x48000400
 8013ab0:	20003bb0 	.word	0x20003bb0

08013ab4 <RadioOnRxTimeoutIrq>:
{
 8013ab4:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 8013ab6:	f7ff ffed 	bl	8013a94 <RadioOnRxTimeoutProcess>
}
 8013aba:	bd08      	pop	{r3, pc}

08013abc <RadioSetRxGenericConfig>:
    }
    return status;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8013abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ac0:	4770      	bx	lr

08013ac2 <RadioSetTxGenericConfig>:
    SubgRf.TxTimeout = timeout;
    return 0;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8013ac2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ac6:	4770      	bx	lr

08013ac8 <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 8013ac8:	2001      	movs	r0, #1
 8013aca:	4770      	bx	lr

08013acc <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8013acc:	2001      	movs	r0, #1
 8013ace:	4770      	bx	lr

08013ad0 <RadioWrite>:
{
 8013ad0:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 8013ad2:	f000 fe37 	bl	8014744 <SUBGRF_WriteRegister>
}
 8013ad6:	bd08      	pop	{r3, pc}

08013ad8 <RadioTxCw>:
{
 8013ad8:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8013ada:	f001 fbcf 	bl	801527c <SUBGRF_SetRfTxPower>
 8013ade:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8013ae0:	210e      	movs	r1, #14
 8013ae2:	f640 101f 	movw	r0, #2335	; 0x91f
 8013ae6:	f000 fe2d 	bl	8014744 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8013aea:	2101      	movs	r1, #1
 8013aec:	4620      	mov	r0, r4
 8013aee:	f001 fbb1 	bl	8015254 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8013af2:	f000 fff7 	bl	8014ae4 <SUBGRF_SetTxContinuousWave>
}
 8013af6:	bd10      	pop	{r4, pc}

08013af8 <RadioTxPrbs>:
{
 8013af8:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8013afa:	2101      	movs	r1, #1
 8013afc:	4b07      	ldr	r3, [pc, #28]	; (8013b1c <RadioTxPrbs+0x24>)
 8013afe:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8013b02:	f001 fba7 	bl	8015254 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8013b06:	212d      	movs	r1, #45	; 0x2d
 8013b08:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8013b0c:	f7ff ffe0 	bl	8013ad0 <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 8013b10:	f000 ffef 	bl	8014af2 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8013b14:	4802      	ldr	r0, [pc, #8]	; (8013b20 <RadioTxPrbs+0x28>)
 8013b16:	f000 ff25 	bl	8014964 <SUBGRF_SetTx>
}
 8013b1a:	bd08      	pop	{r3, pc}
 8013b1c:	20003bcc 	.word	0x20003bcc
 8013b20:	000fffff 	.word	0x000fffff

08013b24 <RadioSetRxDutyCycle>:
{
 8013b24:	b570      	push	{r4, r5, r6, lr}
 8013b26:	4604      	mov	r4, r0
 8013b28:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8013b2a:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 8013b2e:	4e09      	ldr	r6, [pc, #36]	; (8013b54 <RadioSetRxDutyCycle+0x30>)
 8013b30:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8013b32:	2300      	movs	r3, #0
 8013b34:	461a      	mov	r2, r3
 8013b36:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8013b3a:	4608      	mov	r0, r1
 8013b3c:	f001 f8a5 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8013b40:	2100      	movs	r1, #0
 8013b42:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8013b46:	f001 fb85 	bl	8015254 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8013b4a:	4629      	mov	r1, r5
 8013b4c:	4620      	mov	r0, r4
 8013b4e:	f000 ff99 	bl	8014a84 <SUBGRF_SetRxDutyCycle>
}
 8013b52:	bd70      	pop	{r4, r5, r6, pc}
 8013b54:	20003bcc 	.word	0x20003bcc

08013b58 <RadioRxBoosted>:
{
 8013b58:	b538      	push	{r3, r4, r5, lr}
 8013b5a:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8013b5c:	f001 fc69 	bl	8015432 <RFW_Is_Init>
 8013b60:	2801      	cmp	r0, #1
 8013b62:	d019      	beq.n	8013b98 <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8013b64:	2300      	movs	r3, #0
 8013b66:	461a      	mov	r2, r3
 8013b68:	f240 2162 	movw	r1, #610	; 0x262
 8013b6c:	4608      	mov	r0, r1
 8013b6e:	f001 f88c 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8013b72:	b9a4      	cbnz	r4, 8013b9e <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8013b74:	4c11      	ldr	r4, [pc, #68]	; (8013bbc <RadioRxBoosted+0x64>)
 8013b76:	2100      	movs	r1, #0
 8013b78:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8013b7a:	4b11      	ldr	r3, [pc, #68]	; (8013bc0 <RadioRxBoosted+0x68>)
 8013b7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013b80:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8013b82:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8013b86:	f001 fb65 	bl	8015254 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8013b8a:	7863      	ldrb	r3, [r4, #1]
 8013b8c:	b183      	cbz	r3, 8013bb0 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8013b8e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8013b92:	f000 ff59 	bl	8014a48 <SUBGRF_SetRxBoosted>
}
 8013b96:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 8013b98:	f001 fc53 	bl	8015442 <RFW_ReceiveInit>
 8013b9c:	e7e9      	b.n	8013b72 <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8013b9e:	4d09      	ldr	r5, [pc, #36]	; (8013bc4 <RadioRxBoosted+0x6c>)
 8013ba0:	4621      	mov	r1, r4
 8013ba2:	4628      	mov	r0, r5
 8013ba4:	f002 f844 	bl	8015c30 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8013ba8:	4628      	mov	r0, r5
 8013baa:	f001 fffb 	bl	8015ba4 <UTIL_TIMER_Start>
 8013bae:	e7e1      	b.n	8013b74 <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8013bb0:	4b02      	ldr	r3, [pc, #8]	; (8013bbc <RadioRxBoosted+0x64>)
 8013bb2:	6898      	ldr	r0, [r3, #8]
 8013bb4:	0180      	lsls	r0, r0, #6
 8013bb6:	f000 ff47 	bl	8014a48 <SUBGRF_SetRxBoosted>
}
 8013bba:	e7ec      	b.n	8013b96 <RadioRxBoosted+0x3e>
 8013bbc:	20003bcc 	.word	0x20003bcc
 8013bc0:	48000400 	.word	0x48000400
 8013bc4:	20003bb4 	.word	0x20003bb4

08013bc8 <RadioStandby>:
{
 8013bc8:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8013bca:	2000      	movs	r0, #0
 8013bcc:	f000 feb0 	bl	8014930 <SUBGRF_SetStandby>
}
 8013bd0:	bd08      	pop	{r3, pc}

08013bd2 <RadioRead>:
{
 8013bd2:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 8013bd4:	f000 fdc6 	bl	8014764 <SUBGRF_ReadRegister>
}
 8013bd8:	bd08      	pop	{r3, pc}

08013bda <RadioGetStatus>:
{
 8013bda:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 8013bdc:	f000 fda6 	bl	801472c <SUBGRF_GetOperatingMode>
 8013be0:	2805      	cmp	r0, #5
 8013be2:	d007      	beq.n	8013bf4 <RadioGetStatus+0x1a>
 8013be4:	2807      	cmp	r0, #7
 8013be6:	d007      	beq.n	8013bf8 <RadioGetStatus+0x1e>
 8013be8:	2804      	cmp	r0, #4
 8013bea:	d001      	beq.n	8013bf0 <RadioGetStatus+0x16>
            return RF_IDLE;
 8013bec:	2000      	movs	r0, #0
}
 8013bee:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 8013bf0:	2002      	movs	r0, #2
 8013bf2:	e7fc      	b.n	8013bee <RadioGetStatus+0x14>
            return RF_RX_RUNNING;
 8013bf4:	2001      	movs	r0, #1
 8013bf6:	e7fa      	b.n	8013bee <RadioGetStatus+0x14>
            return RF_CAD;
 8013bf8:	2003      	movs	r0, #3
 8013bfa:	e7f8      	b.n	8013bee <RadioGetStatus+0x14>

08013bfc <RadioIrqProcess>:
{
 8013bfc:	b530      	push	{r4, r5, lr}
 8013bfe:	b083      	sub	sp, #12
    uint8_t size = 0;
 8013c00:	2300      	movs	r3, #0
 8013c02:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8013c06:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8013c08:	4ba5      	ldr	r3, [pc, #660]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013c0a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8013c0e:	2b20      	cmp	r3, #32
 8013c10:	d829      	bhi.n	8013c66 <RadioIrqProcess+0x6a>
 8013c12:	b21a      	sxth	r2, r3
 8013c14:	2a00      	cmp	r2, #0
 8013c16:	f000 8140 	beq.w	8013e9a <RadioIrqProcess+0x29e>
 8013c1a:	3b01      	subs	r3, #1
 8013c1c:	2b1f      	cmp	r3, #31
 8013c1e:	f200 813c 	bhi.w	8013e9a <RadioIrqProcess+0x29e>
 8013c22:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013c26:	0063      	.short	0x0063
 8013c28:	013a007f 	.word	0x013a007f
 8013c2c:	013a00f7 	.word	0x013a00f7
 8013c30:	013a013a 	.word	0x013a013a
 8013c34:	013a0127 	.word	0x013a0127
 8013c38:	013a013a 	.word	0x013a013a
 8013c3c:	013a013a 	.word	0x013a013a
 8013c40:	013a013a 	.word	0x013a013a
 8013c44:	013a0134 	.word	0x013a0134
 8013c48:	013a013a 	.word	0x013a013a
 8013c4c:	013a013a 	.word	0x013a013a
 8013c50:	013a013a 	.word	0x013a013a
 8013c54:	013a013a 	.word	0x013a013a
 8013c58:	013a013a 	.word	0x013a013a
 8013c5c:	013a013a 	.word	0x013a013a
 8013c60:	013a013a 	.word	0x013a013a
 8013c64:	0155      	.short	0x0155
 8013c66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013c6a:	f000 80b3 	beq.w	8013dd4 <RadioIrqProcess+0x1d8>
 8013c6e:	d928      	bls.n	8013cc2 <RadioIrqProcess+0xc6>
 8013c70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c74:	f040 8111 	bne.w	8013e9a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8013c78:	4b8a      	ldr	r3, [pc, #552]	; (8013ea4 <RadioIrqProcess+0x2a8>)
 8013c7a:	2201      	movs	r2, #1
 8013c7c:	2100      	movs	r1, #0
 8013c7e:	2002      	movs	r0, #2
 8013c80:	f001 fcbe 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8013c84:	f000 fd52 	bl	801472c <SUBGRF_GetOperatingMode>
 8013c88:	2804      	cmp	r0, #4
 8013c8a:	f000 80b0 	beq.w	8013dee <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8013c8e:	f000 fd4d 	bl	801472c <SUBGRF_GetOperatingMode>
 8013c92:	2805      	cmp	r0, #5
 8013c94:	f040 8101 	bne.w	8013e9a <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 8013c98:	4b83      	ldr	r3, [pc, #524]	; (8013ea8 <RadioIrqProcess+0x2ac>)
 8013c9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013c9e:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &RxTimeoutTimer );
 8013ca0:	4882      	ldr	r0, [pc, #520]	; (8013eac <RadioIrqProcess+0x2b0>)
 8013ca2:	f001 ff25 	bl	8015af0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8013ca6:	2000      	movs	r0, #0
 8013ca8:	f000 fe42 	bl	8014930 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8013cac:	4b80      	ldr	r3, [pc, #512]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	f000 80f2 	beq.w	8013e9a <RadioIrqProcess+0x29e>
 8013cb6:	68db      	ldr	r3, [r3, #12]
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	f000 80ee 	beq.w	8013e9a <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 8013cbe:	4798      	blx	r3
 8013cc0:	e0eb      	b.n	8013e9a <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 8013cc2:	2b40      	cmp	r3, #64	; 0x40
 8013cc4:	f000 811d 	beq.w	8013f02 <RadioIrqProcess+0x306>
 8013cc8:	2b80      	cmp	r3, #128	; 0x80
 8013cca:	f040 80e6 	bne.w	8013e9a <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8013cce:	2000      	movs	r0, #0
 8013cd0:	f000 fe2e 	bl	8014930 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8013cd4:	4b76      	ldr	r3, [pc, #472]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	f000 80de 	beq.w	8013e9a <RadioIrqProcess+0x29e>
 8013cde:	699b      	ldr	r3, [r3, #24]
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	f000 80da 	beq.w	8013e9a <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8013ce6:	2000      	movs	r0, #0
 8013ce8:	4798      	blx	r3
 8013cea:	e0d6      	b.n	8013e9a <RadioIrqProcess+0x29e>
 8013cec:	4b6e      	ldr	r3, [pc, #440]	; (8013ea8 <RadioIrqProcess+0x2ac>)
 8013cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013cf2:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &TxTimeoutTimer );
 8013cf4:	486f      	ldr	r0, [pc, #444]	; (8013eb4 <RadioIrqProcess+0x2b8>)
 8013cf6:	f001 fefb 	bl	8015af0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8013cfa:	2000      	movs	r0, #0
 8013cfc:	f000 fe18 	bl	8014930 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8013d00:	f001 fb99 	bl	8015436 <RFW_Is_LongPacketModeEnabled>
 8013d04:	2801      	cmp	r0, #1
 8013d06:	d00a      	beq.n	8013d1e <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8013d08:	4b69      	ldr	r3, [pc, #420]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	f000 80c4 	beq.w	8013e9a <RadioIrqProcess+0x29e>
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	f000 80c0 	beq.w	8013e9a <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 8013d1a:	4798      	blx	r3
 8013d1c:	e0bd      	b.n	8013e9a <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 8013d1e:	f001 fb93 	bl	8015448 <RFW_DeInit_TxLongPacket>
 8013d22:	e7f1      	b.n	8013d08 <RadioIrqProcess+0x10c>
 8013d24:	4b60      	ldr	r3, [pc, #384]	; (8013ea8 <RadioIrqProcess+0x2ac>)
 8013d26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013d2a:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &RxTimeoutTimer );
 8013d2c:	485f      	ldr	r0, [pc, #380]	; (8013eac <RadioIrqProcess+0x2b0>)
 8013d2e:	f001 fedf 	bl	8015af0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8013d32:	4b5b      	ldr	r3, [pc, #364]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013d34:	785b      	ldrb	r3, [r3, #1]
 8013d36:	b303      	cbz	r3, 8013d7a <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8013d38:	22ff      	movs	r2, #255	; 0xff
 8013d3a:	f10d 0107 	add.w	r1, sp, #7
 8013d3e:	485e      	ldr	r0, [pc, #376]	; (8013eb8 <RadioIrqProcess+0x2bc>)
 8013d40:	f001 fa32 	bl	80151a8 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8013d44:	485d      	ldr	r0, [pc, #372]	; (8013ebc <RadioIrqProcess+0x2c0>)
 8013d46:	f001 fa49 	bl	80151dc <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8013d4a:	4b59      	ldr	r3, [pc, #356]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	f000 80a3 	beq.w	8013e9a <RadioIrqProcess+0x29e>
 8013d54:	689c      	ldr	r4, [r3, #8]
 8013d56:	2c00      	cmp	r4, #0
 8013d58:	f000 809f 	beq.w	8013e9a <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 8013d5c:	4b50      	ldr	r3, [pc, #320]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013d5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8013d62:	2b01      	cmp	r3, #1
 8013d64:	d11d      	bne.n	8013da2 <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8013d66:	4a4e      	ldr	r2, [pc, #312]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013d68:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 8013d6c:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 8013d70:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8013d74:	4850      	ldr	r0, [pc, #320]	; (8013eb8 <RadioIrqProcess+0x2bc>)
 8013d76:	47a0      	blx	r4
                break;
 8013d78:	e08f      	b.n	8013e9a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8013d7a:	2000      	movs	r0, #0
 8013d7c:	f000 fdd8 	bl	8014930 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8013d80:	2100      	movs	r1, #0
 8013d82:	f640 1002 	movw	r0, #2306	; 0x902
 8013d86:	f000 fcdd 	bl	8014744 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8013d8a:	f640 1044 	movw	r0, #2372	; 0x944
 8013d8e:	f000 fce9 	bl	8014764 <SUBGRF_ReadRegister>
 8013d92:	f040 0102 	orr.w	r1, r0, #2
 8013d96:	b2c9      	uxtb	r1, r1
 8013d98:	f640 1044 	movw	r0, #2372	; 0x944
 8013d9c:	f000 fcd2 	bl	8014744 <SUBGRF_WriteRegister>
 8013da0:	e7ca      	b.n	8013d38 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8013da2:	4c3f      	ldr	r4, [pc, #252]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013da4:	4669      	mov	r1, sp
 8013da6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8013da8:	f001 faf8 	bl	801539c <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8013dac:	4b40      	ldr	r3, [pc, #256]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	689d      	ldr	r5, [r3, #8]
 8013db2:	9b00      	ldr	r3, [sp, #0]
 8013db4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8013db8:	4a41      	ldr	r2, [pc, #260]	; (8013ec0 <RadioIrqProcess+0x2c4>)
 8013dba:	fb82 1203 	smull	r1, r2, r2, r3
 8013dbe:	17db      	asrs	r3, r3, #31
 8013dc0:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8013dc4:	b25b      	sxtb	r3, r3
 8013dc6:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 8013dca:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8013dce:	483a      	ldr	r0, [pc, #232]	; (8013eb8 <RadioIrqProcess+0x2bc>)
 8013dd0:	47a8      	blx	r5
                break;
 8013dd2:	e062      	b.n	8013e9a <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8013dd4:	2000      	movs	r0, #0
 8013dd6:	f000 fdab 	bl	8014930 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8013dda:	4b35      	ldr	r3, [pc, #212]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d05b      	beq.n	8013e9a <RadioIrqProcess+0x29e>
 8013de2:	699b      	ldr	r3, [r3, #24]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d058      	beq.n	8013e9a <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8013de8:	2001      	movs	r0, #1
 8013dea:	4798      	blx	r3
 8013dec:	e055      	b.n	8013e9a <RadioIrqProcess+0x29e>
 8013dee:	4b2e      	ldr	r3, [pc, #184]	; (8013ea8 <RadioIrqProcess+0x2ac>)
 8013df0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013df4:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &TxTimeoutTimer );
 8013df6:	482f      	ldr	r0, [pc, #188]	; (8013eb4 <RadioIrqProcess+0x2b8>)
 8013df8:	f001 fe7a 	bl	8015af0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8013dfc:	2000      	movs	r0, #0
 8013dfe:	f000 fd97 	bl	8014930 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8013e02:	4b2b      	ldr	r3, [pc, #172]	; (8013eb0 <RadioIrqProcess+0x2b4>)
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d047      	beq.n	8013e9a <RadioIrqProcess+0x29e>
 8013e0a:	685b      	ldr	r3, [r3, #4]
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d044      	beq.n	8013e9a <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 8013e10:	4798      	blx	r3
 8013e12:	e042      	b.n	8013e9a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8013e14:	4b2b      	ldr	r3, [pc, #172]	; (8013ec4 <RadioIrqProcess+0x2c8>)
 8013e16:	2201      	movs	r2, #1
 8013e18:	2100      	movs	r1, #0
 8013e1a:	2002      	movs	r0, #2
 8013e1c:	f001 fbf0 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8013e20:	4b1f      	ldr	r3, [pc, #124]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013e22:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8013e24:	b3c9      	cbz	r1, 8013e9a <RadioIrqProcess+0x29e>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8013e26:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8013e2a:	f640 1003 	movw	r0, #2307	; 0x903
 8013e2e:	f7ff fe4f 	bl	8013ad0 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8013e32:	4c1b      	ldr	r4, [pc, #108]	; (8013ea0 <RadioIrqProcess+0x2a4>)
 8013e34:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 8013e38:	f640 1004 	movw	r0, #2308	; 0x904
 8013e3c:	f7ff fe48 	bl	8013ad0 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8013e40:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 8013e44:	f640 1005 	movw	r0, #2309	; 0x905
 8013e48:	f7ff fe42 	bl	8013ad0 <RadioWrite>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8013e4c:	f640 1002 	movw	r0, #2306	; 0x902
 8013e50:	f7ff febf 	bl	8013bd2 <RadioRead>
 8013e54:	f040 0101 	orr.w	r1, r0, #1
 8013e58:	b2c9      	uxtb	r1, r1
 8013e5a:	f640 1002 	movw	r0, #2306	; 0x902
 8013e5e:	f7ff fe37 	bl	8013ad0 <RadioWrite>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8013e62:	2200      	movs	r2, #0
 8013e64:	65a2      	str	r2, [r4, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8013e66:	4613      	mov	r3, r2
 8013e68:	f240 2162 	movw	r1, #610	; 0x262
 8013e6c:	4608      	mov	r0, r1
 8013e6e:	f000 ff0c 	bl	8014c8a <SUBGRF_SetDioIrqParams>
 8013e72:	e012      	b.n	8013e9a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8013e74:	4b14      	ldr	r3, [pc, #80]	; (8013ec8 <RadioIrqProcess+0x2cc>)
 8013e76:	2201      	movs	r2, #1
 8013e78:	2100      	movs	r1, #0
 8013e7a:	2002      	movs	r0, #2
 8013e7c:	f001 fbc0 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8013e80:	f001 fad7 	bl	8015432 <RFW_Is_Init>
 8013e84:	2801      	cmp	r0, #1
 8013e86:	d108      	bne.n	8013e9a <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 8013e88:	f001 fadf 	bl	801544a <RFW_ReceivePayload>
 8013e8c:	e005      	b.n	8013e9a <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8013e8e:	4b0f      	ldr	r3, [pc, #60]	; (8013ecc <RadioIrqProcess+0x2d0>)
 8013e90:	2201      	movs	r2, #1
 8013e92:	2100      	movs	r1, #0
 8013e94:	2002      	movs	r0, #2
 8013e96:	f001 fbb3 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
}
 8013e9a:	b003      	add	sp, #12
 8013e9c:	bd30      	pop	{r4, r5, pc}
 8013e9e:	bf00      	nop
 8013ea0:	20003bcc 	.word	0x20003bcc
 8013ea4:	08017140 	.word	0x08017140
 8013ea8:	48000400 	.word	0x48000400
 8013eac:	20003bb4 	.word	0x20003bb4
 8013eb0:	20003bb0 	.word	0x20003bb0
 8013eb4:	20003c28 	.word	0x20003c28
 8013eb8:	20003ab0 	.word	0x20003ab0
 8013ebc:	20003bf0 	.word	0x20003bf0
 8013ec0:	10624dd3 	.word	0x10624dd3
 8013ec4:	08017154 	.word	0x08017154
 8013ec8:	08017160 	.word	0x08017160
 8013ecc:	0801716c 	.word	0x0801716c
        TimerStop( &RxTimeoutTimer );
 8013ed0:	4817      	ldr	r0, [pc, #92]	; (8013f30 <RadioIrqProcess+0x334>)
 8013ed2:	f001 fe0d 	bl	8015af0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8013ed6:	4b17      	ldr	r3, [pc, #92]	; (8013f34 <RadioIrqProcess+0x338>)
 8013ed8:	785b      	ldrb	r3, [r3, #1]
 8013eda:	b173      	cbz	r3, 8013efa <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8013edc:	4b16      	ldr	r3, [pc, #88]	; (8013f38 <RadioIrqProcess+0x33c>)
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d0da      	beq.n	8013e9a <RadioIrqProcess+0x29e>
 8013ee4:	68db      	ldr	r3, [r3, #12]
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d0d7      	beq.n	8013e9a <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 8013eea:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8013eec:	4b13      	ldr	r3, [pc, #76]	; (8013f3c <RadioIrqProcess+0x340>)
 8013eee:	2201      	movs	r2, #1
 8013ef0:	2100      	movs	r1, #0
 8013ef2:	2002      	movs	r0, #2
 8013ef4:	f001 fb84 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
 8013ef8:	e7cf      	b.n	8013e9a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8013efa:	2000      	movs	r0, #0
 8013efc:	f000 fd18 	bl	8014930 <SUBGRF_SetStandby>
 8013f00:	e7ec      	b.n	8013edc <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8013f02:	4b0f      	ldr	r3, [pc, #60]	; (8013f40 <RadioIrqProcess+0x344>)
 8013f04:	2201      	movs	r2, #1
 8013f06:	2100      	movs	r1, #0
 8013f08:	2002      	movs	r0, #2
 8013f0a:	f001 fb79 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8013f0e:	4b09      	ldr	r3, [pc, #36]	; (8013f34 <RadioIrqProcess+0x338>)
 8013f10:	785b      	ldrb	r3, [r3, #1]
 8013f12:	b143      	cbz	r3, 8013f26 <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8013f14:	4b08      	ldr	r3, [pc, #32]	; (8013f38 <RadioIrqProcess+0x33c>)
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d0be      	beq.n	8013e9a <RadioIrqProcess+0x29e>
 8013f1c:	691b      	ldr	r3, [r3, #16]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d0bb      	beq.n	8013e9a <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 8013f22:	4798      	blx	r3
}
 8013f24:	e7b9      	b.n	8013e9a <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8013f26:	2000      	movs	r0, #0
 8013f28:	f000 fd02 	bl	8014930 <SUBGRF_SetStandby>
 8013f2c:	e7f2      	b.n	8013f14 <RadioIrqProcess+0x318>
 8013f2e:	bf00      	nop
 8013f30:	20003bb4 	.word	0x20003bb4
 8013f34:	20003bcc 	.word	0x20003bcc
 8013f38:	20003bb0 	.word	0x20003bb0
 8013f3c:	08017178 	.word	0x08017178
 8013f40:	08017184 	.word	0x08017184

08013f44 <RadioOnDioIrq>:
{
 8013f44:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 8013f46:	4b03      	ldr	r3, [pc, #12]	; (8013f54 <RadioOnDioIrq+0x10>)
 8013f48:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 8013f4c:	f7ff fe56 	bl	8013bfc <RadioIrqProcess>
}
 8013f50:	bd08      	pop	{r3, pc}
 8013f52:	bf00      	nop
 8013f54:	20003bcc 	.word	0x20003bcc

08013f58 <RadioGetWakeupTime>:
{
 8013f58:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8013f5a:	f001 f9a6 	bl	80152aa <SUBGRF_GetRadioWakeUpTime>
}
 8013f5e:	3003      	adds	r0, #3
 8013f60:	bd08      	pop	{r3, pc}
	...

08013f64 <RadioSetMaxPayloadLength>:
{
 8013f64:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 8013f66:	2801      	cmp	r0, #1
 8013f68:	d004      	beq.n	8013f74 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8013f6a:	4b0a      	ldr	r3, [pc, #40]	; (8013f94 <RadioSetMaxPayloadLength+0x30>)
 8013f6c:	7d5b      	ldrb	r3, [r3, #21]
 8013f6e:	2b01      	cmp	r3, #1
 8013f70:	d008      	beq.n	8013f84 <RadioSetMaxPayloadLength+0x20>
}
 8013f72:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8013f74:	4b08      	ldr	r3, [pc, #32]	; (8013f98 <RadioSetMaxPayloadLength+0x34>)
 8013f76:	7019      	strb	r1, [r3, #0]
 8013f78:	4806      	ldr	r0, [pc, #24]	; (8013f94 <RadioSetMaxPayloadLength+0x30>)
 8013f7a:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8013f7c:	300e      	adds	r0, #14
 8013f7e:	f001 f853 	bl	8015028 <SUBGRF_SetPacketParams>
 8013f82:	e7f6      	b.n	8013f72 <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8013f84:	4b04      	ldr	r3, [pc, #16]	; (8013f98 <RadioSetMaxPayloadLength+0x34>)
 8013f86:	7019      	strb	r1, [r3, #0]
 8013f88:	4802      	ldr	r0, [pc, #8]	; (8013f94 <RadioSetMaxPayloadLength+0x30>)
 8013f8a:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8013f8c:	300e      	adds	r0, #14
 8013f8e:	f001 f84b 	bl	8015028 <SUBGRF_SetPacketParams>
}
 8013f92:	e7ee      	b.n	8013f72 <RadioSetMaxPayloadLength+0xe>
 8013f94:	20003bcc 	.word	0x20003bcc
 8013f98:	20000110 	.word	0x20000110

08013f9c <RadioReadRegisters>:
{
 8013f9c:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 8013f9e:	f000 fc5f 	bl	8014860 <SUBGRF_ReadRegisters>
}
 8013fa2:	bd08      	pop	{r3, pc}

08013fa4 <RadioWriteRegisters>:
{
 8013fa4:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 8013fa6:	f000 fc19 	bl	80147dc <SUBGRF_WriteRegisters>
}
 8013faa:	bd08      	pop	{r3, pc}

08013fac <RadioRssi>:
{
 8013fac:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 8013fae:	f001 f8cb 	bl	8015148 <SUBGRF_GetRssiInst>
}
 8013fb2:	b200      	sxth	r0, r0
 8013fb4:	bd08      	pop	{r3, pc}
	...

08013fb8 <RadioSetTxContinuousWave>:
{
 8013fb8:	b538      	push	{r3, r4, r5, lr}
 8013fba:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 8013fbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013fc0:	fb03 f402 	mul.w	r4, r3, r2
    SUBGRF_SetRfFrequency( freq );
 8013fc4:	f000 fed4 	bl	8014d70 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8013fc8:	4628      	mov	r0, r5
 8013fca:	f001 f957 	bl	801527c <SUBGRF_SetRfTxPower>
 8013fce:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8013fd0:	210e      	movs	r1, #14
 8013fd2:	f640 101f 	movw	r0, #2335	; 0x91f
 8013fd6:	f000 fbb5 	bl	8014744 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8013fda:	2101      	movs	r1, #1
 8013fdc:	4628      	mov	r0, r5
 8013fde:	f001 f939 	bl	8015254 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8013fe2:	f000 fd7f 	bl	8014ae4 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8013fe6:	4d04      	ldr	r5, [pc, #16]	; (8013ff8 <RadioSetTxContinuousWave+0x40>)
 8013fe8:	4621      	mov	r1, r4
 8013fea:	4628      	mov	r0, r5
 8013fec:	f001 fe20 	bl	8015c30 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8013ff0:	4628      	mov	r0, r5
 8013ff2:	f001 fdd7 	bl	8015ba4 <UTIL_TIMER_Start>
}
 8013ff6:	bd38      	pop	{r3, r4, r5, pc}
 8013ff8:	20003c28 	.word	0x20003c28

08013ffc <RadioSetChannel>:
{
 8013ffc:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8013ffe:	f000 feb7 	bl	8014d70 <SUBGRF_SetRfFrequency>
}
 8014002:	bd08      	pop	{r3, pc}

08014004 <RadioStartCad>:
{
 8014004:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8014006:	2100      	movs	r1, #0
 8014008:	4b07      	ldr	r3, [pc, #28]	; (8014028 <RadioStartCad+0x24>)
 801400a:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 801400e:	f001 f921 	bl	8015254 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8014012:	2300      	movs	r3, #0
 8014014:	461a      	mov	r2, r3
 8014016:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801401a:	4608      	mov	r0, r1
 801401c:	f000 fe35 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8014020:	f000 fd54 	bl	8014acc <SUBGRF_SetCad>
}
 8014024:	bd08      	pop	{r3, pc}
 8014026:	bf00      	nop
 8014028:	20003bcc 	.word	0x20003bcc

0801402c <RadioRx>:
{
 801402c:	b538      	push	{r3, r4, r5, lr}
 801402e:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8014030:	f001 f9ff 	bl	8015432 <RFW_Is_Init>
 8014034:	2801      	cmp	r0, #1
 8014036:	d019      	beq.n	801406c <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8014038:	2300      	movs	r3, #0
 801403a:	461a      	mov	r2, r3
 801403c:	f240 2162 	movw	r1, #610	; 0x262
 8014040:	4608      	mov	r0, r1
 8014042:	f000 fe22 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8014046:	b9a4      	cbnz	r4, 8014072 <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8014048:	4c11      	ldr	r4, [pc, #68]	; (8014090 <RadioRx+0x64>)
 801404a:	2100      	movs	r1, #0
 801404c:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 801404e:	4b11      	ldr	r3, [pc, #68]	; (8014094 <RadioRx+0x68>)
 8014050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8014054:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8014056:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 801405a:	f001 f8fb 	bl	8015254 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801405e:	7863      	ldrb	r3, [r4, #1]
 8014060:	b183      	cbz	r3, 8014084 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8014062:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8014066:	f000 fc9f 	bl	80149a8 <SUBGRF_SetRx>
}
 801406a:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 801406c:	f001 f9e9 	bl	8015442 <RFW_ReceiveInit>
 8014070:	e7e9      	b.n	8014046 <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8014072:	4d09      	ldr	r5, [pc, #36]	; (8014098 <RadioRx+0x6c>)
 8014074:	4621      	mov	r1, r4
 8014076:	4628      	mov	r0, r5
 8014078:	f001 fdda 	bl	8015c30 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801407c:	4628      	mov	r0, r5
 801407e:	f001 fd91 	bl	8015ba4 <UTIL_TIMER_Start>
 8014082:	e7e1      	b.n	8014048 <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8014084:	4b02      	ldr	r3, [pc, #8]	; (8014090 <RadioRx+0x64>)
 8014086:	6898      	ldr	r0, [r3, #8]
 8014088:	0180      	lsls	r0, r0, #6
 801408a:	f000 fc8d 	bl	80149a8 <SUBGRF_SetRx>
}
 801408e:	e7ec      	b.n	801406a <RadioRx+0x3e>
 8014090:	20003bcc 	.word	0x20003bcc
 8014094:	48000400 	.word	0x48000400
 8014098:	20003bb4 	.word	0x20003bb4

0801409c <RadioSleep>:
{
 801409c:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 801409e:	f04f 0004 	mov.w	r0, #4
 80140a2:	f000 fc25 	bl	80148f0 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 80140a6:	2002      	movs	r0, #2
 80140a8:	f7ed fdd6 	bl	8001c58 <HAL_Delay>
}
 80140ac:	bd08      	pop	{r3, pc}
	...

080140b0 <RadioSend>:
{
 80140b0:	b570      	push	{r4, r5, r6, lr}
 80140b2:	b082      	sub	sp, #8
 80140b4:	4605      	mov	r5, r0
 80140b6:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80140b8:	2300      	movs	r3, #0
 80140ba:	461a      	mov	r2, r3
 80140bc:	f240 2101 	movw	r1, #513	; 0x201
 80140c0:	4608      	mov	r0, r1
 80140c2:	f000 fde2 	bl	8014c8a <SUBGRF_SetDioIrqParams>
 80140c6:	4b3f      	ldr	r3, [pc, #252]	; (80141c4 <RadioSend+0x114>)
 80140c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80140cc:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80140ce:	4e3e      	ldr	r6, [pc, #248]	; (80141c8 <RadioSend+0x118>)
 80140d0:	2101      	movs	r1, #1
 80140d2:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 80140d6:	f001 f8bd 	bl	8015254 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80140da:	7833      	ldrb	r3, [r6, #0]
 80140dc:	2b01      	cmp	r3, #1
 80140de:	d103      	bne.n	80140e8 <RadioSend+0x38>
 80140e0:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 80140e4:	2b06      	cmp	r3, #6
 80140e6:	d012      	beq.n	801410e <RadioSend+0x5e>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80140e8:	f640 0089 	movw	r0, #2185	; 0x889
 80140ec:	f000 fb3a 	bl	8014764 <SUBGRF_ReadRegister>
 80140f0:	f040 0104 	orr.w	r1, r0, #4
 80140f4:	b2c9      	uxtb	r1, r1
 80140f6:	f640 0089 	movw	r0, #2185	; 0x889
 80140fa:	f000 fb23 	bl	8014744 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 80140fe:	4b32      	ldr	r3, [pc, #200]	; (80141c8 <RadioSend+0x118>)
 8014100:	781b      	ldrb	r3, [r3, #0]
 8014102:	2b03      	cmp	r3, #3
 8014104:	d818      	bhi.n	8014138 <RadioSend+0x88>
 8014106:	e8df f003 	tbb	[pc, r3]
 801410a:	0d23      	.short	0x0d23
 801410c:	4f23      	.short	0x4f23
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801410e:	f640 0089 	movw	r0, #2185	; 0x889
 8014112:	f000 fb27 	bl	8014764 <SUBGRF_ReadRegister>
 8014116:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 801411a:	f640 0089 	movw	r0, #2185	; 0x889
 801411e:	f000 fb11 	bl	8014744 <SUBGRF_WriteRegister>
 8014122:	e7ec      	b.n	80140fe <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8014124:	4828      	ldr	r0, [pc, #160]	; (80141c8 <RadioSend+0x118>)
 8014126:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014128:	300e      	adds	r0, #14
 801412a:	f000 ff7d 	bl	8015028 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801412e:	2200      	movs	r2, #0
 8014130:	4621      	mov	r1, r4
 8014132:	4628      	mov	r0, r5
 8014134:	f000 fc30 	bl	8014998 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8014138:	4c24      	ldr	r4, [pc, #144]	; (80141cc <RadioSend+0x11c>)
 801413a:	4b23      	ldr	r3, [pc, #140]	; (80141c8 <RadioSend+0x118>)
 801413c:	6859      	ldr	r1, [r3, #4]
 801413e:	4620      	mov	r0, r4
 8014140:	f001 fd76 	bl	8015c30 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8014144:	4620      	mov	r0, r4
 8014146:	f001 fd2d 	bl	8015ba4 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 801414a:	2000      	movs	r0, #0
}
 801414c:	b002      	add	sp, #8
 801414e:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 8014150:	f001 f96f 	bl	8015432 <RFW_Is_Init>
 8014154:	2801      	cmp	r0, #1
 8014156:	d00a      	beq.n	801416e <RadioSend+0xbe>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8014158:	481b      	ldr	r0, [pc, #108]	; (80141c8 <RadioSend+0x118>)
 801415a:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801415c:	300e      	adds	r0, #14
 801415e:	f000 ff63 	bl	8015028 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8014162:	2200      	movs	r2, #0
 8014164:	4621      	mov	r1, r4
 8014166:	4628      	mov	r0, r5
 8014168:	f000 fc16 	bl	8014998 <SUBGRF_SendPayload>
 801416c:	e7e4      	b.n	8014138 <RadioSend+0x88>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801416e:	f10d 0207 	add.w	r2, sp, #7
 8014172:	4621      	mov	r1, r4
 8014174:	4628      	mov	r0, r5
 8014176:	f001 f961 	bl	801543c <RFW_TransmitInit>
 801417a:	b968      	cbnz	r0, 8014198 <RadioSend+0xe8>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801417c:	4812      	ldr	r0, [pc, #72]	; (80141c8 <RadioSend+0x118>)
 801417e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8014182:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014184:	300e      	adds	r0, #14
 8014186:	f000 ff4f 	bl	8015028 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801418a:	2200      	movs	r2, #0
 801418c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8014190:	4628      	mov	r0, r5
 8014192:	f000 fc01 	bl	8014998 <SUBGRF_SendPayload>
 8014196:	e7cf      	b.n	8014138 <RadioSend+0x88>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8014198:	4b0d      	ldr	r3, [pc, #52]	; (80141d0 <RadioSend+0x120>)
 801419a:	2201      	movs	r2, #1
 801419c:	2100      	movs	r1, #0
 801419e:	2002      	movs	r0, #2
 80141a0:	f001 fa2e 	bl	8015600 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80141a4:	2003      	movs	r0, #3
 80141a6:	e7d1      	b.n	801414c <RadioSend+0x9c>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80141a8:	4807      	ldr	r0, [pc, #28]	; (80141c8 <RadioSend+0x118>)
 80141aa:	2302      	movs	r3, #2
 80141ac:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80141ae:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80141b0:	300e      	adds	r0, #14
 80141b2:	f000 ff39 	bl	8015028 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80141b6:	2200      	movs	r2, #0
 80141b8:	4621      	mov	r1, r4
 80141ba:	4628      	mov	r0, r5
 80141bc:	f000 fbec 	bl	8014998 <SUBGRF_SendPayload>
            break;
 80141c0:	e7ba      	b.n	8014138 <RadioSend+0x88>
 80141c2:	bf00      	nop
 80141c4:	48000400 	.word	0x48000400
 80141c8:	20003bcc 	.word	0x20003bcc
 80141cc:	20003c28 	.word	0x20003c28
 80141d0:	08017194 	.word	0x08017194

080141d4 <RadioRandom>:
{
 80141d4:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80141d6:	2300      	movs	r3, #0
 80141d8:	461a      	mov	r2, r3
 80141da:	4619      	mov	r1, r3
 80141dc:	4618      	mov	r0, r3
 80141de:	f000 fd54 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 80141e2:	f000 fbfb 	bl	80149dc <SUBGRF_GetRandom>
}
 80141e6:	bd08      	pop	{r3, pc}

080141e8 <RadioSetModem>:
{
 80141e8:	b510      	push	{r4, lr}
 80141ea:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 80141ec:	4b14      	ldr	r3, [pc, #80]	; (8014240 <RadioSetModem+0x58>)
 80141ee:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 80141f0:	f001 f92c 	bl	801544c <RFW_SetRadioModem>
    switch( modem )
 80141f4:	2c01      	cmp	r4, #1
 80141f6:	d010      	beq.n	801421a <RadioSetModem+0x32>
 80141f8:	2c03      	cmp	r4, #3
 80141fa:	d01a      	beq.n	8014232 <RadioSetModem+0x4a>
 80141fc:	b134      	cbz	r4, 801420c <RadioSetModem+0x24>
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80141fe:	2003      	movs	r0, #3
 8014200:	f000 fde2 	bl	8014dc8 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8014204:	4b0e      	ldr	r3, [pc, #56]	; (8014240 <RadioSetModem+0x58>)
 8014206:	2200      	movs	r2, #0
 8014208:	735a      	strb	r2, [r3, #13]
}
 801420a:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801420c:	2000      	movs	r0, #0
 801420e:	f000 fddb 	bl	8014dc8 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8014212:	4b0b      	ldr	r3, [pc, #44]	; (8014240 <RadioSetModem+0x58>)
 8014214:	2200      	movs	r2, #0
 8014216:	735a      	strb	r2, [r3, #13]
        break;
 8014218:	e7f7      	b.n	801420a <RadioSetModem+0x22>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801421a:	2001      	movs	r0, #1
 801421c:	f000 fdd4 	bl	8014dc8 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8014220:	4b07      	ldr	r3, [pc, #28]	; (8014240 <RadioSetModem+0x58>)
 8014222:	7b5a      	ldrb	r2, [r3, #13]
 8014224:	7b18      	ldrb	r0, [r3, #12]
 8014226:	4282      	cmp	r2, r0
 8014228:	d0ef      	beq.n	801420a <RadioSetModem+0x22>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801422a:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801422c:	f000 f80a 	bl	8014244 <RadioSetPublicNetwork>
 8014230:	e7eb      	b.n	801420a <RadioSetModem+0x22>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8014232:	2002      	movs	r0, #2
 8014234:	f000 fdc8 	bl	8014dc8 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8014238:	4b01      	ldr	r3, [pc, #4]	; (8014240 <RadioSetModem+0x58>)
 801423a:	2200      	movs	r2, #0
 801423c:	735a      	strb	r2, [r3, #13]
}
 801423e:	e7e4      	b.n	801420a <RadioSetModem+0x22>
 8014240:	20003bcc 	.word	0x20003bcc

08014244 <RadioSetPublicNetwork>:
{
 8014244:	b510      	push	{r4, lr}
 8014246:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8014248:	4b0e      	ldr	r3, [pc, #56]	; (8014284 <RadioSetPublicNetwork+0x40>)
 801424a:	7318      	strb	r0, [r3, #12]
 801424c:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 801424e:	2001      	movs	r0, #1
 8014250:	f7ff ffca 	bl	80141e8 <RadioSetModem>
    if( enable == true )
 8014254:	b154      	cbz	r4, 801426c <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8014256:	2134      	movs	r1, #52	; 0x34
 8014258:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801425c:	f000 fa72 	bl	8014744 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8014260:	2144      	movs	r1, #68	; 0x44
 8014262:	f240 7041 	movw	r0, #1857	; 0x741
 8014266:	f000 fa6d 	bl	8014744 <SUBGRF_WriteRegister>
}
 801426a:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801426c:	2114      	movs	r1, #20
 801426e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8014272:	f000 fa67 	bl	8014744 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8014276:	2124      	movs	r1, #36	; 0x24
 8014278:	f240 7041 	movw	r0, #1857	; 0x741
 801427c:	f000 fa62 	bl	8014744 <SUBGRF_WriteRegister>
}
 8014280:	e7f3      	b.n	801426a <RadioSetPublicNetwork+0x26>
 8014282:	bf00      	nop
 8014284:	20003bcc 	.word	0x20003bcc

08014288 <RadioSetTxConfig>:
{
 8014288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801428c:	b083      	sub	sp, #12
 801428e:	4604      	mov	r4, r0
 8014290:	460e      	mov	r6, r1
 8014292:	4617      	mov	r7, r2
 8014294:	461d      	mov	r5, r3
 8014296:	f8bd 8038 	ldrh.w	r8, [sp, #56]	; 0x38
 801429a:	f89d 903c 	ldrb.w	r9, [sp, #60]	; 0x3c
 801429e:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    RFW_DeInit();
 80142a2:	f001 f8c5 	bl	8015430 <RFW_DeInit>
    switch( modem )
 80142a6:	b1ac      	cbz	r4, 80142d4 <RadioSetTxConfig+0x4c>
 80142a8:	2c01      	cmp	r4, #1
 80142aa:	d05a      	beq.n	8014362 <RadioSetTxConfig+0xda>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80142ac:	4630      	mov	r0, r6
 80142ae:	f000 ffe5 	bl	801527c <SUBGRF_SetRfTxPower>
 80142b2:	4c55      	ldr	r4, [pc, #340]	; (8014408 <RadioSetTxConfig+0x180>)
 80142b4:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80142b8:	210e      	movs	r1, #14
 80142ba:	f640 101f 	movw	r0, #2335	; 0x91f
 80142be:	f000 fa41 	bl	8014744 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80142c2:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 80142c6:	f001 f8b8 	bl	801543a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80142ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80142cc:	6063      	str	r3, [r4, #4]
}
 80142ce:	b003      	add	sp, #12
 80142d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80142d4:	4c4c      	ldr	r4, [pc, #304]	; (8014408 <RadioSetTxConfig+0x180>)
 80142d6:	f04f 0b00 	mov.w	fp, #0
 80142da:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80142de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142e0:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80142e2:	230b      	movs	r3, #11
 80142e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80142e8:	4628      	mov	r0, r5
 80142ea:	f001 f83f 	bl	801536c <SUBGRF_GetFskBandwidthRegValue>
 80142ee:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80142f2:	6427      	str	r7, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80142f4:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80142f8:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80142fc:	f8a4 8010 	strh.w	r8, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8014300:	2304      	movs	r3, #4
 8014302:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8014304:	2318      	movs	r3, #24
 8014306:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8014308:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801430c:	f089 0901 	eor.w	r9, r9, #1
 8014310:	f884 9015 	strb.w	r9, [r4, #21]
            if( crcOn == true )
 8014314:	f1ba 0f00 	cmp.w	sl, #0
 8014318:	d01f      	beq.n	801435a <RadioSetTxConfig+0xd2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801431a:	22f2      	movs	r2, #242	; 0xf2
 801431c:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801431e:	4c3a      	ldr	r4, [pc, #232]	; (8014408 <RadioSetTxConfig+0x180>)
 8014320:	2301      	movs	r3, #1
 8014322:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8014324:	f7ff fc50 	bl	8013bc8 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8014328:	2000      	movs	r0, #0
 801432a:	f7ff ff5d 	bl	80141e8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801432e:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8014332:	f000 fdf1 	bl	8014f18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014336:	f104 000e 	add.w	r0, r4, #14
 801433a:	f000 fe75 	bl	8015028 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801433e:	4a33      	ldr	r2, [pc, #204]	; (801440c <RadioSetTxConfig+0x184>)
 8014340:	466b      	mov	r3, sp
 8014342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014346:	e883 0003 	stmia.w	r3, {r0, r1}
 801434a:	4618      	mov	r0, r3
 801434c:	f000 fa56 	bl	80147fc <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8014350:	f240 10ff 	movw	r0, #511	; 0x1ff
 8014354:	f000 fa29 	bl	80147aa <SUBGRF_SetWhiteningSeed>
            break;
 8014358:	e7a8      	b.n	80142ac <RadioSetTxConfig+0x24>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801435a:	4b2b      	ldr	r3, [pc, #172]	; (8014408 <RadioSetTxConfig+0x180>)
 801435c:	2201      	movs	r2, #1
 801435e:	75da      	strb	r2, [r3, #23]
 8014360:	e7dd      	b.n	801431e <RadioSetTxConfig+0x96>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8014362:	4a29      	ldr	r2, [pc, #164]	; (8014408 <RadioSetTxConfig+0x180>)
 8014364:	2301      	movs	r3, #1
 8014366:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801436a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801436c:	b2db      	uxtb	r3, r3
 801436e:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8014372:	4927      	ldr	r1, [pc, #156]	; (8014410 <RadioSetTxConfig+0x188>)
 8014374:	5d49      	ldrb	r1, [r1, r5]
 8014376:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801437a:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 801437e:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8014382:	b91d      	cbnz	r5, 801438c <RadioSetTxConfig+0x104>
 8014384:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014386:	3a0b      	subs	r2, #11
 8014388:	2a01      	cmp	r2, #1
 801438a:	d92c      	bls.n	80143e6 <RadioSetTxConfig+0x15e>
 801438c:	2d01      	cmp	r5, #1
 801438e:	d027      	beq.n	80143e0 <RadioSetTxConfig+0x158>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8014390:	4a1d      	ldr	r2, [pc, #116]	; (8014408 <RadioSetTxConfig+0x180>)
 8014392:	2100      	movs	r1, #0
 8014394:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8014398:	4a1b      	ldr	r2, [pc, #108]	; (8014408 <RadioSetTxConfig+0x180>)
 801439a:	2101      	movs	r1, #1
 801439c:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801439e:	3b05      	subs	r3, #5
 80143a0:	b2db      	uxtb	r3, r3
 80143a2:	428b      	cmp	r3, r1
 80143a4:	d924      	bls.n	80143f0 <RadioSetTxConfig+0x168>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80143a6:	4b18      	ldr	r3, [pc, #96]	; (8014408 <RadioSetTxConfig+0x180>)
 80143a8:	f8a3 801c 	strh.w	r8, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80143ac:	4c16      	ldr	r4, [pc, #88]	; (8014408 <RadioSetTxConfig+0x180>)
 80143ae:	f884 901e 	strb.w	r9, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80143b2:	4b18      	ldr	r3, [pc, #96]	; (8014414 <RadioSetTxConfig+0x18c>)
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80143b8:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80143bc:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 80143c0:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80143c4:	f7ff fc00 	bl	8013bc8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80143c8:	2001      	movs	r0, #1
 80143ca:	f7ff ff0d 	bl	80141e8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80143ce:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80143d2:	f000 fda1 	bl	8014f18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80143d6:	f104 000e 	add.w	r0, r4, #14
 80143da:	f000 fe25 	bl	8015028 <SUBGRF_SetPacketParams>
            break;
 80143de:	e765      	b.n	80142ac <RadioSetTxConfig+0x24>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80143e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80143e2:	2a0c      	cmp	r2, #12
 80143e4:	d1d4      	bne.n	8014390 <RadioSetTxConfig+0x108>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80143e6:	4a08      	ldr	r2, [pc, #32]	; (8014408 <RadioSetTxConfig+0x180>)
 80143e8:	2101      	movs	r1, #1
 80143ea:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 80143ee:	e7d3      	b.n	8014398 <RadioSetTxConfig+0x110>
                if( preambleLen < 12 )
 80143f0:	f1b8 0f0b 	cmp.w	r8, #11
 80143f4:	d803      	bhi.n	80143fe <RadioSetTxConfig+0x176>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80143f6:	4613      	mov	r3, r2
 80143f8:	220c      	movs	r2, #12
 80143fa:	839a      	strh	r2, [r3, #28]
 80143fc:	e7d6      	b.n	80143ac <RadioSetTxConfig+0x124>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80143fe:	4b02      	ldr	r3, [pc, #8]	; (8014408 <RadioSetTxConfig+0x180>)
 8014400:	f8a3 801c 	strh.w	r8, [r3, #28]
 8014404:	e7d2      	b.n	80143ac <RadioSetTxConfig+0x124>
 8014406:	bf00      	nop
 8014408:	20003bcc 	.word	0x20003bcc
 801440c:	08016180 	.word	0x08016180
 8014410:	080171ac 	.word	0x080171ac
 8014414:	20000110 	.word	0x20000110

08014418 <RadioSetRxConfig>:
{
 8014418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801441c:	b085      	sub	sp, #20
 801441e:	4604      	mov	r4, r0
 8014420:	460d      	mov	r5, r1
 8014422:	4616      	mov	r6, r2
 8014424:	9301      	str	r3, [sp, #4]
 8014426:	f8bd 903c 	ldrh.w	r9, [sp, #60]	; 0x3c
 801442a:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 801442e:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8014432:	f89d b04c 	ldrb.w	fp, [sp, #76]	; 0x4c
 8014436:	f89d 805c 	ldrb.w	r8, [sp, #92]	; 0x5c
    SubgRf.RxContinuous = rxContinuous;
 801443a:	4b73      	ldr	r3, [pc, #460]	; (8014608 <RadioSetRxConfig+0x1f0>)
 801443c:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit();
 8014440:	f000 fff6 	bl	8015430 <RFW_DeInit>
    if( rxContinuous == true )
 8014444:	f1b8 0f00 	cmp.w	r8, #0
 8014448:	d001      	beq.n	801444e <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 801444a:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 801444e:	b14f      	cbz	r7, 8014464 <RadioSetRxConfig+0x4c>
        MaxPayloadLength = payloadLen;
 8014450:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8014454:	4b6d      	ldr	r3, [pc, #436]	; (801460c <RadioSetRxConfig+0x1f4>)
 8014456:	701a      	strb	r2, [r3, #0]
    switch( modem )
 8014458:	b144      	cbz	r4, 801446c <RadioSetRxConfig+0x54>
 801445a:	2c01      	cmp	r4, #1
 801445c:	d057      	beq.n	801450e <RadioSetRxConfig+0xf6>
}
 801445e:	b005      	add	sp, #20
 8014460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MaxPayloadLength = 0xFF;
 8014464:	4b69      	ldr	r3, [pc, #420]	; (801460c <RadioSetRxConfig+0x1f4>)
 8014466:	22ff      	movs	r2, #255	; 0xff
 8014468:	701a      	strb	r2, [r3, #0]
 801446a:	e7f5      	b.n	8014458 <RadioSetRxConfig+0x40>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801446c:	2000      	movs	r0, #0
 801446e:	f000 fb47 	bl	8014b00 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8014472:	4c65      	ldr	r4, [pc, #404]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014474:	f04f 0800 	mov.w	r8, #0
 8014478:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801447c:	63e6      	str	r6, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801447e:	230b      	movs	r3, #11
 8014480:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8014484:	4628      	mov	r0, r5
 8014486:	f000 ff71 	bl	801536c <SUBGRF_GetFskBandwidthRegValue>
 801448a:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801448e:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8014492:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8014496:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801449a:	2304      	movs	r3, #4
 801449c:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801449e:	2318      	movs	r3, #24
 80144a0:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80144a2:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80144a6:	f087 0701 	eor.w	r7, r7, #1
 80144aa:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80144ac:	4b57      	ldr	r3, [pc, #348]	; (801460c <RadioSetRxConfig+0x1f4>)
 80144ae:	781b      	ldrb	r3, [r3, #0]
 80144b0:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 80144b2:	f1bb 0f00 	cmp.w	fp, #0
 80144b6:	d026      	beq.n	8014506 <RadioSetRxConfig+0xee>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80144b8:	22f2      	movs	r2, #242	; 0xf2
 80144ba:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80144bc:	4c52      	ldr	r4, [pc, #328]	; (8014608 <RadioSetRxConfig+0x1f0>)
 80144be:	2301      	movs	r3, #1
 80144c0:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 80144c2:	f7ff fb81 	bl	8013bc8 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80144c6:	2000      	movs	r0, #0
 80144c8:	f7ff fe8e 	bl	80141e8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80144cc:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80144d0:	f000 fd22 	bl	8014f18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80144d4:	f104 000e 	add.w	r0, r4, #14
 80144d8:	f000 fda6 	bl	8015028 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80144dc:	4a4c      	ldr	r2, [pc, #304]	; (8014610 <RadioSetRxConfig+0x1f8>)
 80144de:	ab02      	add	r3, sp, #8
 80144e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80144e4:	e883 0003 	stmia.w	r3, {r0, r1}
 80144e8:	4618      	mov	r0, r3
 80144ea:	f000 f987 	bl	80147fc <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80144ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80144f2:	f000 f95a 	bl	80147aa <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80144f6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80144fa:	fb03 f30a 	mul.w	r3, r3, sl
 80144fe:	fbb3 f3f6 	udiv	r3, r3, r6
 8014502:	60a3      	str	r3, [r4, #8]
            break;
 8014504:	e7ab      	b.n	801445e <RadioSetRxConfig+0x46>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8014506:	4b40      	ldr	r3, [pc, #256]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014508:	2201      	movs	r2, #1
 801450a:	75da      	strb	r2, [r3, #23]
 801450c:	e7d6      	b.n	80144bc <RadioSetRxConfig+0xa4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801450e:	2000      	movs	r0, #0
 8014510:	f000 faf6 	bl	8014b00 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8014514:	4a3c      	ldr	r2, [pc, #240]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014516:	2301      	movs	r3, #1
 8014518:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801451c:	b2f3      	uxtb	r3, r6
 801451e:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8014522:	493c      	ldr	r1, [pc, #240]	; (8014614 <RadioSetRxConfig+0x1fc>)
 8014524:	5d49      	ldrb	r1, [r1, r5]
 8014526:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801452a:	9901      	ldr	r1, [sp, #4]
 801452c:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8014530:	b91d      	cbnz	r5, 801453a <RadioSetRxConfig+0x122>
 8014532:	f1a6 020b 	sub.w	r2, r6, #11
 8014536:	2a01      	cmp	r2, #1
 8014538:	d94b      	bls.n	80145d2 <RadioSetRxConfig+0x1ba>
 801453a:	2d01      	cmp	r5, #1
 801453c:	d047      	beq.n	80145ce <RadioSetRxConfig+0x1b6>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801453e:	4a32      	ldr	r2, [pc, #200]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014540:	2100      	movs	r1, #0
 8014542:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8014546:	4a30      	ldr	r2, [pc, #192]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014548:	2101      	movs	r1, #1
 801454a:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801454c:	3b05      	subs	r3, #5
 801454e:	b2db      	uxtb	r3, r3
 8014550:	428b      	cmp	r3, r1
 8014552:	d943      	bls.n	80145dc <RadioSetRxConfig+0x1c4>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8014554:	4b2c      	ldr	r3, [pc, #176]	; (8014608 <RadioSetRxConfig+0x1f0>)
 8014556:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801455a:	4c2b      	ldr	r4, [pc, #172]	; (8014608 <RadioSetRxConfig+0x1f0>)
 801455c:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801455e:	4b2b      	ldr	r3, [pc, #172]	; (801460c <RadioSetRxConfig+0x1f4>)
 8014560:	781b      	ldrb	r3, [r3, #0]
 8014562:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8014564:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8014568:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 801456c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8014570:	f7ff fb2a 	bl	8013bc8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8014574:	2001      	movs	r0, #1
 8014576:	f7ff fe37 	bl	80141e8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801457a:	f104 0038 	add.w	r0, r4, #56	; 0x38
 801457e:	f000 fccb 	bl	8014f18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014582:	f104 000e 	add.w	r0, r4, #14
 8014586:	f000 fd4f 	bl	8015028 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801458a:	fa5f f08a 	uxtb.w	r0, sl
 801458e:	f000 fac4 	bl	8014b1a <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 8014592:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8014596:	f000 f8e5 	bl	8014764 <SUBGRF_ReadRegister>
 801459a:	f000 0101 	and.w	r1, r0, #1
 801459e:	f640 00a3 	movw	r0, #2211	; 0x8a3
 80145a2:	f000 f8cf 	bl	8014744 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80145a6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	d021      	beq.n	80145f2 <RadioSetRxConfig+0x1da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80145ae:	f240 7036 	movw	r0, #1846	; 0x736
 80145b2:	f000 f8d7 	bl	8014764 <SUBGRF_ReadRegister>
 80145b6:	f040 0104 	orr.w	r1, r0, #4
 80145ba:	b2c9      	uxtb	r1, r1
 80145bc:	f240 7036 	movw	r0, #1846	; 0x736
 80145c0:	f000 f8c0 	bl	8014744 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80145c4:	4b10      	ldr	r3, [pc, #64]	; (8014608 <RadioSetRxConfig+0x1f0>)
 80145c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80145ca:	609a      	str	r2, [r3, #8]
}
 80145cc:	e747      	b.n	801445e <RadioSetRxConfig+0x46>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80145ce:	2e0c      	cmp	r6, #12
 80145d0:	d1b5      	bne.n	801453e <RadioSetRxConfig+0x126>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80145d2:	4a0d      	ldr	r2, [pc, #52]	; (8014608 <RadioSetRxConfig+0x1f0>)
 80145d4:	2101      	movs	r1, #1
 80145d6:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 80145da:	e7b4      	b.n	8014546 <RadioSetRxConfig+0x12e>
                if( preambleLen < 12 )
 80145dc:	f1b9 0f0b 	cmp.w	r9, #11
 80145e0:	d803      	bhi.n	80145ea <RadioSetRxConfig+0x1d2>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80145e2:	4613      	mov	r3, r2
 80145e4:	220c      	movs	r2, #12
 80145e6:	839a      	strh	r2, [r3, #28]
 80145e8:	e7b7      	b.n	801455a <RadioSetRxConfig+0x142>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80145ea:	4b07      	ldr	r3, [pc, #28]	; (8014608 <RadioSetRxConfig+0x1f0>)
 80145ec:	f8a3 901c 	strh.w	r9, [r3, #28]
 80145f0:	e7b3      	b.n	801455a <RadioSetRxConfig+0x142>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80145f2:	f240 7036 	movw	r0, #1846	; 0x736
 80145f6:	f000 f8b5 	bl	8014764 <SUBGRF_ReadRegister>
 80145fa:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 80145fe:	f240 7036 	movw	r0, #1846	; 0x736
 8014602:	f000 f89f 	bl	8014744 <SUBGRF_WriteRegister>
 8014606:	e7dd      	b.n	80145c4 <RadioSetRxConfig+0x1ac>
 8014608:	20003bcc 	.word	0x20003bcc
 801460c:	20000110 	.word	0x20000110
 8014610:	08016180 	.word	0x08016180
 8014614:	080171ac 	.word	0x080171ac

08014618 <RadioIsChannelFree>:
{
 8014618:	b5f0      	push	{r4, r5, r6, r7, lr}
 801461a:	b08b      	sub	sp, #44	; 0x2c
 801461c:	4604      	mov	r4, r0
 801461e:	460f      	mov	r7, r1
 8014620:	4616      	mov	r6, r2
 8014622:	461d      	mov	r5, r3
    RadioStandby( );
 8014624:	f7ff fad0 	bl	8013bc8 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8014628:	2000      	movs	r0, #0
 801462a:	f7ff fddd 	bl	80141e8 <RadioSetModem>
    RadioSetChannel( freq );
 801462e:	4620      	mov	r0, r4
 8014630:	f7ff fce4 	bl	8013ffc <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8014634:	2301      	movs	r3, #1
 8014636:	9309      	str	r3, [sp, #36]	; 0x24
 8014638:	2400      	movs	r4, #0
 801463a:	9408      	str	r4, [sp, #32]
 801463c:	9407      	str	r4, [sp, #28]
 801463e:	9406      	str	r4, [sp, #24]
 8014640:	9405      	str	r4, [sp, #20]
 8014642:	9404      	str	r4, [sp, #16]
 8014644:	9403      	str	r4, [sp, #12]
 8014646:	9402      	str	r4, [sp, #8]
 8014648:	2303      	movs	r3, #3
 801464a:	9301      	str	r3, [sp, #4]
 801464c:	9700      	str	r7, [sp, #0]
 801464e:	4623      	mov	r3, r4
 8014650:	f44f 7216 	mov.w	r2, #600	; 0x258
 8014654:	4639      	mov	r1, r7
 8014656:	4620      	mov	r0, r4
 8014658:	f7ff fede 	bl	8014418 <RadioSetRxConfig>
    RadioRx( 0 );
 801465c:	4620      	mov	r0, r4
 801465e:	f7ff fce5 	bl	801402c <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8014662:	f7ff fc79 	bl	8013f58 <RadioGetWakeupTime>
 8014666:	f7ed faf7 	bl	8001c58 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 801466a:	f001 fa01 	bl	8015a70 <UTIL_TIMER_GetCurrentTime>
 801466e:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8014670:	4620      	mov	r0, r4
 8014672:	f001 fa07 	bl	8015a84 <UTIL_TIMER_GetElapsedTime>
 8014676:	42a8      	cmp	r0, r5
 8014678:	d206      	bcs.n	8014688 <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 801467a:	2000      	movs	r0, #0
 801467c:	f7ff fc96 	bl	8013fac <RadioRssi>
        if( rssi > rssiThresh )
 8014680:	42b0      	cmp	r0, r6
 8014682:	ddf5      	ble.n	8014670 <RadioIsChannelFree+0x58>
            status = false;
 8014684:	2400      	movs	r4, #0
 8014686:	e000      	b.n	801468a <RadioIsChannelFree+0x72>
    bool status = true;
 8014688:	2401      	movs	r4, #1
    RadioStandby( );
 801468a:	f7ff fa9d 	bl	8013bc8 <RadioStandby>
}
 801468e:	4620      	mov	r0, r4
 8014690:	b00b      	add	sp, #44	; 0x2c
 8014692:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014694 <RadioInit>:
{
 8014694:	b570      	push	{r4, r5, r6, lr}
 8014696:	b082      	sub	sp, #8
    RadioEvents = events;
 8014698:	4b1d      	ldr	r3, [pc, #116]	; (8014710 <RadioInit+0x7c>)
 801469a:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 801469c:	4d1d      	ldr	r5, [pc, #116]	; (8014714 <RadioInit+0x80>)
 801469e:	2400      	movs	r4, #0
 80146a0:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 80146a2:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 80146a4:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80146a6:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 80146a8:	481b      	ldr	r0, [pc, #108]	; (8014718 <RadioInit+0x84>)
 80146aa:	f000 fb27 	bl	8014cfc <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 80146ae:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 80146b0:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 80146b2:	f000 fa53 	bl	8014b5c <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80146b6:	4621      	mov	r1, r4
 80146b8:	4620      	mov	r0, r4
 80146ba:	f000 fd27 	bl	801510c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 80146be:	2204      	movs	r2, #4
 80146c0:	4621      	mov	r1, r4
 80146c2:	2001      	movs	r0, #1
 80146c4:	f000 fb9a 	bl	8014dfc <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80146c8:	4623      	mov	r3, r4
 80146ca:	4622      	mov	r2, r4
 80146cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80146d0:	4608      	mov	r0, r1
 80146d2:	f000 fada 	bl	8014c8a <SUBGRF_SetDioIrqParams>
    RadioSleep();
 80146d6:	f7ff fce1 	bl	801409c <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 80146da:	4e10      	ldr	r6, [pc, #64]	; (801471c <RadioInit+0x88>)
 80146dc:	9400      	str	r4, [sp, #0]
 80146de:	4b10      	ldr	r3, [pc, #64]	; (8014720 <RadioInit+0x8c>)
 80146e0:	4622      	mov	r2, r4
 80146e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80146e6:	4630      	mov	r0, r6
 80146e8:	f001 f9a4 	bl	8015a34 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 80146ec:	4d0d      	ldr	r5, [pc, #52]	; (8014724 <RadioInit+0x90>)
 80146ee:	9400      	str	r4, [sp, #0]
 80146f0:	4b0d      	ldr	r3, [pc, #52]	; (8014728 <RadioInit+0x94>)
 80146f2:	4622      	mov	r2, r4
 80146f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80146f8:	4628      	mov	r0, r5
 80146fa:	f001 f99b 	bl	8015a34 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 80146fe:	4630      	mov	r0, r6
 8014700:	f001 f9f6 	bl	8015af0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8014704:	4628      	mov	r0, r5
 8014706:	f001 f9f3 	bl	8015af0 <UTIL_TIMER_Stop>
}
 801470a:	b002      	add	sp, #8
 801470c:	bd70      	pop	{r4, r5, r6, pc}
 801470e:	bf00      	nop
 8014710:	20003bb0 	.word	0x20003bb0
 8014714:	20003bcc 	.word	0x20003bcc
 8014718:	08013f45 	.word	0x08013f45
 801471c:	20003c28 	.word	0x20003c28
 8014720:	08013a8d 	.word	0x08013a8d
 8014724:	20003bb4 	.word	0x20003bb4
 8014728:	08013ab5 	.word	0x08013ab5

0801472c <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 801472c:	4b01      	ldr	r3, [pc, #4]	; (8014734 <SUBGRF_GetOperatingMode+0x8>)
 801472e:	7818      	ldrb	r0, [r3, #0]
 8014730:	4770      	bx	lr
 8014732:	bf00      	nop
 8014734:	20003c46 	.word	0x20003c46

08014738 <SUBGRF_GetPacketType>:
}

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
    return PacketType;
}
 8014738:	4b01      	ldr	r3, [pc, #4]	; (8014740 <SUBGRF_GetPacketType+0x8>)
 801473a:	7818      	ldrb	r0, [r3, #0]
 801473c:	4770      	bx	lr
 801473e:	bf00      	nop
 8014740:	20003c47 	.word	0x20003c47

08014744 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8014744:	b500      	push	{lr}
 8014746:	b083      	sub	sp, #12
 8014748:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801474c:	2301      	movs	r3, #1
 801474e:	f10d 0207 	add.w	r2, sp, #7
 8014752:	4601      	mov	r1, r0
 8014754:	4802      	ldr	r0, [pc, #8]	; (8014760 <SUBGRF_WriteRegister+0x1c>)
 8014756:	f7f2 ff9d 	bl	8007694 <HAL_SUBGHZ_WriteRegisters>
}
 801475a:	b003      	add	sp, #12
 801475c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014760:	20000248 	.word	0x20000248

08014764 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8014764:	b500      	push	{lr}
 8014766:	b083      	sub	sp, #12
 8014768:	4601      	mov	r1, r0
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801476a:	2301      	movs	r3, #1
 801476c:	f10d 0207 	add.w	r2, sp, #7
 8014770:	4803      	ldr	r0, [pc, #12]	; (8014780 <SUBGRF_ReadRegister+0x1c>)
 8014772:	f7f2 ffdf 	bl	8007734 <HAL_SUBGHZ_ReadRegisters>
    return data;
}
 8014776:	f89d 0007 	ldrb.w	r0, [sp, #7]
 801477a:	b003      	add	sp, #12
 801477c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014780:	20000248 	.word	0x20000248

08014784 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8014784:	b510      	push	{r4, lr}
 8014786:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8014788:	f7ee ffaa 	bl	80036e0 <RBI_IsDCDC>
 801478c:	2801      	cmp	r0, #1
 801478e:	d000      	beq.n	8014792 <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 8014790:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8014792:	f640 1023 	movw	r0, #2339	; 0x923
 8014796:	f7ff ffe5 	bl	8014764 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 801479a:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801479e:	4321      	orrs	r1, r4
 80147a0:	f640 1023 	movw	r0, #2339	; 0x923
 80147a4:	f7ff ffce 	bl	8014744 <SUBGRF_WriteRegister>
}
 80147a8:	e7f2      	b.n	8014790 <Radio_SMPS_Set+0xc>

080147aa <SUBGRF_SetWhiteningSeed>:
{
 80147aa:	b510      	push	{r4, lr}
 80147ac:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 80147ae:	f7ff ffc3 	bl	8014738 <SUBGRF_GetPacketType>
 80147b2:	b100      	cbz	r0, 80147b6 <SUBGRF_SetWhiteningSeed+0xc>
}
 80147b4:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 80147b6:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80147ba:	f7ff ffd3 	bl	8014764 <SUBGRF_ReadRegister>
 80147be:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 80147c2:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80147c6:	4301      	orrs	r1, r0
 80147c8:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80147cc:	f7ff ffba 	bl	8014744 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80147d0:	b2e1      	uxtb	r1, r4
 80147d2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80147d6:	f7ff ffb5 	bl	8014744 <SUBGRF_WriteRegister>
}
 80147da:	e7eb      	b.n	80147b4 <SUBGRF_SetWhiteningSeed+0xa>

080147dc <SUBGRF_WriteRegisters>:
{
 80147dc:	b510      	push	{r4, lr}
 80147de:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80147e0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80147e4:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80147e6:	460a      	mov	r2, r1
 80147e8:	4601      	mov	r1, r0
 80147ea:	4803      	ldr	r0, [pc, #12]	; (80147f8 <SUBGRF_WriteRegisters+0x1c>)
 80147ec:	f7f2 ff52 	bl	8007694 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80147f0:	f384 8810 	msr	PRIMASK, r4
}
 80147f4:	bd10      	pop	{r4, pc}
 80147f6:	bf00      	nop
 80147f8:	20000248 	.word	0x20000248

080147fc <SUBGRF_SetSyncWord>:
{
 80147fc:	b508      	push	{r3, lr}
 80147fe:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8014800:	2208      	movs	r2, #8
 8014802:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8014806:	f7ff ffe9 	bl	80147dc <SUBGRF_WriteRegisters>
}
 801480a:	2000      	movs	r0, #0
 801480c:	bd08      	pop	{r3, pc}

0801480e <SUBGRF_SetCrcSeed>:
{
 801480e:	b500      	push	{lr}
 8014810:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8014812:	0a03      	lsrs	r3, r0, #8
 8014814:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8014818:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 801481c:	f7ff ff8c 	bl	8014738 <SUBGRF_GetPacketType>
 8014820:	b110      	cbz	r0, 8014828 <SUBGRF_SetCrcSeed+0x1a>
}
 8014822:	b003      	add	sp, #12
 8014824:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8014828:	2202      	movs	r2, #2
 801482a:	a901      	add	r1, sp, #4
 801482c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8014830:	f7ff ffd4 	bl	80147dc <SUBGRF_WriteRegisters>
}
 8014834:	e7f5      	b.n	8014822 <SUBGRF_SetCrcSeed+0x14>

08014836 <SUBGRF_SetCrcPolynomial>:
{
 8014836:	b500      	push	{lr}
 8014838:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801483a:	0a03      	lsrs	r3, r0, #8
 801483c:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8014840:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8014844:	f7ff ff78 	bl	8014738 <SUBGRF_GetPacketType>
 8014848:	b110      	cbz	r0, 8014850 <SUBGRF_SetCrcPolynomial+0x1a>
}
 801484a:	b003      	add	sp, #12
 801484c:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8014850:	2202      	movs	r2, #2
 8014852:	a901      	add	r1, sp, #4
 8014854:	f240 60be 	movw	r0, #1726	; 0x6be
 8014858:	f7ff ffc0 	bl	80147dc <SUBGRF_WriteRegisters>
}
 801485c:	e7f5      	b.n	801484a <SUBGRF_SetCrcPolynomial+0x14>
	...

08014860 <SUBGRF_ReadRegisters>:
{
 8014860:	b510      	push	{r4, lr}
 8014862:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014864:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014868:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801486a:	460a      	mov	r2, r1
 801486c:	4601      	mov	r1, r0
 801486e:	4803      	ldr	r0, [pc, #12]	; (801487c <SUBGRF_ReadRegisters+0x1c>)
 8014870:	f7f2 ff60 	bl	8007734 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014874:	f384 8810 	msr	PRIMASK, r4
}
 8014878:	bd10      	pop	{r4, pc}
 801487a:	bf00      	nop
 801487c:	20000248 	.word	0x20000248

08014880 <SUBGRF_WriteBuffer>:
{
 8014880:	b510      	push	{r4, lr}
 8014882:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014884:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014888:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801488a:	460a      	mov	r2, r1
 801488c:	4601      	mov	r1, r0
 801488e:	4803      	ldr	r0, [pc, #12]	; (801489c <SUBGRF_WriteBuffer+0x1c>)
 8014890:	f7f3 f8ae 	bl	80079f0 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014894:	f384 8810 	msr	PRIMASK, r4
}
 8014898:	bd10      	pop	{r4, pc}
 801489a:	bf00      	nop
 801489c:	20000248 	.word	0x20000248

080148a0 <SUBGRF_SetPayload>:
{
 80148a0:	b508      	push	{r3, lr}
 80148a2:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80148a4:	4601      	mov	r1, r0
 80148a6:	2000      	movs	r0, #0
 80148a8:	f7ff ffea 	bl	8014880 <SUBGRF_WriteBuffer>
}
 80148ac:	bd08      	pop	{r3, pc}
	...

080148b0 <SUBGRF_ReadBuffer>:
{
 80148b0:	b510      	push	{r4, lr}
 80148b2:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80148b4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80148b8:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80148ba:	460a      	mov	r2, r1
 80148bc:	4601      	mov	r1, r0
 80148be:	4803      	ldr	r0, [pc, #12]	; (80148cc <SUBGRF_ReadBuffer+0x1c>)
 80148c0:	f7f3 f8e0 	bl	8007a84 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80148c4:	f384 8810 	msr	PRIMASK, r4
}
 80148c8:	bd10      	pop	{r4, pc}
 80148ca:	bf00      	nop
 80148cc:	20000248 	.word	0x20000248

080148d0 <SUBGRF_WriteCommand>:
{
 80148d0:	b510      	push	{r4, lr}
 80148d2:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80148d4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80148d8:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 80148da:	460a      	mov	r2, r1
 80148dc:	4601      	mov	r1, r0
 80148de:	4803      	ldr	r0, [pc, #12]	; (80148ec <SUBGRF_WriteCommand+0x1c>)
 80148e0:	f7f2 ff7c 	bl	80077dc <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80148e4:	f384 8810 	msr	PRIMASK, r4
}
 80148e8:	bd10      	pop	{r4, pc}
 80148ea:	bf00      	nop
 80148ec:	20000248 	.word	0x20000248

080148f0 <SUBGRF_SetSleep>:
{
 80148f0:	b510      	push	{r4, lr}
 80148f2:	b082      	sub	sp, #8
 80148f4:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 80148f6:	2000      	movs	r0, #0
 80148f8:	f7ee fee6 	bl	80036c8 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80148fc:	2002      	movs	r0, #2
 80148fe:	f7ff ff41 	bl	8014784 <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8014902:	f004 0304 	and.w	r3, r4, #4
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8014906:	f004 0202 	and.w	r2, r4, #2
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801490a:	4313      	orrs	r3, r2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801490c:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8014910:	4323      	orrs	r3, r4
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8014912:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8014916:	2201      	movs	r2, #1
 8014918:	f10d 0107 	add.w	r1, sp, #7
 801491c:	2084      	movs	r0, #132	; 0x84
 801491e:	f7ff ffd7 	bl	80148d0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8014922:	4b02      	ldr	r3, [pc, #8]	; (801492c <SUBGRF_SetSleep+0x3c>)
 8014924:	2200      	movs	r2, #0
 8014926:	701a      	strb	r2, [r3, #0]
}
 8014928:	b002      	add	sp, #8
 801492a:	bd10      	pop	{r4, pc}
 801492c:	20003c46 	.word	0x20003c46

08014930 <SUBGRF_SetStandby>:
{
 8014930:	b500      	push	{lr}
 8014932:	b083      	sub	sp, #12
 8014934:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8014938:	2201      	movs	r2, #1
 801493a:	f10d 0107 	add.w	r1, sp, #7
 801493e:	2080      	movs	r0, #128	; 0x80
 8014940:	f7ff ffc6 	bl	80148d0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8014944:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8014948:	b92b      	cbnz	r3, 8014956 <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 801494a:	4b05      	ldr	r3, [pc, #20]	; (8014960 <SUBGRF_SetStandby+0x30>)
 801494c:	2201      	movs	r2, #1
 801494e:	701a      	strb	r2, [r3, #0]
}
 8014950:	b003      	add	sp, #12
 8014952:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 8014956:	4b02      	ldr	r3, [pc, #8]	; (8014960 <SUBGRF_SetStandby+0x30>)
 8014958:	2202      	movs	r2, #2
 801495a:	701a      	strb	r2, [r3, #0]
}
 801495c:	e7f8      	b.n	8014950 <SUBGRF_SetStandby+0x20>
 801495e:	bf00      	nop
 8014960:	20003c46 	.word	0x20003c46

08014964 <SUBGRF_SetTx>:
{
 8014964:	b500      	push	{lr}
 8014966:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 8014968:	4b0a      	ldr	r3, [pc, #40]	; (8014994 <SUBGRF_SetTx+0x30>)
 801496a:	2204      	movs	r2, #4
 801496c:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801496e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8014972:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8014976:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801497a:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801497e:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8014982:	2203      	movs	r2, #3
 8014984:	a901      	add	r1, sp, #4
 8014986:	2083      	movs	r0, #131	; 0x83
 8014988:	f7ff ffa2 	bl	80148d0 <SUBGRF_WriteCommand>
}
 801498c:	b003      	add	sp, #12
 801498e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014992:	bf00      	nop
 8014994:	20003c46 	.word	0x20003c46

08014998 <SUBGRF_SendPayload>:
{
 8014998:	b510      	push	{r4, lr}
 801499a:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 801499c:	f7ff ff80 	bl	80148a0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80149a0:	4620      	mov	r0, r4
 80149a2:	f7ff ffdf 	bl	8014964 <SUBGRF_SetTx>
}
 80149a6:	bd10      	pop	{r4, pc}

080149a8 <SUBGRF_SetRx>:
{
 80149a8:	b500      	push	{lr}
 80149aa:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 80149ac:	4b0a      	ldr	r3, [pc, #40]	; (80149d8 <SUBGRF_SetRx+0x30>)
 80149ae:	2205      	movs	r2, #5
 80149b0:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80149b2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80149b6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80149ba:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80149be:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80149c2:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80149c6:	2203      	movs	r2, #3
 80149c8:	a901      	add	r1, sp, #4
 80149ca:	2082      	movs	r0, #130	; 0x82
 80149cc:	f7ff ff80 	bl	80148d0 <SUBGRF_WriteCommand>
}
 80149d0:	b003      	add	sp, #12
 80149d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80149d6:	bf00      	nop
 80149d8:	20003c46 	.word	0x20003c46

080149dc <SUBGRF_GetRandom>:
{
 80149dc:	b570      	push	{r4, r5, r6, lr}
 80149de:	b082      	sub	sp, #8
    uint32_t number = 0;
 80149e0:	2600      	movs	r6, #0
 80149e2:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80149e4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80149e8:	f7ff febc 	bl	8014764 <SUBGRF_ReadRegister>
 80149ec:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80149ee:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 80149f2:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80149f6:	f7ff fea5 	bl	8014744 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80149fa:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80149fe:	f7ff feb1 	bl	8014764 <SUBGRF_ReadRegister>
 8014a02:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8014a04:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8014a08:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8014a0c:	f7ff fe9a 	bl	8014744 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8014a10:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8014a14:	f7ff ffc8 	bl	80149a8 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8014a18:	2204      	movs	r2, #4
 8014a1a:	eb0d 0102 	add.w	r1, sp, r2
 8014a1e:	f640 0019 	movw	r0, #2073	; 0x819
 8014a22:	f7ff ff1d 	bl	8014860 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 8014a26:	4630      	mov	r0, r6
 8014a28:	f7ff ff82 	bl	8014930 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8014a2c:	4629      	mov	r1, r5
 8014a2e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8014a32:	f7ff fe87 	bl	8014744 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8014a36:	4621      	mov	r1, r4
 8014a38:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8014a3c:	f7ff fe82 	bl	8014744 <SUBGRF_WriteRegister>
}
 8014a40:	9801      	ldr	r0, [sp, #4]
 8014a42:	b002      	add	sp, #8
 8014a44:	bd70      	pop	{r4, r5, r6, pc}
	...

08014a48 <SUBGRF_SetRxBoosted>:
{
 8014a48:	b510      	push	{r4, lr}
 8014a4a:	b082      	sub	sp, #8
 8014a4c:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 8014a4e:	4b0c      	ldr	r3, [pc, #48]	; (8014a80 <SUBGRF_SetRxBoosted+0x38>)
 8014a50:	2205      	movs	r2, #5
 8014a52:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8014a54:	2197      	movs	r1, #151	; 0x97
 8014a56:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8014a5a:	f7ff fe73 	bl	8014744 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8014a5e:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8014a62:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8014a66:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8014a6a:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8014a6e:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8014a72:	2203      	movs	r2, #3
 8014a74:	a901      	add	r1, sp, #4
 8014a76:	2082      	movs	r0, #130	; 0x82
 8014a78:	f7ff ff2a 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014a7c:	b002      	add	sp, #8
 8014a7e:	bd10      	pop	{r4, pc}
 8014a80:	20003c46 	.word	0x20003c46

08014a84 <SUBGRF_SetRxDutyCycle>:
{
 8014a84:	b500      	push	{lr}
 8014a86:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8014a88:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8014a8c:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8014a90:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8014a94:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8014a98:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8014a9c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8014aa0:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8014aa4:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8014aa8:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8014aac:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8014ab0:	2206      	movs	r2, #6
 8014ab2:	4669      	mov	r1, sp
 8014ab4:	2094      	movs	r0, #148	; 0x94
 8014ab6:	f7ff ff0b 	bl	80148d0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8014aba:	4b03      	ldr	r3, [pc, #12]	; (8014ac8 <SUBGRF_SetRxDutyCycle+0x44>)
 8014abc:	2206      	movs	r2, #6
 8014abe:	701a      	strb	r2, [r3, #0]
}
 8014ac0:	b003      	add	sp, #12
 8014ac2:	f85d fb04 	ldr.w	pc, [sp], #4
 8014ac6:	bf00      	nop
 8014ac8:	20003c46 	.word	0x20003c46

08014acc <SUBGRF_SetCad>:
{
 8014acc:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8014ace:	2200      	movs	r2, #0
 8014ad0:	4611      	mov	r1, r2
 8014ad2:	20c5      	movs	r0, #197	; 0xc5
 8014ad4:	f7ff fefc 	bl	80148d0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8014ad8:	4b01      	ldr	r3, [pc, #4]	; (8014ae0 <SUBGRF_SetCad+0x14>)
 8014ada:	2207      	movs	r2, #7
 8014adc:	701a      	strb	r2, [r3, #0]
}
 8014ade:	bd08      	pop	{r3, pc}
 8014ae0:	20003c46 	.word	0x20003c46

08014ae4 <SUBGRF_SetTxContinuousWave>:
{
 8014ae4:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	4611      	mov	r1, r2
 8014aea:	20d1      	movs	r0, #209	; 0xd1
 8014aec:	f7ff fef0 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014af0:	bd08      	pop	{r3, pc}

08014af2 <SUBGRF_SetTxInfinitePreamble>:
{
 8014af2:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8014af4:	2200      	movs	r2, #0
 8014af6:	4611      	mov	r1, r2
 8014af8:	20d2      	movs	r0, #210	; 0xd2
 8014afa:	f7ff fee9 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014afe:	bd08      	pop	{r3, pc}

08014b00 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8014b00:	b500      	push	{lr}
 8014b02:	b083      	sub	sp, #12
 8014b04:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8014b08:	2201      	movs	r2, #1
 8014b0a:	f10d 0107 	add.w	r1, sp, #7
 8014b0e:	209f      	movs	r0, #159	; 0x9f
 8014b10:	f7ff fede 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014b14:	b003      	add	sp, #12
 8014b16:	f85d fb04 	ldr.w	pc, [sp], #4

08014b1a <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8014b1a:	b500      	push	{lr}
 8014b1c:	b083      	sub	sp, #12
 8014b1e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8014b22:	2201      	movs	r2, #1
 8014b24:	f10d 0107 	add.w	r1, sp, #7
 8014b28:	20a0      	movs	r0, #160	; 0xa0
 8014b2a:	f7ff fed1 	bl	80148d0 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8014b2e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8014b32:	2b3f      	cmp	r3, #63	; 0x3f
 8014b34:	d90f      	bls.n	8014b56 <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 8014b36:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 8014b38:	2200      	movs	r2, #0
        while( mant > 31 )
 8014b3a:	e002      	b.n	8014b42 <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 8014b3c:	089b      	lsrs	r3, r3, #2
            exp++;
 8014b3e:	3201      	adds	r2, #1
 8014b40:	b2d2      	uxtb	r2, r2
        while( mant > 31 )
 8014b42:	2b1f      	cmp	r3, #31
 8014b44:	d8fa      	bhi.n	8014b3c <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 8014b46:	00d9      	lsls	r1, r3, #3
 8014b48:	b2c9      	uxtb	r1, r1
 8014b4a:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8014b4c:	b2c9      	uxtb	r1, r1
 8014b4e:	f240 7006 	movw	r0, #1798	; 0x706
 8014b52:	f7ff fdf7 	bl	8014744 <SUBGRF_WriteRegister>
}
 8014b56:	b003      	add	sp, #12
 8014b58:	f85d fb04 	ldr.w	pc, [sp], #4

08014b5c <SUBGRF_SetRegulatorMode>:
{
 8014b5c:	b500      	push	{lr}
 8014b5e:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8014b60:	f7ee fdbe 	bl	80036e0 <RBI_IsDCDC>
 8014b64:	2801      	cmp	r0, #1
 8014b66:	d00b      	beq.n	8014b80 <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 8014b68:	2300      	movs	r3, #0
 8014b6a:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8014b6e:	2201      	movs	r2, #1
 8014b70:	f10d 0107 	add.w	r1, sp, #7
 8014b74:	2096      	movs	r0, #150	; 0x96
 8014b76:	f7ff feab 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014b7a:	b003      	add	sp, #12
 8014b7c:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 8014b80:	2301      	movs	r3, #1
 8014b82:	f88d 3007 	strb.w	r3, [sp, #7]
 8014b86:	e7f2      	b.n	8014b6e <SUBGRF_SetRegulatorMode+0x12>

08014b88 <SUBGRF_Calibrate>:
{
 8014b88:	b500      	push	{lr}
 8014b8a:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8014b8c:	f000 0340 	and.w	r3, r0, #64	; 0x40
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8014b90:	f000 0220 	and.w	r2, r0, #32
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8014b94:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8014b96:	f000 0210 	and.w	r2, r0, #16
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8014b9a:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8014b9c:	f000 0208 	and.w	r2, r0, #8
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8014ba0:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8014ba2:	f000 0204 	and.w	r2, r0, #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8014ba6:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8014ba8:	f000 0202 	and.w	r2, r0, #2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8014bac:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8014bae:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8014bb2:	4303      	orrs	r3, r0
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8014bb4:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8014bb8:	2201      	movs	r2, #1
 8014bba:	f10d 0107 	add.w	r1, sp, #7
 8014bbe:	2089      	movs	r0, #137	; 0x89
 8014bc0:	f7ff fe86 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014bc4:	b003      	add	sp, #12
 8014bc6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08014bcc <SUBGRF_CalibrateImage>:
{
 8014bcc:	b500      	push	{lr}
 8014bce:	b083      	sub	sp, #12
    if( freq > 900000000 )
 8014bd0:	4b1f      	ldr	r3, [pc, #124]	; (8014c50 <SUBGRF_CalibrateImage+0x84>)
 8014bd2:	4298      	cmp	r0, r3
 8014bd4:	d90d      	bls.n	8014bf2 <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 8014bd6:	23e1      	movs	r3, #225	; 0xe1
 8014bd8:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8014bdc:	23e9      	movs	r3, #233	; 0xe9
 8014bde:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8014be2:	2202      	movs	r2, #2
 8014be4:	a901      	add	r1, sp, #4
 8014be6:	2098      	movs	r0, #152	; 0x98
 8014be8:	f7ff fe72 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014bec:	b003      	add	sp, #12
 8014bee:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 8014bf2:	4b18      	ldr	r3, [pc, #96]	; (8014c54 <SUBGRF_CalibrateImage+0x88>)
 8014bf4:	4298      	cmp	r0, r3
 8014bf6:	d906      	bls.n	8014c06 <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 8014bf8:	23d7      	movs	r3, #215	; 0xd7
 8014bfa:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 8014bfe:	23db      	movs	r3, #219	; 0xdb
 8014c00:	f88d 3005 	strb.w	r3, [sp, #5]
 8014c04:	e7ed      	b.n	8014be2 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 8014c06:	4b14      	ldr	r3, [pc, #80]	; (8014c58 <SUBGRF_CalibrateImage+0x8c>)
 8014c08:	4298      	cmp	r0, r3
 8014c0a:	d906      	bls.n	8014c1a <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 8014c0c:	23c1      	movs	r3, #193	; 0xc1
 8014c0e:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 8014c12:	23c5      	movs	r3, #197	; 0xc5
 8014c14:	f88d 3005 	strb.w	r3, [sp, #5]
 8014c18:	e7e3      	b.n	8014be2 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 8014c1a:	4b10      	ldr	r3, [pc, #64]	; (8014c5c <SUBGRF_CalibrateImage+0x90>)
 8014c1c:	4298      	cmp	r0, r3
 8014c1e:	d906      	bls.n	8014c2e <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 8014c20:	2375      	movs	r3, #117	; 0x75
 8014c22:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 8014c26:	2381      	movs	r3, #129	; 0x81
 8014c28:	f88d 3005 	strb.w	r3, [sp, #5]
 8014c2c:	e7d9      	b.n	8014be2 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 8014c2e:	4b0c      	ldr	r3, [pc, #48]	; (8014c60 <SUBGRF_CalibrateImage+0x94>)
 8014c30:	4298      	cmp	r0, r3
 8014c32:	d906      	bls.n	8014c42 <SUBGRF_CalibrateImage+0x76>
        calFreq[0] = 0x6B;
 8014c34:	236b      	movs	r3, #107	; 0x6b
 8014c36:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 8014c3a:	236f      	movs	r3, #111	; 0x6f
 8014c3c:	f88d 3005 	strb.w	r3, [sp, #5]
 8014c40:	e7cf      	b.n	8014be2 <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x29;
 8014c42:	2329      	movs	r3, #41	; 0x29
 8014c44:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x2B ;
 8014c48:	232b      	movs	r3, #43	; 0x2b
 8014c4a:	f88d 3005 	strb.w	r3, [sp, #5]
 8014c4e:	e7c8      	b.n	8014be2 <SUBGRF_CalibrateImage+0x16>
 8014c50:	35a4e900 	.word	0x35a4e900
 8014c54:	32a9f880 	.word	0x32a9f880
 8014c58:	2de54480 	.word	0x2de54480
 8014c5c:	1b6b0b00 	.word	0x1b6b0b00
 8014c60:	1954fc40 	.word	0x1954fc40

08014c64 <SUBGRF_SetPaConfig>:
{
 8014c64:	b500      	push	{lr}
 8014c66:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 8014c68:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8014c6c:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 8014c70:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 8014c74:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8014c78:	2204      	movs	r2, #4
 8014c7a:	eb0d 0102 	add.w	r1, sp, r2
 8014c7e:	2095      	movs	r0, #149	; 0x95
 8014c80:	f7ff fe26 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014c84:	b003      	add	sp, #12
 8014c86:	f85d fb04 	ldr.w	pc, [sp], #4

08014c8a <SUBGRF_SetDioIrqParams>:
{
 8014c8a:	b500      	push	{lr}
 8014c8c:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8014c8e:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 8014c92:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8014c96:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8014c9a:	0a08      	lsrs	r0, r1, #8
 8014c9c:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8014ca0:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8014ca4:	0a11      	lsrs	r1, r2, #8
 8014ca6:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8014caa:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8014cae:	0a1a      	lsrs	r2, r3, #8
 8014cb0:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8014cb4:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8014cb8:	2208      	movs	r2, #8
 8014cba:	4669      	mov	r1, sp
 8014cbc:	4610      	mov	r0, r2
 8014cbe:	f7ff fe07 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014cc2:	b003      	add	sp, #12
 8014cc4:	f85d fb04 	ldr.w	pc, [sp], #4

08014cc8 <SUBGRF_SetTcxoMode>:
{
 8014cc8:	b500      	push	{lr}
 8014cca:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 8014ccc:	f000 0007 	and.w	r0, r0, #7
 8014cd0:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8014cd4:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8014cd8:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8014cdc:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8014ce0:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8014ce4:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8014ce8:	2204      	movs	r2, #4
 8014cea:	eb0d 0102 	add.w	r1, sp, r2
 8014cee:	2097      	movs	r0, #151	; 0x97
 8014cf0:	f7ff fdee 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014cf4:	b003      	add	sp, #12
 8014cf6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08014cfc <SUBGRF_Init>:
{
 8014cfc:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 8014cfe:	b108      	cbz	r0, 8014d04 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 8014d00:	4a18      	ldr	r2, [pc, #96]	; (8014d64 <SUBGRF_Init+0x68>)
 8014d02:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 8014d04:	f7ec fea0 	bl	8001a48 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8014d08:	2002      	movs	r0, #2
 8014d0a:	f7ff fd3b 	bl	8014784 <Radio_SMPS_Set>
    ImageCalibrated = false;
 8014d0e:	2000      	movs	r0, #0
 8014d10:	4b15      	ldr	r3, [pc, #84]	; (8014d68 <SUBGRF_Init+0x6c>)
 8014d12:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8014d14:	f7ff fe0c 	bl	8014930 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 8014d18:	f7ee fcde 	bl	80036d8 <RBI_IsTCXO>
 8014d1c:	2801      	cmp	r0, #1
 8014d1e:	d014      	beq.n	8014d4a <SUBGRF_Init+0x4e>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8014d20:	2120      	movs	r1, #32
 8014d22:	f640 1011 	movw	r0, #2321	; 0x911
 8014d26:	f7ff fd0d 	bl	8014744 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8014d2a:	2120      	movs	r1, #32
 8014d2c:	f640 1012 	movw	r0, #2322	; 0x912
 8014d30:	f7ff fd08 	bl	8014744 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8014d34:	210e      	movs	r1, #14
 8014d36:	f640 101f 	movw	r0, #2335	; 0x91f
 8014d3a:	f7ff fd03 	bl	8014744 <SUBGRF_WriteRegister>
    RBI_Init();
 8014d3e:	f7ee fcbf 	bl	80036c0 <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 8014d42:	4b0a      	ldr	r3, [pc, #40]	; (8014d6c <SUBGRF_Init+0x70>)
 8014d44:	2201      	movs	r2, #1
 8014d46:	701a      	strb	r2, [r3, #0]
}
 8014d48:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8014d4a:	2140      	movs	r1, #64	; 0x40
 8014d4c:	f7ff ffbc 	bl	8014cc8 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8014d50:	2100      	movs	r1, #0
 8014d52:	f640 1011 	movw	r0, #2321	; 0x911
 8014d56:	f7ff fcf5 	bl	8014744 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 8014d5a:	f04f 007f 	mov.w	r0, #127	; 0x7f
 8014d5e:	f7ff ff13 	bl	8014b88 <SUBGRF_Calibrate>
 8014d62:	e7e7      	b.n	8014d34 <SUBGRF_Init+0x38>
 8014d64:	20003c48 	.word	0x20003c48
 8014d68:	20003c44 	.word	0x20003c44
 8014d6c:	20003c46 	.word	0x20003c46

08014d70 <SUBGRF_SetRfFrequency>:
{
 8014d70:	b510      	push	{r4, lr}
 8014d72:	b082      	sub	sp, #8
 8014d74:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 8014d76:	4b12      	ldr	r3, [pc, #72]	; (8014dc0 <SUBGRF_SetRfFrequency+0x50>)
 8014d78:	781b      	ldrb	r3, [r3, #0]
 8014d7a:	b1d3      	cbz	r3, 8014db2 <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8014d7c:	4a11      	ldr	r2, [pc, #68]	; (8014dc4 <SUBGRF_SetRfFrequency+0x54>)
 8014d7e:	2300      	movs	r3, #0
 8014d80:	0660      	lsls	r0, r4, #25
 8014d82:	09e1      	lsrs	r1, r4, #7
 8014d84:	f7eb ff44 	bl	8000c10 <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8014d88:	0e03      	lsrs	r3, r0, #24
 8014d8a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8014d8e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8014d92:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8014d96:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8014d9a:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8014d9e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8014da2:	2204      	movs	r2, #4
 8014da4:	eb0d 0102 	add.w	r1, sp, r2
 8014da8:	2086      	movs	r0, #134	; 0x86
 8014daa:	f7ff fd91 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014dae:	b002      	add	sp, #8
 8014db0:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 8014db2:	f7ff ff0b 	bl	8014bcc <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8014db6:	4b02      	ldr	r3, [pc, #8]	; (8014dc0 <SUBGRF_SetRfFrequency+0x50>)
 8014db8:	2201      	movs	r2, #1
 8014dba:	701a      	strb	r2, [r3, #0]
 8014dbc:	e7de      	b.n	8014d7c <SUBGRF_SetRfFrequency+0xc>
 8014dbe:	bf00      	nop
 8014dc0:	20003c44 	.word	0x20003c44
 8014dc4:	01e84800 	.word	0x01e84800

08014dc8 <SUBGRF_SetPacketType>:
{
 8014dc8:	b500      	push	{lr}
 8014dca:	b083      	sub	sp, #12
 8014dcc:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 8014dd0:	b2c3      	uxtb	r3, r0
 8014dd2:	4a09      	ldr	r2, [pc, #36]	; (8014df8 <SUBGRF_SetPacketType+0x30>)
 8014dd4:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 8014dd6:	b143      	cbz	r3, 8014dea <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8014dd8:	2201      	movs	r2, #1
 8014dda:	f10d 0107 	add.w	r1, sp, #7
 8014dde:	208a      	movs	r0, #138	; 0x8a
 8014de0:	f7ff fd76 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014de4:	b003      	add	sp, #12
 8014de6:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8014dea:	2100      	movs	r1, #0
 8014dec:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8014df0:	f7ff fca8 	bl	8014744 <SUBGRF_WriteRegister>
 8014df4:	e7f0      	b.n	8014dd8 <SUBGRF_SetPacketType+0x10>
 8014df6:	bf00      	nop
 8014df8:	20003c47 	.word	0x20003c47

08014dfc <SUBGRF_SetTxParams>:
{
 8014dfc:	b570      	push	{r4, r5, r6, lr}
 8014dfe:	b082      	sub	sp, #8
 8014e00:	460c      	mov	r4, r1
 8014e02:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8014e04:	2801      	cmp	r0, #1
 8014e06:	d035      	beq.n	8014e74 <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8014e08:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8014e0c:	f7ff fcaa 	bl	8014764 <SUBGRF_ReadRegister>
 8014e10:	f040 011e 	orr.w	r1, r0, #30
 8014e14:	b2c9      	uxtb	r1, r1
 8014e16:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8014e1a:	f7ff fc93 	bl	8014744 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8014e1e:	2001      	movs	r0, #1
 8014e20:	f7ee fc62 	bl	80036e8 <RBI_GetRFOMaxPowerConfig>
 8014e24:	4605      	mov	r5, r0
        if (power > max_power)
 8014e26:	4284      	cmp	r4, r0
 8014e28:	dd00      	ble.n	8014e2c <SUBGRF_SetTxParams+0x30>
            power = max_power;
 8014e2a:	b244      	sxtb	r4, r0
        if (max_power == 20)
 8014e2c:	2d14      	cmp	r5, #20
 8014e2e:	d054      	beq.n	8014eda <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 8014e30:	2d11      	cmp	r5, #17
 8014e32:	d05c      	beq.n	8014eee <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 8014e34:	2d0e      	cmp	r5, #14
 8014e36:	d064      	beq.n	8014f02 <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8014e38:	2301      	movs	r3, #1
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	2107      	movs	r1, #7
 8014e3e:	2004      	movs	r0, #4
 8014e40:	f7ff ff10 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8014e44:	1b64      	subs	r4, r4, r5
 8014e46:	3416      	adds	r4, #22
 8014e48:	b265      	sxtb	r5, r4
        if (power < -9)
 8014e4a:	f115 0f09 	cmn.w	r5, #9
 8014e4e:	da01      	bge.n	8014e54 <SUBGRF_SetTxParams+0x58>
            power = -9;
 8014e50:	f06f 0508 	mvn.w	r5, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8014e54:	2138      	movs	r1, #56	; 0x38
 8014e56:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8014e5a:	f7ff fc73 	bl	8014744 <SUBGRF_WriteRegister>
    buf[0] = power;
 8014e5e:	f88d 5004 	strb.w	r5, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 8014e62:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8014e66:	2202      	movs	r2, #2
 8014e68:	a901      	add	r1, sp, #4
 8014e6a:	208e      	movs	r0, #142	; 0x8e
 8014e6c:	f7ff fd30 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014e70:	b002      	add	sp, #8
 8014e72:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8014e74:	2000      	movs	r0, #0
 8014e76:	f7ee fc37 	bl	80036e8 <RBI_GetRFOMaxPowerConfig>
 8014e7a:	4605      	mov	r5, r0
        if (power >  max_power)
 8014e7c:	4284      	cmp	r4, r0
 8014e7e:	dd00      	ble.n	8014e82 <SUBGRF_SetTxParams+0x86>
          power = max_power;
 8014e80:	b244      	sxtb	r4, r0
        if (max_power == 14)
 8014e82:	2d0e      	cmp	r5, #14
 8014e84:	d015      	beq.n	8014eb2 <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 8014e86:	2d0a      	cmp	r5, #10
 8014e88:	d01d      	beq.n	8014ec6 <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8014e8a:	2301      	movs	r3, #1
 8014e8c:	461a      	mov	r2, r3
 8014e8e:	2100      	movs	r1, #0
 8014e90:	2007      	movs	r0, #7
 8014e92:	f7ff fee7 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014e96:	1b65      	subs	r5, r4, r5
 8014e98:	350e      	adds	r5, #14
 8014e9a:	b26d      	sxtb	r5, r5
        if (power < -17)
 8014e9c:	f115 0f11 	cmn.w	r5, #17
 8014ea0:	da01      	bge.n	8014ea6 <SUBGRF_SetTxParams+0xaa>
            power = -17;
 8014ea2:	f06f 0510 	mvn.w	r5, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8014ea6:	2118      	movs	r1, #24
 8014ea8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8014eac:	f7ff fc4a 	bl	8014744 <SUBGRF_WriteRegister>
 8014eb0:	e7d5      	b.n	8014e5e <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	461a      	mov	r2, r3
 8014eb6:	2100      	movs	r1, #0
 8014eb8:	2004      	movs	r0, #4
 8014eba:	f7ff fed3 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014ebe:	1b65      	subs	r5, r4, r5
 8014ec0:	350e      	adds	r5, #14
 8014ec2:	b26d      	sxtb	r5, r5
 8014ec4:	e7ea      	b.n	8014e9c <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8014ec6:	2301      	movs	r3, #1
 8014ec8:	461a      	mov	r2, r3
 8014eca:	2100      	movs	r1, #0
 8014ecc:	4618      	mov	r0, r3
 8014ece:	f7ff fec9 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8014ed2:	1b65      	subs	r5, r4, r5
 8014ed4:	350d      	adds	r5, #13
 8014ed6:	b26d      	sxtb	r5, r5
 8014ed8:	e7e0      	b.n	8014e9c <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8014eda:	2301      	movs	r3, #1
 8014edc:	2200      	movs	r2, #0
 8014ede:	2105      	movs	r1, #5
 8014ee0:	2003      	movs	r0, #3
 8014ee2:	f7ff febf 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8014ee6:	1b65      	subs	r5, r4, r5
 8014ee8:	3516      	adds	r5, #22
 8014eea:	b26d      	sxtb	r5, r5
 8014eec:	e7ad      	b.n	8014e4a <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8014eee:	2301      	movs	r3, #1
 8014ef0:	2200      	movs	r2, #0
 8014ef2:	2103      	movs	r1, #3
 8014ef4:	2002      	movs	r0, #2
 8014ef6:	f7ff feb5 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8014efa:	1b65      	subs	r5, r4, r5
 8014efc:	3516      	adds	r5, #22
 8014efe:	b26d      	sxtb	r5, r5
 8014f00:	e7a3      	b.n	8014e4a <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8014f02:	2301      	movs	r3, #1
 8014f04:	2200      	movs	r2, #0
 8014f06:	2102      	movs	r1, #2
 8014f08:	4608      	mov	r0, r1
 8014f0a:	f7ff feab 	bl	8014c64 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014f0e:	1b65      	subs	r5, r4, r5
 8014f10:	350e      	adds	r5, #14
 8014f12:	b26d      	sxtb	r5, r5
 8014f14:	e799      	b.n	8014e4a <SUBGRF_SetTxParams+0x4e>
	...

08014f18 <SUBGRF_SetModulationParams>:
{
 8014f18:	b510      	push	{r4, lr}
 8014f1a:	b082      	sub	sp, #8
 8014f1c:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8014f1e:	4b3e      	ldr	r3, [pc, #248]	; (8015018 <SUBGRF_SetModulationParams+0x100>)
 8014f20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014f24:	ab02      	add	r3, sp, #8
 8014f26:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 8014f2a:	7820      	ldrb	r0, [r4, #0]
 8014f2c:	4b3b      	ldr	r3, [pc, #236]	; (801501c <SUBGRF_SetModulationParams+0x104>)
 8014f2e:	781b      	ldrb	r3, [r3, #0]
 8014f30:	4298      	cmp	r0, r3
 8014f32:	d106      	bne.n	8014f42 <SUBGRF_SetModulationParams+0x2a>
    switch( modulationParams->PacketType )
 8014f34:	7823      	ldrb	r3, [r4, #0]
 8014f36:	2b03      	cmp	r3, #3
 8014f38:	d82c      	bhi.n	8014f94 <SUBGRF_SetModulationParams+0x7c>
 8014f3a:	e8df f003 	tbb	[pc, r3]
 8014f3e:	4205      	.short	0x4205
 8014f40:	542d      	.short	0x542d
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8014f42:	f7ff ff41 	bl	8014dc8 <SUBGRF_SetPacketType>
 8014f46:	e7f5      	b.n	8014f34 <SUBGRF_SetModulationParams+0x1c>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8014f48:	6862      	ldr	r2, [r4, #4]
 8014f4a:	4b35      	ldr	r3, [pc, #212]	; (8015020 <SUBGRF_SetModulationParams+0x108>)
 8014f4c:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8014f50:	0c1a      	lsrs	r2, r3, #16
 8014f52:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8014f56:	0a1a      	lsrs	r2, r3, #8
 8014f58:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8014f5c:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8014f60:	7b23      	ldrb	r3, [r4, #12]
 8014f62:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8014f66:	7b63      	ldrb	r3, [r4, #13]
 8014f68:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8014f6c:	68a1      	ldr	r1, [r4, #8]
 8014f6e:	4a2d      	ldr	r2, [pc, #180]	; (8015024 <SUBGRF_SetModulationParams+0x10c>)
 8014f70:	2300      	movs	r3, #0
 8014f72:	0648      	lsls	r0, r1, #25
 8014f74:	09c9      	lsrs	r1, r1, #7
 8014f76:	f7eb fe4b 	bl	8000c10 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8014f7a:	0c03      	lsrs	r3, r0, #16
 8014f7c:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8014f80:	0a03      	lsrs	r3, r0, #8
 8014f82:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 8014f86:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8014f8a:	2208      	movs	r2, #8
 8014f8c:	4669      	mov	r1, sp
 8014f8e:	208b      	movs	r0, #139	; 0x8b
 8014f90:	f7ff fc9e 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8014f94:	b002      	add	sp, #8
 8014f96:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8014f98:	6922      	ldr	r2, [r4, #16]
 8014f9a:	4b21      	ldr	r3, [pc, #132]	; (8015020 <SUBGRF_SetModulationParams+0x108>)
 8014f9c:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8014fa0:	0c1a      	lsrs	r2, r3, #16
 8014fa2:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8014fa6:	0a1a      	lsrs	r2, r3, #8
 8014fa8:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8014fac:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8014fb0:	7d23      	ldrb	r3, [r4, #20]
 8014fb2:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8014fb6:	2204      	movs	r2, #4
 8014fb8:	4669      	mov	r1, sp
 8014fba:	208b      	movs	r0, #139	; 0x8b
 8014fbc:	f7ff fc88 	bl	80148d0 <SUBGRF_WriteCommand>
        break;
 8014fc0:	e7e8      	b.n	8014f94 <SUBGRF_SetModulationParams+0x7c>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8014fc2:	7e23      	ldrb	r3, [r4, #24]
 8014fc4:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8014fc8:	7e63      	ldrb	r3, [r4, #25]
 8014fca:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8014fce:	7ea3      	ldrb	r3, [r4, #26]
 8014fd0:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8014fd4:	7ee3      	ldrb	r3, [r4, #27]
 8014fd6:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8014fda:	2204      	movs	r2, #4
 8014fdc:	4669      	mov	r1, sp
 8014fde:	208b      	movs	r0, #139	; 0x8b
 8014fe0:	f7ff fc76 	bl	80148d0 <SUBGRF_WriteCommand>
        break;
 8014fe4:	e7d6      	b.n	8014f94 <SUBGRF_SetModulationParams+0x7c>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8014fe6:	6862      	ldr	r2, [r4, #4]
 8014fe8:	4b0d      	ldr	r3, [pc, #52]	; (8015020 <SUBGRF_SetModulationParams+0x108>)
 8014fea:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8014fee:	0c1a      	lsrs	r2, r3, #16
 8014ff0:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8014ff4:	0a1a      	lsrs	r2, r3, #8
 8014ff6:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8014ffa:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8014ffe:	7b23      	ldrb	r3, [r4, #12]
 8015000:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8015004:	7b63      	ldrb	r3, [r4, #13]
 8015006:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801500a:	2205      	movs	r2, #5
 801500c:	4669      	mov	r1, sp
 801500e:	208b      	movs	r0, #139	; 0x8b
 8015010:	f7ff fc5e 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8015014:	e7be      	b.n	8014f94 <SUBGRF_SetModulationParams+0x7c>
 8015016:	bf00      	nop
 8015018:	08016188 	.word	0x08016188
 801501c:	20003c47 	.word	0x20003c47
 8015020:	3d090000 	.word	0x3d090000
 8015024:	01e84800 	.word	0x01e84800

08015028 <SUBGRF_SetPacketParams>:
{
 8015028:	b510      	push	{r4, lr}
 801502a:	b084      	sub	sp, #16
 801502c:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801502e:	ab01      	add	r3, sp, #4
 8015030:	4a33      	ldr	r2, [pc, #204]	; (8015100 <SUBGRF_SetPacketParams+0xd8>)
 8015032:	ca07      	ldmia	r2, {r0, r1, r2}
 8015034:	c303      	stmia	r3!, {r0, r1}
 8015036:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 8015038:	7820      	ldrb	r0, [r4, #0]
 801503a:	4b32      	ldr	r3, [pc, #200]	; (8015104 <SUBGRF_SetPacketParams+0xdc>)
 801503c:	781b      	ldrb	r3, [r3, #0]
 801503e:	4298      	cmp	r0, r3
 8015040:	d106      	bne.n	8015050 <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 8015042:	7823      	ldrb	r3, [r4, #0]
 8015044:	2b03      	cmp	r3, #3
 8015046:	d82a      	bhi.n	801509e <SUBGRF_SetPacketParams+0x76>
 8015048:	e8df f003 	tbb	[pc, r3]
 801504c:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 8015050:	f7ff feba 	bl	8014dc8 <SUBGRF_SetPacketType>
 8015054:	e7f5      	b.n	8015042 <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8015056:	7a63      	ldrb	r3, [r4, #9]
 8015058:	2bf1      	cmp	r3, #241	; 0xf1
 801505a:	d022      	beq.n	80150a2 <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801505c:	2bf2      	cmp	r3, #242	; 0xf2
 801505e:	d02a      	beq.n	80150b6 <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8015060:	8862      	ldrh	r2, [r4, #2]
 8015062:	0a11      	lsrs	r1, r2, #8
 8015064:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8015068:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801506c:	7922      	ldrb	r2, [r4, #4]
 801506e:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8015072:	7962      	ldrb	r2, [r4, #5]
 8015074:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8015078:	79a2      	ldrb	r2, [r4, #6]
 801507a:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801507e:	79e2      	ldrb	r2, [r4, #7]
 8015080:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8015084:	7a22      	ldrb	r2, [r4, #8]
 8015086:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 801508a:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801508e:	7aa3      	ldrb	r3, [r4, #10]
 8015090:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 8015094:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8015096:	a901      	add	r1, sp, #4
 8015098:	208c      	movs	r0, #140	; 0x8c
 801509a:	f7ff fc19 	bl	80148d0 <SUBGRF_WriteCommand>
}
 801509e:	b004      	add	sp, #16
 80150a0:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80150a2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80150a6:	f7ff fbb2 	bl	801480e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80150aa:	f248 0005 	movw	r0, #32773	; 0x8005
 80150ae:	f7ff fbc2 	bl	8014836 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80150b2:	2302      	movs	r3, #2
 80150b4:	e7d4      	b.n	8015060 <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80150b6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80150ba:	f7ff fba8 	bl	801480e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80150be:	f241 0021 	movw	r0, #4129	; 0x1021
 80150c2:	f7ff fbb8 	bl	8014836 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80150c6:	2306      	movs	r3, #6
 80150c8:	e7ca      	b.n	8015060 <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80150ca:	7b23      	ldrb	r3, [r4, #12]
 80150cc:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 80150d0:	2201      	movs	r2, #1
        break;
 80150d2:	e7e0      	b.n	8015096 <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80150d4:	89e3      	ldrh	r3, [r4, #14]
 80150d6:	0a1a      	lsrs	r2, r3, #8
 80150d8:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80150dc:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80150e0:	7c23      	ldrb	r3, [r4, #16]
 80150e2:	4a09      	ldr	r2, [pc, #36]	; (8015108 <SUBGRF_SetPacketParams+0xe0>)
 80150e4:	7013      	strb	r3, [r2, #0]
 80150e6:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80150ea:	7c63      	ldrb	r3, [r4, #17]
 80150ec:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80150f0:	7ca3      	ldrb	r3, [r4, #18]
 80150f2:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80150f6:	7ce3      	ldrb	r3, [r4, #19]
 80150f8:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 80150fc:	2206      	movs	r2, #6
        break;
 80150fe:	e7ca      	b.n	8015096 <SUBGRF_SetPacketParams+0x6e>
 8015100:	08016190 	.word	0x08016190
 8015104:	20003c47 	.word	0x20003c47
 8015108:	20003c45 	.word	0x20003c45

0801510c <SUBGRF_SetBufferBaseAddress>:
{
 801510c:	b500      	push	{lr}
 801510e:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 8015110:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8015114:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8015118:	2202      	movs	r2, #2
 801511a:	a901      	add	r1, sp, #4
 801511c:	208f      	movs	r0, #143	; 0x8f
 801511e:	f7ff fbd7 	bl	80148d0 <SUBGRF_WriteCommand>
}
 8015122:	b003      	add	sp, #12
 8015124:	f85d fb04 	ldr.w	pc, [sp], #4

08015128 <SUBGRF_ReadCommand>:
{
 8015128:	b510      	push	{r4, lr}
 801512a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801512c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015130:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8015132:	460a      	mov	r2, r1
 8015134:	4601      	mov	r1, r0
 8015136:	4803      	ldr	r0, [pc, #12]	; (8015144 <SUBGRF_ReadCommand+0x1c>)
 8015138:	f7f2 fba6 	bl	8007888 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801513c:	f384 8810 	msr	PRIMASK, r4
}
 8015140:	bd10      	pop	{r4, pc}
 8015142:	bf00      	nop
 8015144:	20000248 	.word	0x20000248

08015148 <SUBGRF_GetRssiInst>:
{
 8015148:	b500      	push	{lr}
 801514a:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801514c:	2201      	movs	r2, #1
 801514e:	a901      	add	r1, sp, #4
 8015150:	2015      	movs	r0, #21
 8015152:	f7ff ffe9 	bl	8015128 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8015156:	f89d 0004 	ldrb.w	r0, [sp, #4]
 801515a:	4240      	negs	r0, r0
}
 801515c:	1040      	asrs	r0, r0, #1
 801515e:	b003      	add	sp, #12
 8015160:	f85d fb04 	ldr.w	pc, [sp], #4

08015164 <SUBGRF_GetRxBufferStatus>:
{
 8015164:	b530      	push	{r4, r5, lr}
 8015166:	b083      	sub	sp, #12
 8015168:	4605      	mov	r5, r0
 801516a:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801516c:	2202      	movs	r2, #2
 801516e:	a901      	add	r1, sp, #4
 8015170:	2013      	movs	r0, #19
 8015172:	f7ff ffd9 	bl	8015128 <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8015176:	f7ff fadf 	bl	8014738 <SUBGRF_GetPacketType>
 801517a:	2801      	cmp	r0, #1
 801517c:	d007      	beq.n	801518e <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 801517e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8015182:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 8015184:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8015188:	7023      	strb	r3, [r4, #0]
}
 801518a:	b003      	add	sp, #12
 801518c:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801518e:	4b05      	ldr	r3, [pc, #20]	; (80151a4 <SUBGRF_GetRxBufferStatus+0x40>)
 8015190:	781b      	ldrb	r3, [r3, #0]
 8015192:	b2db      	uxtb	r3, r3
 8015194:	2b01      	cmp	r3, #1
 8015196:	d1f2      	bne.n	801517e <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8015198:	f240 7002 	movw	r0, #1794	; 0x702
 801519c:	f7ff fae2 	bl	8014764 <SUBGRF_ReadRegister>
 80151a0:	7028      	strb	r0, [r5, #0]
 80151a2:	e7ef      	b.n	8015184 <SUBGRF_GetRxBufferStatus+0x20>
 80151a4:	20003c45 	.word	0x20003c45

080151a8 <SUBGRF_GetPayload>:
{
 80151a8:	b570      	push	{r4, r5, r6, lr}
 80151aa:	b082      	sub	sp, #8
 80151ac:	4606      	mov	r6, r0
 80151ae:	460c      	mov	r4, r1
 80151b0:	4615      	mov	r5, r2
    uint8_t offset = 0;
 80151b2:	2300      	movs	r3, #0
 80151b4:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 80151b8:	f10d 0107 	add.w	r1, sp, #7
 80151bc:	4620      	mov	r0, r4
 80151be:	f7ff ffd1 	bl	8015164 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80151c2:	7822      	ldrb	r2, [r4, #0]
 80151c4:	42aa      	cmp	r2, r5
 80151c6:	d902      	bls.n	80151ce <SUBGRF_GetPayload+0x26>
        return 1;
 80151c8:	2001      	movs	r0, #1
}
 80151ca:	b002      	add	sp, #8
 80151cc:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80151ce:	4631      	mov	r1, r6
 80151d0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80151d4:	f7ff fb6c 	bl	80148b0 <SUBGRF_ReadBuffer>
    return 0;
 80151d8:	2000      	movs	r0, #0
 80151da:	e7f6      	b.n	80151ca <SUBGRF_GetPayload+0x22>

080151dc <SUBGRF_GetPacketStatus>:
{
 80151dc:	b510      	push	{r4, lr}
 80151de:	b082      	sub	sp, #8
 80151e0:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80151e2:	2203      	movs	r2, #3
 80151e4:	a901      	add	r1, sp, #4
 80151e6:	2014      	movs	r0, #20
 80151e8:	f7ff ff9e 	bl	8015128 <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 80151ec:	f7ff faa4 	bl	8014738 <SUBGRF_GetPacketType>
 80151f0:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 80151f2:	b148      	cbz	r0, 8015208 <SUBGRF_GetPacketStatus+0x2c>
 80151f4:	2801      	cmp	r0, #1
 80151f6:	d018      	beq.n	801522a <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80151f8:	2214      	movs	r2, #20
 80151fa:	2100      	movs	r1, #0
 80151fc:	4620      	mov	r0, r4
 80151fe:	f000 fb20 	bl	8015842 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8015202:	230f      	movs	r3, #15
 8015204:	7023      	strb	r3, [r4, #0]
}
 8015206:	e00e      	b.n	8015226 <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8015208:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801520c:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801520e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8015212:	425b      	negs	r3, r3
 8015214:	105b      	asrs	r3, r3, #1
 8015216:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8015218:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801521c:	425b      	negs	r3, r3
 801521e:	105b      	asrs	r3, r3, #1
 8015220:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8015222:	2300      	movs	r3, #0
 8015224:	60a3      	str	r3, [r4, #8]
}
 8015226:	b002      	add	sp, #8
 8015228:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801522a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801522e:	425b      	negs	r3, r3
 8015230:	105b      	asrs	r3, r3, #1
 8015232:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8015234:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 8015238:	3302      	adds	r3, #2
 801523a:	109b      	asrs	r3, r3, #2
 801523c:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801523e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8015242:	425b      	negs	r3, r3
 8015244:	105b      	asrs	r3, r3, #1
 8015246:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8015248:	4b01      	ldr	r3, [pc, #4]	; (8015250 <SUBGRF_GetPacketStatus+0x74>)
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	6123      	str	r3, [r4, #16]
            break;
 801524e:	e7ea      	b.n	8015226 <SUBGRF_GetPacketStatus+0x4a>
 8015250:	20003c40 	.word	0x20003c40

08015254 <SUBGRF_SetSwitch>:
{
 8015254:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 8015256:	2901      	cmp	r1, #1
 8015258:	d003      	beq.n	8015262 <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801525a:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 801525c:	f7ee fa34 	bl	80036c8 <RBI_ConfigRFSwitch>
}
 8015260:	bd10      	pop	{r4, pc}
 8015262:	4604      	mov	r4, r0
 8015264:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 8015266:	2c01      	cmp	r4, #1
 8015268:	d003      	beq.n	8015272 <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 801526a:	2c02      	cmp	r4, #2
 801526c:	d1f6      	bne.n	801525c <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 801526e:	2003      	movs	r0, #3
 8015270:	e7f4      	b.n	801525c <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8015272:	2004      	movs	r0, #4
 8015274:	f7ff fa86 	bl	8014784 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 8015278:	2002      	movs	r0, #2
 801527a:	e7f6      	b.n	801526a <SUBGRF_SetSwitch+0x16>

0801527c <SUBGRF_SetRfTxPower>:
{
 801527c:	b538      	push	{r3, r4, r5, lr}
 801527e:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 8015280:	f7ee fa26 	bl	80036d0 <RBI_GetTxConfig>
    switch (TxConfig)
 8015284:	b148      	cbz	r0, 801529a <SUBGRF_SetRfTxPower+0x1e>
 8015286:	2802      	cmp	r0, #2
 8015288:	d10d      	bne.n	80152a6 <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 801528a:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801528c:	2202      	movs	r2, #2
 801528e:	4621      	mov	r1, r4
 8015290:	4628      	mov	r0, r5
 8015292:	f7ff fdb3 	bl	8014dfc <SUBGRF_SetTxParams>
}
 8015296:	4628      	mov	r0, r5
 8015298:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 801529a:	2c0f      	cmp	r4, #15
 801529c:	dc01      	bgt.n	80152a2 <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 801529e:	2501      	movs	r5, #1
 80152a0:	e7f4      	b.n	801528c <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 80152a2:	2502      	movs	r5, #2
 80152a4:	e7f2      	b.n	801528c <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 80152a6:	2501      	movs	r5, #1
 80152a8:	e7f0      	b.n	801528c <SUBGRF_SetRfTxPower+0x10>

080152aa <SUBGRF_GetRadioWakeUpTime>:
}
 80152aa:	2001      	movs	r0, #1
 80152ac:	4770      	bx	lr
	...

080152b0 <HAL_SUBGHZ_TxCpltCallback>:
{
 80152b0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80152b2:	4b02      	ldr	r3, [pc, #8]	; (80152bc <HAL_SUBGHZ_TxCpltCallback+0xc>)
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	2001      	movs	r0, #1
 80152b8:	4798      	blx	r3
}
 80152ba:	bd08      	pop	{r3, pc}
 80152bc:	20003c48 	.word	0x20003c48

080152c0 <HAL_SUBGHZ_RxCpltCallback>:
{
 80152c0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80152c2:	4b02      	ldr	r3, [pc, #8]	; (80152cc <HAL_SUBGHZ_RxCpltCallback+0xc>)
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	2002      	movs	r0, #2
 80152c8:	4798      	blx	r3
}
 80152ca:	bd08      	pop	{r3, pc}
 80152cc:	20003c48 	.word	0x20003c48

080152d0 <HAL_SUBGHZ_CRCErrorCallback>:
{
 80152d0:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80152d2:	4b02      	ldr	r3, [pc, #8]	; (80152dc <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	2040      	movs	r0, #64	; 0x40
 80152d8:	4798      	blx	r3
}
 80152da:	bd08      	pop	{r3, pc}
 80152dc:	20003c48 	.word	0x20003c48

080152e0 <HAL_SUBGHZ_CADStatusCallback>:
{
 80152e0:	b508      	push	{r3, lr}
    switch (cadstatus)
 80152e2:	b111      	cbz	r1, 80152ea <HAL_SUBGHZ_CADStatusCallback+0xa>
 80152e4:	2901      	cmp	r1, #1
 80152e6:	d005      	beq.n	80152f4 <HAL_SUBGHZ_CADStatusCallback+0x14>
}
 80152e8:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80152ea:	4b05      	ldr	r3, [pc, #20]	; (8015300 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	2080      	movs	r0, #128	; 0x80
 80152f0:	4798      	blx	r3
            break;
 80152f2:	e7f9      	b.n	80152e8 <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80152f4:	4b02      	ldr	r3, [pc, #8]	; (8015300 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80152fc:	4798      	blx	r3
}
 80152fe:	e7f3      	b.n	80152e8 <HAL_SUBGHZ_CADStatusCallback+0x8>
 8015300:	20003c48 	.word	0x20003c48

08015304 <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 8015304:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8015306:	4b03      	ldr	r3, [pc, #12]	; (8015314 <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	f44f 7000 	mov.w	r0, #512	; 0x200
 801530e:	4798      	blx	r3
}
 8015310:	bd08      	pop	{r3, pc}
 8015312:	bf00      	nop
 8015314:	20003c48 	.word	0x20003c48

08015318 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 8015318:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801531a:	4b02      	ldr	r3, [pc, #8]	; (8015324 <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	2020      	movs	r0, #32
 8015320:	4798      	blx	r3
}
 8015322:	bd08      	pop	{r3, pc}
 8015324:	20003c48 	.word	0x20003c48

08015328 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 8015328:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801532a:	4b02      	ldr	r3, [pc, #8]	; (8015334 <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	2004      	movs	r0, #4
 8015330:	4798      	blx	r3
}
 8015332:	bd08      	pop	{r3, pc}
 8015334:	20003c48 	.word	0x20003c48

08015338 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 8015338:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801533a:	4b02      	ldr	r3, [pc, #8]	; (8015344 <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	2008      	movs	r0, #8
 8015340:	4798      	blx	r3
}
 8015342:	bd08      	pop	{r3, pc}
 8015344:	20003c48 	.word	0x20003c48

08015348 <HAL_SUBGHZ_HeaderValidCallback>:
{
 8015348:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801534a:	4b02      	ldr	r3, [pc, #8]	; (8015354 <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	2010      	movs	r0, #16
 8015350:	4798      	blx	r3
}
 8015352:	bd08      	pop	{r3, pc}
 8015354:	20003c48 	.word	0x20003c48

08015358 <HAL_SUBGHZ_LrFhssHopCallback>:
{
 8015358:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801535a:	4b03      	ldr	r3, [pc, #12]	; (8015368 <HAL_SUBGHZ_LrFhssHopCallback+0x10>)
 801535c:	681b      	ldr	r3, [r3, #0]
 801535e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8015362:	4798      	blx	r3
}
 8015364:	bd08      	pop	{r3, pc}
 8015366:	bf00      	nop
 8015368:	20003c48 	.word	0x20003c48

0801536c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 801536c:	4601      	mov	r1, r0
 801536e:	b188      	cbz	r0, 8015394 <SUBGRF_GetFskBandwidthRegValue+0x28>
    {
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8015370:	2300      	movs	r3, #0
 8015372:	2b15      	cmp	r3, #21
 8015374:	d80d      	bhi.n	8015392 <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8015376:	4618      	mov	r0, r3
 8015378:	4a07      	ldr	r2, [pc, #28]	; (8015398 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 801537a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801537e:	428a      	cmp	r2, r1
 8015380:	d802      	bhi.n	8015388 <SUBGRF_GetFskBandwidthRegValue+0x1c>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8015382:	3301      	adds	r3, #1
 8015384:	b2db      	uxtb	r3, r3
 8015386:	e7f4      	b.n	8015372 <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 8015388:	4b03      	ldr	r3, [pc, #12]	; (8015398 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 801538a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801538e:	7918      	ldrb	r0, [r3, #4]
 8015390:	4770      	bx	lr
        }
    }
    // ERROR: Value not found
    while( 1 );
 8015392:	e7fe      	b.n	8015392 <SUBGRF_GetFskBandwidthRegValue+0x26>
        return( 0x1F );
 8015394:	201f      	movs	r0, #31
}
 8015396:	4770      	bx	lr
 8015398:	0801723c 	.word	0x0801723c

0801539c <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801539c:	b570      	push	{r4, r5, r6, lr}
 801539e:	b082      	sub	sp, #8
 80153a0:	4605      	mov	r5, r0
 80153a2:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 80153a4:	4b1d      	ldr	r3, [pc, #116]	; (801541c <SUBGRF_GetCFO+0x80>)
 80153a6:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 80153a8:	f640 0007 	movw	r0, #2055	; 0x807
 80153ac:	f7ff f9da 	bl	8014764 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 80153b0:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 80153b4:	3308      	adds	r3, #8
 80153b6:	446b      	add	r3, sp
 80153b8:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 80153bc:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 80153c0:	3301      	adds	r3, #1
 80153c2:	fa02 f303 	lsl.w	r3, r2, r3
 80153c6:	4a16      	ldr	r2, [pc, #88]	; (8015420 <SUBGRF_GetCFO+0x84>)
 80153c8:	fbb2 f2f3 	udiv	r2, r2, r3
  uint32_t cf_osr = cf_fs / bitRate;
 80153cc:	fbb2 f0f5 	udiv	r0, r2, r5
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 80153d0:	2807      	cmp	r0, #7
 80153d2:	d921      	bls.n	8015418 <SUBGRF_GetCFO+0x7c>
  uint8_t interp = 1;
 80153d4:	2301      	movs	r3, #1
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 80153d6:	fb03 f000 	mul.w	r0, r3, r0
 80153da:	2803      	cmp	r0, #3
 80153dc:	d800      	bhi.n	80153e0 <SUBGRF_GetCFO+0x44>
  {
    interp = 4;
 80153de:	2304      	movs	r3, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80153e0:	fb02 f503 	mul.w	r5, r2, r3
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 80153e4:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 80153e8:	f7ff f9bc 	bl	8014764 <SUBGRF_ReadRegister>
 80153ec:	0206      	lsls	r6, r0, #8
 80153ee:	f406 6670 	and.w	r6, r6, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 80153f2:	f240 60b1 	movw	r0, #1713	; 0x6b1
 80153f6:	f7ff f9b5 	bl	8014764 <SUBGRF_ReadRegister>
 80153fa:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 80153fc:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8015400:	d003      	beq.n	801540a <SUBGRF_GetCFO+0x6e>
  {
    cfo_bin |= 0xFFFFF000;
 8015402:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 8015406:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801540a:	096b      	lsrs	r3, r5, #5
 801540c:	fb03 f000 	mul.w	r0, r3, r0
 8015410:	11c0      	asrs	r0, r0, #7
 8015412:	6020      	str	r0, [r4, #0]
}
 8015414:	b002      	add	sp, #8
 8015416:	bd70      	pop	{r4, r5, r6, pc}
    interp = 2;
 8015418:	2302      	movs	r3, #2
 801541a:	e7dc      	b.n	80153d6 <SUBGRF_GetCFO+0x3a>
 801541c:	0c0a0804 	.word	0x0c0a0804
 8015420:	01e84800 	.word	0x01e84800

08015424 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 8015424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015428:	4770      	bx	lr

0801542a <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 801542a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801542e:	4770      	bx	lr

08015430 <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 8015430:	4770      	bx	lr

08015432 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 8015432:	2000      	movs	r0, #0
 8015434:	4770      	bx	lr

08015436 <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 8015436:	2000      	movs	r0, #0
 8015438:	4770      	bx	lr

0801543a <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801543a:	4770      	bx	lr

0801543c <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 801543c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015440:	4770      	bx	lr

08015442 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 8015442:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015446:	4770      	bx	lr

08015448 <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 8015448:	4770      	bx	lr

0801544a <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801544a:	4770      	bx	lr

0801544c <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801544c:	4770      	bx	lr
	...

08015450 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8015450:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015452:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015456:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8015458:	4b1e      	ldr	r3, [pc, #120]	; (80154d4 <TRACE_AllocateBufer+0x84>)
 801545a:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 801545e:	8a1a      	ldrh	r2, [r3, #16]
 8015460:	4596      	cmp	lr, r2
 8015462:	d011      	beq.n	8015488 <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8015464:	4596      	cmp	lr, r2
 8015466:	d921      	bls.n	80154ac <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8015468:	f5ce 6380 	rsb	r3, lr, #1024	; 0x400
 801546c:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801546e:	4283      	cmp	r3, r0
 8015470:	d81f      	bhi.n	80154b2 <TRACE_AllocateBufer+0x62>
 8015472:	4282      	cmp	r2, r0
 8015474:	d91d      	bls.n	80154b2 <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8015476:	4b17      	ldr	r3, [pc, #92]	; (80154d4 <TRACE_AllocateBufer+0x84>)
 8015478:	2401      	movs	r4, #1
 801547a:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801547c:	f8a3 e000 	strh.w	lr, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8015480:	2400      	movs	r4, #0
 8015482:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8015484:	4613      	mov	r3, r2
 8015486:	e014      	b.n	80154b2 <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8015488:	f5ce 6380 	rsb	r3, lr, #1024	; 0x400
 801548c:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801548e:	4298      	cmp	r0, r3
 8015490:	d30f      	bcc.n	80154b2 <TRACE_AllocateBufer+0x62>
 8015492:	4282      	cmp	r2, r0
 8015494:	d90d      	bls.n	80154b2 <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8015496:	4b0f      	ldr	r3, [pc, #60]	; (80154d4 <TRACE_AllocateBufer+0x84>)
 8015498:	2401      	movs	r4, #1
 801549a:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801549c:	f8a3 e000 	strh.w	lr, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 80154a0:	f04f 0e00 	mov.w	lr, #0
 80154a4:	f8a3 e012 	strh.w	lr, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80154a8:	4613      	mov	r3, r2
 80154aa:	e002      	b.n	80154b2 <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 80154ac:	eba2 020e 	sub.w	r2, r2, lr
 80154b0:	b293      	uxth	r3, r2
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 80154b2:	4283      	cmp	r3, r0
 80154b4:	d90a      	bls.n	80154cc <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80154b6:	4a07      	ldr	r2, [pc, #28]	; (80154d4 <TRACE_AllocateBufer+0x84>)
 80154b8:	8a53      	ldrh	r3, [r2, #18]
 80154ba:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80154bc:	4403      	add	r3, r0
 80154be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80154c2:	8253      	strh	r3, [r2, #18]
    ret = 0;
 80154c4:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80154c6:	f38c 8810 	msr	PRIMASK, ip
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 80154ca:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 80154cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80154d0:	e7f9      	b.n	80154c6 <TRACE_AllocateBufer+0x76>
 80154d2:	bf00      	nop
 80154d4:	2000404c 	.word	0x2000404c

080154d8 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80154d8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80154dc:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 80154de:	4a03      	ldr	r2, [pc, #12]	; (80154ec <TRACE_Lock+0x14>)
 80154e0:	8ad3      	ldrh	r3, [r2, #22]
 80154e2:	3301      	adds	r3, #1
 80154e4:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80154e6:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80154ea:	4770      	bx	lr
 80154ec:	2000404c 	.word	0x2000404c

080154f0 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80154f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80154f4:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 80154f6:	4a03      	ldr	r2, [pc, #12]	; (8015504 <TRACE_UnLock+0x14>)
 80154f8:	8ad3      	ldrh	r3, [r2, #22]
 80154fa:	3b01      	subs	r3, #1
 80154fc:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80154fe:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8015502:	4770      	bx	lr
 8015504:	2000404c 	.word	0x2000404c

08015508 <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8015508:	4b02      	ldr	r3, [pc, #8]	; (8015514 <TRACE_IsLocked+0xc>)
 801550a:	8ad8      	ldrh	r0, [r3, #22]
}
 801550c:	3800      	subs	r0, #0
 801550e:	bf18      	it	ne
 8015510:	2001      	movne	r0, #1
 8015512:	4770      	bx	lr
 8015514:	2000404c 	.word	0x2000404c

08015518 <UTIL_ADV_TRACE_Init>:
{
 8015518:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801551a:	2218      	movs	r2, #24
 801551c:	2100      	movs	r1, #0
 801551e:	4807      	ldr	r0, [pc, #28]	; (801553c <UTIL_ADV_TRACE_Init+0x24>)
 8015520:	f000 f98f 	bl	8015842 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8015524:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015528:	2100      	movs	r1, #0
 801552a:	4805      	ldr	r0, [pc, #20]	; (8015540 <UTIL_ADV_TRACE_Init+0x28>)
 801552c:	f000 f989 	bl	8015842 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8015530:	4b04      	ldr	r3, [pc, #16]	; (8015544 <UTIL_ADV_TRACE_Init+0x2c>)
 8015532:	681b      	ldr	r3, [r3, #0]
 8015534:	4804      	ldr	r0, [pc, #16]	; (8015548 <UTIL_ADV_TRACE_Init+0x30>)
 8015536:	4798      	blx	r3
}
 8015538:	bd08      	pop	{r3, pc}
 801553a:	bf00      	nop
 801553c:	2000404c 	.word	0x2000404c
 8015540:	20003c4c 	.word	0x20003c4c
 8015544:	08016230 	.word	0x08016230
 8015548:	080156c9 	.word	0x080156c9

0801554c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801554c:	4b01      	ldr	r3, [pc, #4]	; (8015554 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 801554e:	6058      	str	r0, [r3, #4]
}
 8015550:	4770      	bx	lr
 8015552:	bf00      	nop
 8015554:	2000404c 	.word	0x2000404c

08015558 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8015558:	4b01      	ldr	r3, [pc, #4]	; (8015560 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 801555a:	7218      	strb	r0, [r3, #8]
}
 801555c:	4770      	bx	lr
 801555e:	bf00      	nop
 8015560:	2000404c 	.word	0x2000404c

08015564 <TRACE_Send>:
{
 8015564:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015566:	f3ef 8310 	mrs	r3, PRIMASK
 801556a:	461c      	mov	r4, r3
  __ASM volatile ("cpsid i" : : : "memory");
 801556c:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 801556e:	f7ff ffcb 	bl	8015508 <TRACE_IsLocked>
 8015572:	b118      	cbz	r0, 801557c <TRACE_Send+0x18>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015574:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8015578:	2000      	movs	r0, #0
}
 801557a:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 801557c:	f7ff ffac 	bl	80154d8 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8015580:	4b1c      	ldr	r3, [pc, #112]	; (80155f4 <TRACE_Send+0x90>)
 8015582:	8a1a      	ldrh	r2, [r3, #16]
 8015584:	8a5b      	ldrh	r3, [r3, #18]
 8015586:	429a      	cmp	r2, r3
 8015588:	d02e      	beq.n	80155e8 <TRACE_Send+0x84>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801558a:	491a      	ldr	r1, [pc, #104]	; (80155f4 <TRACE_Send+0x90>)
 801558c:	7889      	ldrb	r1, [r1, #2]
 801558e:	2901      	cmp	r1, #1
 8015590:	d017      	beq.n	80155c2 <TRACE_Send+0x5e>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8015592:	4a18      	ldr	r2, [pc, #96]	; (80155f4 <TRACE_Send+0x90>)
 8015594:	7892      	ldrb	r2, [r2, #2]
 8015596:	b932      	cbnz	r2, 80155a6 <TRACE_Send+0x42>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8015598:	4a16      	ldr	r2, [pc, #88]	; (80155f4 <TRACE_Send+0x90>)
 801559a:	8a12      	ldrh	r2, [r2, #16]
 801559c:	4293      	cmp	r3, r2
 801559e:	d91e      	bls.n	80155de <TRACE_Send+0x7a>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80155a0:	1a9b      	subs	r3, r3, r2
 80155a2:	4a14      	ldr	r2, [pc, #80]	; (80155f4 <TRACE_Send+0x90>)
 80155a4:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80155a6:	4e13      	ldr	r6, [pc, #76]	; (80155f4 <TRACE_Send+0x90>)
 80155a8:	8a33      	ldrh	r3, [r6, #16]
 80155aa:	4d13      	ldr	r5, [pc, #76]	; (80155f8 <TRACE_Send+0x94>)
 80155ac:	441d      	add	r5, r3
 80155ae:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 80155b2:	f7ec fb37 	bl	8001c24 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80155b6:	4b11      	ldr	r3, [pc, #68]	; (80155fc <TRACE_Send+0x98>)
 80155b8:	68db      	ldr	r3, [r3, #12]
 80155ba:	8ab1      	ldrh	r1, [r6, #20]
 80155bc:	4628      	mov	r0, r5
 80155be:	4798      	blx	r3
 80155c0:	e7db      	b.n	801557a <TRACE_Send+0x16>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80155c2:	480c      	ldr	r0, [pc, #48]	; (80155f4 <TRACE_Send+0x90>)
 80155c4:	8801      	ldrh	r1, [r0, #0]
 80155c6:	1a8a      	subs	r2, r1, r2
 80155c8:	b292      	uxth	r2, r2
 80155ca:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80155cc:	2102      	movs	r1, #2
 80155ce:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80155d0:	2100      	movs	r1, #0
 80155d2:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80155d4:	2a00      	cmp	r2, #0
 80155d6:	d1dc      	bne.n	8015592 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80155d8:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80155da:	8201      	strh	r1, [r0, #16]
 80155dc:	e7d9      	b.n	8015592 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80155de:	f5c2 6280 	rsb	r2, r2, #1024	; 0x400
 80155e2:	4b04      	ldr	r3, [pc, #16]	; (80155f4 <TRACE_Send+0x90>)
 80155e4:	829a      	strh	r2, [r3, #20]
 80155e6:	e7de      	b.n	80155a6 <TRACE_Send+0x42>
      TRACE_UnLock();
 80155e8:	f7ff ff82 	bl	80154f0 <TRACE_UnLock>
 80155ec:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80155f0:	2000      	movs	r0, #0
}
 80155f2:	e7c2      	b.n	801557a <TRACE_Send+0x16>
 80155f4:	2000404c 	.word	0x2000404c
 80155f8:	20003c4c 	.word	0x20003c4c
 80155fc:	08016230 	.word	0x08016230

08015600 <UTIL_ADV_TRACE_COND_FSend>:
{
 8015600:	b408      	push	{r3}
 8015602:	b530      	push	{r4, r5, lr}
 8015604:	b086      	sub	sp, #24
 8015606:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 8015608:	2300      	movs	r3, #0
 801560a:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801560e:	4b2b      	ldr	r3, [pc, #172]	; (80156bc <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8015610:	7a1b      	ldrb	r3, [r3, #8]
 8015612:	4283      	cmp	r3, r0
 8015614:	d34c      	bcc.n	80156b0 <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8015616:	4b29      	ldr	r3, [pc, #164]	; (80156bc <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8015618:	68db      	ldr	r3, [r3, #12]
 801561a:	4399      	bics	r1, r3
 801561c:	d14b      	bne.n	80156b6 <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801561e:	4b27      	ldr	r3, [pc, #156]	; (80156bc <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8015620:	685b      	ldr	r3, [r3, #4]
 8015622:	b123      	cbz	r3, 801562e <UTIL_ADV_TRACE_COND_FSend+0x2e>
 8015624:	b11a      	cbz	r2, 801562e <UTIL_ADV_TRACE_COND_FSend+0x2e>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8015626:	f10d 0102 	add.w	r1, sp, #2
 801562a:	a801      	add	r0, sp, #4
 801562c:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 801562e:	ab0a      	add	r3, sp, #40	; 0x28
 8015630:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8015632:	4622      	mov	r2, r4
 8015634:	f44f 7100 	mov.w	r1, #512	; 0x200
 8015638:	4821      	ldr	r0, [pc, #132]	; (80156c0 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 801563a:	f000 fbf7 	bl	8015e2c <tiny_vsnprintf_like>
 801563e:	b285      	uxth	r5, r0
  TRACE_Lock();
 8015640:	f7ff ff4a 	bl	80154d8 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8015644:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8015648:	18e8      	adds	r0, r5, r3
 801564a:	4669      	mov	r1, sp
 801564c:	b280      	uxth	r0, r0
 801564e:	f7ff feff 	bl	8015450 <TRACE_AllocateBufer>
 8015652:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8015656:	d026      	beq.n	80156a6 <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 8015658:	2300      	movs	r3, #0
 801565a:	e00d      	b.n	8015678 <UTIL_ADV_TRACE_COND_FSend+0x78>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801565c:	f8bd 2000 	ldrh.w	r2, [sp]
 8015660:	f103 0118 	add.w	r1, r3, #24
 8015664:	4469      	add	r1, sp
 8015666:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 801566a:	4916      	ldr	r1, [pc, #88]	; (80156c4 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 801566c:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 801566e:	3201      	adds	r2, #1
 8015670:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 8015674:	3301      	adds	r3, #1
 8015676:	b29b      	uxth	r3, r3
 8015678:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801567c:	429a      	cmp	r2, r3
 801567e:	d8ed      	bhi.n	801565c <UTIL_ADV_TRACE_COND_FSend+0x5c>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8015680:	f8bd 0000 	ldrh.w	r0, [sp]
 8015684:	9b05      	ldr	r3, [sp, #20]
 8015686:	4622      	mov	r2, r4
 8015688:	f44f 7100 	mov.w	r1, #512	; 0x200
 801568c:	4c0d      	ldr	r4, [pc, #52]	; (80156c4 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 801568e:	4420      	add	r0, r4
 8015690:	f000 fbcc 	bl	8015e2c <tiny_vsnprintf_like>
    TRACE_UnLock();
 8015694:	f7ff ff2c 	bl	80154f0 <TRACE_UnLock>
    return TRACE_Send();
 8015698:	f7ff ff64 	bl	8015564 <TRACE_Send>
}
 801569c:	b006      	add	sp, #24
 801569e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80156a2:	b001      	add	sp, #4
 80156a4:	4770      	bx	lr
  TRACE_UnLock();
 80156a6:	f7ff ff23 	bl	80154f0 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 80156aa:	f06f 0002 	mvn.w	r0, #2
 80156ae:	e7f5      	b.n	801569c <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_GIVEUP;
 80156b0:	f06f 0004 	mvn.w	r0, #4
 80156b4:	e7f2      	b.n	801569c <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_REGIONMASKED;
 80156b6:	f06f 0005 	mvn.w	r0, #5
 80156ba:	e7ef      	b.n	801569c <UTIL_ADV_TRACE_COND_FSend+0x9c>
 80156bc:	2000404c 	.word	0x2000404c
 80156c0:	20004064 	.word	0x20004064
 80156c4:	20003c4c 	.word	0x20003c4c

080156c8 <TRACE_TxCpltCallback>:
{
 80156c8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80156ca:	f3ef 8310 	mrs	r3, PRIMASK
 80156ce:	4619      	mov	r1, r3
  __ASM volatile ("cpsid i" : : : "memory");
 80156d0:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80156d2:	4b26      	ldr	r3, [pc, #152]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 80156d4:	789b      	ldrb	r3, [r3, #2]
 80156d6:	2b02      	cmp	r3, #2
 80156d8:	d016      	beq.n	8015708 <TRACE_TxCpltCallback+0x40>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80156da:	4a24      	ldr	r2, [pc, #144]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 80156dc:	8a13      	ldrh	r3, [r2, #16]
 80156de:	8a90      	ldrh	r0, [r2, #20]
 80156e0:	4403      	add	r3, r0
 80156e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80156e6:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80156e8:	4b20      	ldr	r3, [pc, #128]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 80156ea:	8a1a      	ldrh	r2, [r3, #16]
 80156ec:	8a5b      	ldrh	r3, [r3, #18]
 80156ee:	429a      	cmp	r2, r3
 80156f0:	d003      	beq.n	80156fa <TRACE_TxCpltCallback+0x32>
 80156f2:	481e      	ldr	r0, [pc, #120]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 80156f4:	8ac0      	ldrh	r0, [r0, #22]
 80156f6:	2801      	cmp	r0, #1
 80156f8:	d00b      	beq.n	8015712 <TRACE_TxCpltCallback+0x4a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80156fa:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 80156fe:	f7ec fa97 	bl	8001c30 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8015702:	f7ff fef5 	bl	80154f0 <TRACE_UnLock>
}
 8015706:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8015708:	4b18      	ldr	r3, [pc, #96]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 801570a:	2200      	movs	r2, #0
 801570c:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801570e:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8015710:	e7ea      	b.n	80156e8 <TRACE_TxCpltCallback+0x20>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8015712:	4816      	ldr	r0, [pc, #88]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 8015714:	7880      	ldrb	r0, [r0, #2]
 8015716:	2801      	cmp	r0, #1
 8015718:	d014      	beq.n	8015744 <TRACE_TxCpltCallback+0x7c>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801571a:	4a14      	ldr	r2, [pc, #80]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 801571c:	7892      	ldrb	r2, [r2, #2]
 801571e:	b932      	cbnz	r2, 801572e <TRACE_TxCpltCallback+0x66>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8015720:	4a12      	ldr	r2, [pc, #72]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 8015722:	8a12      	ldrh	r2, [r2, #16]
 8015724:	4293      	cmp	r3, r2
 8015726:	d91b      	bls.n	8015760 <TRACE_TxCpltCallback+0x98>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8015728:	1a9b      	subs	r3, r3, r2
 801572a:	4a10      	ldr	r2, [pc, #64]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 801572c:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801572e:	4b0f      	ldr	r3, [pc, #60]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 8015730:	8a1a      	ldrh	r2, [r3, #16]
 8015732:	480f      	ldr	r0, [pc, #60]	; (8015770 <TRACE_TxCpltCallback+0xa8>)
 8015734:	4410      	add	r0, r2
 8015736:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801573a:	4a0e      	ldr	r2, [pc, #56]	; (8015774 <TRACE_TxCpltCallback+0xac>)
 801573c:	68d2      	ldr	r2, [r2, #12]
 801573e:	8a99      	ldrh	r1, [r3, #20]
 8015740:	4790      	blx	r2
 8015742:	e7e0      	b.n	8015706 <TRACE_TxCpltCallback+0x3e>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8015744:	4c09      	ldr	r4, [pc, #36]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 8015746:	8820      	ldrh	r0, [r4, #0]
 8015748:	1a82      	subs	r2, r0, r2
 801574a:	b292      	uxth	r2, r2
 801574c:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801574e:	2002      	movs	r0, #2
 8015750:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8015752:	2000      	movs	r0, #0
 8015754:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8015756:	2a00      	cmp	r2, #0
 8015758:	d1df      	bne.n	801571a <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801575a:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801575c:	8220      	strh	r0, [r4, #16]
 801575e:	e7dc      	b.n	801571a <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8015760:	f5c2 6280 	rsb	r2, r2, #1024	; 0x400
 8015764:	4b01      	ldr	r3, [pc, #4]	; (801576c <TRACE_TxCpltCallback+0xa4>)
 8015766:	829a      	strh	r2, [r3, #20]
 8015768:	e7e1      	b.n	801572e <TRACE_TxCpltCallback+0x66>
 801576a:	bf00      	nop
 801576c:	2000404c 	.word	0x2000404c
 8015770:	20003c4c 	.word	0x20003c4c
 8015774:	08016230 	.word	0x08016230

08015778 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8015778:	2300      	movs	r3, #0
 801577a:	4a02      	ldr	r2, [pc, #8]	; (8015784 <UTIL_LPM_Init+0xc>)
 801577c:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801577e:	4a02      	ldr	r2, [pc, #8]	; (8015788 <UTIL_LPM_Init+0x10>)
 8015780:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8015782:	4770      	bx	lr
 8015784:	20004268 	.word	0x20004268
 8015788:	20004264 	.word	0x20004264

0801578c <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801578c:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015790:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8015792:	b141      	cbz	r1, 80157a6 <UTIL_LPM_SetStopMode+0x1a>
 8015794:	2901      	cmp	r1, #1
 8015796:	d103      	bne.n	80157a0 <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8015798:	4906      	ldr	r1, [pc, #24]	; (80157b4 <UTIL_LPM_SetStopMode+0x28>)
 801579a:	680a      	ldr	r2, [r1, #0]
 801579c:	4302      	orrs	r2, r0
 801579e:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80157a0:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80157a4:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 80157a6:	4903      	ldr	r1, [pc, #12]	; (80157b4 <UTIL_LPM_SetStopMode+0x28>)
 80157a8:	680a      	ldr	r2, [r1, #0]
 80157aa:	ea22 0200 	bic.w	r2, r2, r0
 80157ae:	600a      	str	r2, [r1, #0]
      break;
 80157b0:	e7f6      	b.n	80157a0 <UTIL_LPM_SetStopMode+0x14>
 80157b2:	bf00      	nop
 80157b4:	20004268 	.word	0x20004268

080157b8 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80157b8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80157bc:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 80157be:	b141      	cbz	r1, 80157d2 <UTIL_LPM_SetOffMode+0x1a>
 80157c0:	2901      	cmp	r1, #1
 80157c2:	d103      	bne.n	80157cc <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80157c4:	4906      	ldr	r1, [pc, #24]	; (80157e0 <UTIL_LPM_SetOffMode+0x28>)
 80157c6:	680a      	ldr	r2, [r1, #0]
 80157c8:	4302      	orrs	r2, r0
 80157ca:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80157cc:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80157d0:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 80157d2:	4903      	ldr	r1, [pc, #12]	; (80157e0 <UTIL_LPM_SetOffMode+0x28>)
 80157d4:	680a      	ldr	r2, [r1, #0]
 80157d6:	ea22 0200 	bic.w	r2, r2, r0
 80157da:	600a      	str	r2, [r1, #0]
      break;
 80157dc:	e7f6      	b.n	80157cc <UTIL_LPM_SetOffMode+0x14>
 80157de:	bf00      	nop
 80157e0:	20004264 	.word	0x20004264

080157e4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80157e4:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80157e6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80157ea:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80157ec:	4b0c      	ldr	r3, [pc, #48]	; (8015820 <UTIL_LPM_EnterLowPower+0x3c>)
 80157ee:	681b      	ldr	r3, [r3, #0]
 80157f0:	b13b      	cbz	r3, 8015802 <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80157f2:	4d0c      	ldr	r5, [pc, #48]	; (8015824 <UTIL_LPM_EnterLowPower+0x40>)
 80157f4:	682b      	ldr	r3, [r5, #0]
 80157f6:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80157f8:	686b      	ldr	r3, [r5, #4]
 80157fa:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80157fc:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8015800:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8015802:	4b09      	ldr	r3, [pc, #36]	; (8015828 <UTIL_LPM_EnterLowPower+0x44>)
 8015804:	681b      	ldr	r3, [r3, #0]
 8015806:	b12b      	cbz	r3, 8015814 <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 8015808:	4d06      	ldr	r5, [pc, #24]	; (8015824 <UTIL_LPM_EnterLowPower+0x40>)
 801580a:	68ab      	ldr	r3, [r5, #8]
 801580c:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801580e:	68eb      	ldr	r3, [r5, #12]
 8015810:	4798      	blx	r3
 8015812:	e7f3      	b.n	80157fc <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8015814:	4d03      	ldr	r5, [pc, #12]	; (8015824 <UTIL_LPM_EnterLowPower+0x40>)
 8015816:	692b      	ldr	r3, [r5, #16]
 8015818:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801581a:	696b      	ldr	r3, [r5, #20]
 801581c:	4798      	blx	r3
 801581e:	e7ed      	b.n	80157fc <UTIL_LPM_EnterLowPower+0x18>
 8015820:	20004268 	.word	0x20004268
 8015824:	080161cc 	.word	0x080161cc
 8015828:	20004264 	.word	0x20004264

0801582c <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 801582c:	e004      	b.n	8015838 <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 801582e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015832:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 8015836:	461a      	mov	r2, r3
 8015838:	1e53      	subs	r3, r2, #1
 801583a:	b29b      	uxth	r3, r3
 801583c:	2a00      	cmp	r2, #0
 801583e:	d1f6      	bne.n	801582e <UTIL_MEM_cpy_8+0x2>
    }
}
 8015840:	4770      	bx	lr

08015842 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8015842:	e002      	b.n	801584a <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 8015844:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 8015848:	461a      	mov	r2, r3
 801584a:	1e53      	subs	r3, r2, #1
 801584c:	b29b      	uxth	r3, r3
 801584e:	2a00      	cmp	r2, #0
 8015850:	d1f8      	bne.n	8015844 <UTIL_MEM_set_8+0x2>
  }
}
 8015852:	4770      	bx	lr

08015854 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8015854:	b082      	sub	sp, #8
 8015856:	b082      	sub	sp, #8
 8015858:	f10d 0c08 	add.w	ip, sp, #8
 801585c:	e90c 0006 	stmdb	ip, {r1, r2}
 8015860:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8015862:	2200      	movs	r2, #0
 8015864:	6002      	str	r2, [r0, #0]
 8015866:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 8015868:	440b      	add	r3, r1
 801586a:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801586c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8015870:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8015874:	440a      	add	r2, r1
 8015876:	b291      	uxth	r1, r2
 8015878:	b212      	sxth	r2, r2
 801587a:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 801587c:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8015880:	db04      	blt.n	801588c <SysTimeAdd+0x38>
  {
    c.Seconds++;
 8015882:	3301      	adds	r3, #1
 8015884:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 8015886:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 801588a:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 801588c:	b002      	add	sp, #8
 801588e:	b002      	add	sp, #8
 8015890:	4770      	bx	lr

08015892 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8015892:	b082      	sub	sp, #8
 8015894:	b082      	sub	sp, #8
 8015896:	f10d 0c08 	add.w	ip, sp, #8
 801589a:	e90c 0006 	stmdb	ip, {r1, r2}
 801589e:	9303      	str	r3, [sp, #12]
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 80158a0:	2200      	movs	r2, #0
 80158a2:	6002      	str	r2, [r0, #0]
 80158a4:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds - b.Seconds;
 80158a6:	1acb      	subs	r3, r1, r3
 80158a8:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80158aa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80158ae:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 80158b2:	1a52      	subs	r2, r2, r1
 80158b4:	b291      	uxth	r1, r2
 80158b6:	b212      	sxth	r2, r2
 80158b8:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds < 0 )
 80158ba:	2a00      	cmp	r2, #0
 80158bc:	db02      	blt.n	80158c4 <SysTimeSub+0x32>
  {
    c.Seconds--;
    c.SubSeconds += 1000;
  }
  return c;
}
 80158be:	b002      	add	sp, #8
 80158c0:	b002      	add	sp, #8
 80158c2:	4770      	bx	lr
    c.Seconds--;
 80158c4:	3b01      	subs	r3, #1
 80158c6:	6003      	str	r3, [r0, #0]
    c.SubSeconds += 1000;
 80158c8:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 80158cc:	8081      	strh	r1, [r0, #4]
  return c;
 80158ce:	e7f6      	b.n	80158be <SysTimeSub+0x2c>

080158d0 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 80158d0:	b530      	push	{r4, r5, lr}
 80158d2:	b089      	sub	sp, #36	; 0x24
 80158d4:	ac02      	add	r4, sp, #8
 80158d6:	e884 0003 	stmia.w	r4, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80158da:	2300      	movs	r3, #0
 80158dc:	9304      	str	r3, [sp, #16]
 80158de:	f8ad 3014 	strh.w	r3, [sp, #20]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80158e2:	4d0b      	ldr	r5, [pc, #44]	; (8015910 <SysTimeSet+0x40>)
 80158e4:	692b      	ldr	r3, [r5, #16]
 80158e6:	a805      	add	r0, sp, #20
 80158e8:	4798      	blx	r3
 80158ea:	4603      	mov	r3, r0
 80158ec:	9004      	str	r0, [sp, #16]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 80158ee:	9a05      	ldr	r2, [sp, #20]
 80158f0:	9200      	str	r2, [sp, #0]
 80158f2:	e894 0006 	ldmia.w	r4, {r1, r2}
 80158f6:	a806      	add	r0, sp, #24
 80158f8:	f7ff ffcb 	bl	8015892 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 80158fc:	682b      	ldr	r3, [r5, #0]
 80158fe:	9806      	ldr	r0, [sp, #24]
 8015900:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8015902:	68ab      	ldr	r3, [r5, #8]
 8015904:	f9bd 001c 	ldrsh.w	r0, [sp, #28]
 8015908:	4798      	blx	r3
}
 801590a:	b009      	add	sp, #36	; 0x24
 801590c:	bd30      	pop	{r4, r5, pc}
 801590e:	bf00      	nop
 8015910:	080161f0 	.word	0x080161f0

08015914 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8015914:	b530      	push	{r4, r5, lr}
 8015916:	b087      	sub	sp, #28
 8015918:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801591a:	2300      	movs	r3, #0
 801591c:	9304      	str	r3, [sp, #16]
 801591e:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8015922:	6003      	str	r3, [r0, #0]
 8015924:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8015926:	4d0b      	ldr	r5, [pc, #44]	; (8015954 <SysTimeGet+0x40>)
 8015928:	692b      	ldr	r3, [r5, #16]
 801592a:	a805      	add	r0, sp, #20
 801592c:	4798      	blx	r3
 801592e:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8015930:	68eb      	ldr	r3, [r5, #12]
 8015932:	4798      	blx	r3
 8015934:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8015938:	686b      	ldr	r3, [r5, #4]
 801593a:	4798      	blx	r3
 801593c:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801593e:	9b05      	ldr	r3, [sp, #20]
 8015940:	9300      	str	r3, [sp, #0]
 8015942:	9b04      	ldr	r3, [sp, #16]
 8015944:	aa02      	add	r2, sp, #8
 8015946:	ca06      	ldmia	r2, {r1, r2}
 8015948:	4620      	mov	r0, r4
 801594a:	f7ff ff83 	bl	8015854 <SysTimeAdd>

  return sysTime;
}
 801594e:	4620      	mov	r0, r4
 8015950:	b007      	add	sp, #28
 8015952:	bd30      	pop	{r4, r5, pc}
 8015954:	080161f0 	.word	0x080161f0

08015958 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8015958:	b530      	push	{r4, r5, lr}
 801595a:	b083      	sub	sp, #12
 801595c:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801595e:	2300      	movs	r3, #0
 8015960:	9300      	str	r3, [sp, #0]
 8015962:	f8ad 3004 	strh.w	r3, [sp, #4]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8015966:	4b06      	ldr	r3, [pc, #24]	; (8015980 <SysTimeGetMcuTime+0x28>)
 8015968:	691b      	ldr	r3, [r3, #16]
 801596a:	466d      	mov	r5, sp
 801596c:	a801      	add	r0, sp, #4
 801596e:	4798      	blx	r3
 8015970:	9000      	str	r0, [sp, #0]

  return calendarTime;
 8015972:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015976:	e884 0003 	stmia.w	r4, {r0, r1}
}
 801597a:	4620      	mov	r0, r4
 801597c:	b003      	add	sp, #12
 801597e:	bd30      	pop	{r4, r5, pc}
 8015980:	080161f0 	.word	0x080161f0

08015984 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 8015984:	b530      	push	{r4, r5, lr}
 8015986:	b089      	sub	sp, #36	; 0x24
 8015988:	ac02      	add	r4, sp, #8
 801598a:	e884 0003 	stmia.w	r4, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801598e:	4d0c      	ldr	r5, [pc, #48]	; (80159c0 <SysTimeToMs+0x3c>)
 8015990:	68eb      	ldr	r3, [r5, #12]
 8015992:	4798      	blx	r3
 8015994:	f8ad 001c 	strh.w	r0, [sp, #28]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8015998:	686b      	ldr	r3, [r5, #4]
 801599a:	4798      	blx	r3
 801599c:	4603      	mov	r3, r0
 801599e:	9006      	str	r0, [sp, #24]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 80159a0:	9a07      	ldr	r2, [sp, #28]
 80159a2:	9200      	str	r2, [sp, #0]
 80159a4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80159a8:	a804      	add	r0, sp, #16
 80159aa:	f7ff ff72 	bl	8015892 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 80159ae:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
}
 80159b2:	9a04      	ldr	r2, [sp, #16]
 80159b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80159b8:	fb00 3002 	mla	r0, r0, r2, r3
 80159bc:	b009      	add	sp, #36	; 0x24
 80159be:	bd30      	pop	{r4, r5, pc}
 80159c0:	080161f0 	.word	0x080161f0

080159c4 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 80159c4:	b530      	push	{r4, r5, lr}
 80159c6:	b087      	sub	sp, #28
 80159c8:	4604      	mov	r4, r0
  uint32_t seconds = timeMs / 1000;
 80159ca:	4b12      	ldr	r3, [pc, #72]	; (8015a14 <SysTimeFromMs+0x50>)
 80159cc:	fba3 2301 	umull	r2, r3, r3, r1
 80159d0:	099b      	lsrs	r3, r3, #6
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 80159d2:	9304      	str	r3, [sp, #16]
 80159d4:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 80159d8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80159dc:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 80159e0:	f8ad 1014 	strh.w	r1, [sp, #20]
  SysTime_t DeltaTime = { 0 };
 80159e4:	2300      	movs	r3, #0
 80159e6:	9302      	str	r3, [sp, #8]
 80159e8:	9303      	str	r3, [sp, #12]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80159ea:	4d0b      	ldr	r5, [pc, #44]	; (8015a18 <SysTimeFromMs+0x54>)
 80159ec:	68eb      	ldr	r3, [r5, #12]
 80159ee:	4798      	blx	r3
 80159f0:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80159f4:	686b      	ldr	r3, [r5, #4]
 80159f6:	4798      	blx	r3
 80159f8:	4603      	mov	r3, r0
 80159fa:	9002      	str	r0, [sp, #8]
  return SysTimeAdd( sysTime, DeltaTime );
 80159fc:	9a03      	ldr	r2, [sp, #12]
 80159fe:	9200      	str	r2, [sp, #0]
 8015a00:	aa06      	add	r2, sp, #24
 8015a02:	e912 0006 	ldmdb	r2, {r1, r2}
 8015a06:	4620      	mov	r0, r4
 8015a08:	f7ff ff24 	bl	8015854 <SysTimeAdd>
}
 8015a0c:	4620      	mov	r0, r4
 8015a0e:	b007      	add	sp, #28
 8015a10:	bd30      	pop	{r4, r5, pc}
 8015a12:	bf00      	nop
 8015a14:	10624dd3 	.word	0x10624dd3
 8015a18:	080161f0 	.word	0x080161f0

08015a1c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8015a1c:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8015a1e:	4b03      	ldr	r3, [pc, #12]	; (8015a2c <UTIL_TIMER_Init+0x10>)
 8015a20:	2200      	movs	r2, #0
 8015a22:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8015a24:	4b02      	ldr	r3, [pc, #8]	; (8015a30 <UTIL_TIMER_Init+0x14>)
 8015a26:	681b      	ldr	r3, [r3, #0]
 8015a28:	4798      	blx	r3
}
 8015a2a:	bd08      	pop	{r3, pc}
 8015a2c:	2000426c 	.word	0x2000426c
 8015a30:	08016204 	.word	0x08016204

08015a34 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 8015a34:	b1a8      	cbz	r0, 8015a62 <UTIL_TIMER_Create+0x2e>
{
 8015a36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a38:	4617      	mov	r7, r2
 8015a3a:	461e      	mov	r6, r3
 8015a3c:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 8015a3e:	b193      	cbz	r3, 8015a66 <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 8015a40:	2500      	movs	r5, #0
 8015a42:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8015a44:	4b09      	ldr	r3, [pc, #36]	; (8015a6c <UTIL_TIMER_Create+0x38>)
 8015a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a48:	4608      	mov	r0, r1
 8015a4a:	4798      	blx	r3
 8015a4c:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8015a4e:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 8015a50:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8015a52:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8015a54:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8015a56:	9b06      	ldr	r3, [sp, #24]
 8015a58:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8015a5a:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8015a5c:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8015a5e:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8015a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8015a62:	2001      	movs	r0, #1
}
 8015a64:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8015a66:	2001      	movs	r0, #1
 8015a68:	e7fa      	b.n	8015a60 <UTIL_TIMER_Create+0x2c>
 8015a6a:	bf00      	nop
 8015a6c:	08016204 	.word	0x08016204

08015a70 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8015a70:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8015a72:	4c03      	ldr	r4, [pc, #12]	; (8015a80 <UTIL_TIMER_GetCurrentTime+0x10>)
 8015a74:	69e3      	ldr	r3, [r4, #28]
 8015a76:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8015a78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8015a7a:	4798      	blx	r3
}
 8015a7c:	bd10      	pop	{r4, pc}
 8015a7e:	bf00      	nop
 8015a80:	08016204 	.word	0x08016204

08015a84 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8015a84:	b570      	push	{r4, r5, r6, lr}
 8015a86:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8015a88:	4d05      	ldr	r5, [pc, #20]	; (8015aa0 <UTIL_TIMER_GetElapsedTime+0x1c>)
 8015a8a:	69eb      	ldr	r3, [r5, #28]
 8015a8c:	4798      	blx	r3
 8015a8e:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8015a90:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015a92:	4630      	mov	r0, r6
 8015a94:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8015a96:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8015a98:	1a20      	subs	r0, r4, r0
 8015a9a:	4798      	blx	r3
}
 8015a9c:	bd70      	pop	{r4, r5, r6, pc}
 8015a9e:	bf00      	nop
 8015aa0:	08016204 	.word	0x08016204

08015aa4 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8015aa4:	4b05      	ldr	r3, [pc, #20]	; (8015abc <TimerExists+0x18>)
 8015aa6:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8015aa8:	e000      	b.n	8015aac <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 8015aaa:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 8015aac:	b11b      	cbz	r3, 8015ab6 <TimerExists+0x12>
    if( cur == TimerObject )
 8015aae:	4283      	cmp	r3, r0
 8015ab0:	d1fb      	bne.n	8015aaa <TimerExists+0x6>
      return true;
 8015ab2:	2001      	movs	r0, #1
  }
  return false;
}
 8015ab4:	4770      	bx	lr
  return false;
 8015ab6:	2000      	movs	r0, #0
 8015ab8:	4770      	bx	lr
 8015aba:	bf00      	nop
 8015abc:	2000426c 	.word	0x2000426c

08015ac0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8015ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ac2:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8015ac4:	4e09      	ldr	r6, [pc, #36]	; (8015aec <TimerSetTimeout+0x2c>)
 8015ac6:	6a33      	ldr	r3, [r6, #32]
 8015ac8:	4798      	blx	r3
 8015aca:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 8015acc:	2301      	movs	r3, #1
 8015ace:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8015ad0:	6827      	ldr	r7, [r4, #0]
 8015ad2:	69b6      	ldr	r6, [r6, #24]
 8015ad4:	47b0      	blx	r6
 8015ad6:	4428      	add	r0, r5
 8015ad8:	4287      	cmp	r7, r0
 8015ada:	d202      	bcs.n	8015ae2 <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8015adc:	47b0      	blx	r6
 8015ade:	4428      	add	r0, r5
 8015ae0:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8015ae2:	4b02      	ldr	r3, [pc, #8]	; (8015aec <TimerSetTimeout+0x2c>)
 8015ae4:	689b      	ldr	r3, [r3, #8]
 8015ae6:	6820      	ldr	r0, [r4, #0]
 8015ae8:	4798      	blx	r3
}
 8015aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015aec:	08016204 	.word	0x08016204

08015af0 <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8015af0:	b368      	cbz	r0, 8015b4e <UTIL_TIMER_Stop+0x5e>
{
 8015af2:	b510      	push	{r4, lr}
 8015af4:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015af6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015afa:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8015afc:	4b15      	ldr	r3, [pc, #84]	; (8015b54 <UTIL_TIMER_Stop+0x64>)
 8015afe:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 8015b00:	2301      	movs	r3, #1
 8015b02:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 8015b04:	b1e1      	cbz	r1, 8015b40 <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 8015b06:	2300      	movs	r3, #0
 8015b08:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8015b0a:	4288      	cmp	r0, r1
 8015b0c:	d006      	beq.n	8015b1c <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8015b0e:	460b      	mov	r3, r1
        while( cur != NULL )
 8015b10:	b1b3      	cbz	r3, 8015b40 <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 8015b12:	4293      	cmp	r3, r2
 8015b14:	d011      	beq.n	8015b3a <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 8015b16:	4619      	mov	r1, r3
            cur = cur->Next;
 8015b18:	695b      	ldr	r3, [r3, #20]
 8015b1a:	e7f9      	b.n	8015b10 <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 8015b1c:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 8015b1e:	6948      	ldr	r0, [r1, #20]
 8015b20:	b120      	cbz	r0, 8015b2c <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 8015b22:	4b0c      	ldr	r3, [pc, #48]	; (8015b54 <UTIL_TIMER_Stop+0x64>)
 8015b24:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 8015b26:	f7ff ffcb 	bl	8015ac0 <TimerSetTimeout>
 8015b2a:	e009      	b.n	8015b40 <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 8015b2c:	4b0a      	ldr	r3, [pc, #40]	; (8015b58 <UTIL_TIMER_Stop+0x68>)
 8015b2e:	68db      	ldr	r3, [r3, #12]
 8015b30:	4798      	blx	r3
            TimerListHead = NULL;
 8015b32:	4b08      	ldr	r3, [pc, #32]	; (8015b54 <UTIL_TIMER_Stop+0x64>)
 8015b34:	2200      	movs	r2, #0
 8015b36:	601a      	str	r2, [r3, #0]
 8015b38:	e002      	b.n	8015b40 <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 8015b3a:	695b      	ldr	r3, [r3, #20]
 8015b3c:	b123      	cbz	r3, 8015b48 <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 8015b3e:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015b40:	f384 8810 	msr	PRIMASK, r4
}
 8015b44:	2000      	movs	r0, #0
}
 8015b46:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 8015b48:	2300      	movs	r3, #0
 8015b4a:	614b      	str	r3, [r1, #20]
 8015b4c:	e7f8      	b.n	8015b40 <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 8015b4e:	2001      	movs	r0, #1
}
 8015b50:	4770      	bx	lr
 8015b52:	bf00      	nop
 8015b54:	2000426c 	.word	0x2000426c
 8015b58:	08016204 	.word	0x08016204

08015b5c <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8015b5c:	4b09      	ldr	r3, [pc, #36]	; (8015b84 <TimerInsertTimer+0x28>)
 8015b5e:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8015b60:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 8015b62:	e001      	b.n	8015b68 <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 8015b64:	461a      	mov	r2, r3
        next = next->Next;
 8015b66:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 8015b68:	6951      	ldr	r1, [r2, #20]
 8015b6a:	b139      	cbz	r1, 8015b7c <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 8015b6c:	6819      	ldr	r1, [r3, #0]
 8015b6e:	f8d0 c000 	ldr.w	ip, [r0]
 8015b72:	458c      	cmp	ip, r1
 8015b74:	d8f6      	bhi.n	8015b64 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 8015b76:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8015b78:	6143      	str	r3, [r0, #20]
        return;
 8015b7a:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 8015b7c:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 8015b7e:	2300      	movs	r3, #0
 8015b80:	6143      	str	r3, [r0, #20]
}
 8015b82:	4770      	bx	lr
 8015b84:	2000426c 	.word	0x2000426c

08015b88 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8015b88:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8015b8a:	4b05      	ldr	r3, [pc, #20]	; (8015ba0 <TimerInsertNewHeadTimer+0x18>)
 8015b8c:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 8015b8e:	b10b      	cbz	r3, 8015b94 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 8015b90:	2200      	movs	r2, #0
 8015b92:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8015b94:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8015b96:	4b02      	ldr	r3, [pc, #8]	; (8015ba0 <TimerInsertNewHeadTimer+0x18>)
 8015b98:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8015b9a:	f7ff ff91 	bl	8015ac0 <TimerSetTimeout>
}
 8015b9e:	bd08      	pop	{r3, pc}
 8015ba0:	2000426c 	.word	0x2000426c

08015ba4 <UTIL_TIMER_Start>:
{
 8015ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8015ba6:	2800      	cmp	r0, #0
 8015ba8:	d036      	beq.n	8015c18 <UTIL_TIMER_Start+0x74>
 8015baa:	4604      	mov	r4, r0
 8015bac:	f7ff ff7a 	bl	8015aa4 <TimerExists>
 8015bb0:	2800      	cmp	r0, #0
 8015bb2:	d134      	bne.n	8015c1e <UTIL_TIMER_Start+0x7a>
 8015bb4:	7a65      	ldrb	r5, [r4, #9]
 8015bb6:	2d00      	cmp	r5, #0
 8015bb8:	d133      	bne.n	8015c22 <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015bba:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015bbe:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8015bc0:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8015bc2:	4b19      	ldr	r3, [pc, #100]	; (8015c28 <UTIL_TIMER_Start+0x84>)
 8015bc4:	6a1b      	ldr	r3, [r3, #32]
 8015bc6:	4798      	blx	r3
    if( ticks < minValue )
 8015bc8:	4287      	cmp	r7, r0
 8015bca:	d300      	bcc.n	8015bce <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 8015bcc:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 8015bce:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 8015bd4:	2201      	movs	r2, #1
 8015bd6:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8015bd8:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 8015bda:	4b14      	ldr	r3, [pc, #80]	; (8015c2c <UTIL_TIMER_Start+0x88>)
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	b183      	cbz	r3, 8015c02 <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8015be0:	4b11      	ldr	r3, [pc, #68]	; (8015c28 <UTIL_TIMER_Start+0x84>)
 8015be2:	699b      	ldr	r3, [r3, #24]
 8015be4:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8015be6:	6823      	ldr	r3, [r4, #0]
 8015be8:	4418      	add	r0, r3
 8015bea:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8015bec:	4b0f      	ldr	r3, [pc, #60]	; (8015c2c <UTIL_TIMER_Start+0x88>)
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	4298      	cmp	r0, r3
 8015bf4:	d20c      	bcs.n	8015c10 <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 8015bf6:	4620      	mov	r0, r4
 8015bf8:	f7ff ffc6 	bl	8015b88 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015bfc:	f386 8810 	msr	PRIMASK, r6
}
 8015c00:	e00b      	b.n	8015c1a <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 8015c02:	4b09      	ldr	r3, [pc, #36]	; (8015c28 <UTIL_TIMER_Start+0x84>)
 8015c04:	691b      	ldr	r3, [r3, #16]
 8015c06:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8015c08:	4620      	mov	r0, r4
 8015c0a:	f7ff ffbd 	bl	8015b88 <TimerInsertNewHeadTimer>
 8015c0e:	e7f5      	b.n	8015bfc <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 8015c10:	4620      	mov	r0, r4
 8015c12:	f7ff ffa3 	bl	8015b5c <TimerInsertTimer>
 8015c16:	e7f1      	b.n	8015bfc <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 8015c18:	2501      	movs	r5, #1
}
 8015c1a:	4628      	mov	r0, r5
 8015c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 8015c1e:	2501      	movs	r5, #1
 8015c20:	e7fb      	b.n	8015c1a <UTIL_TIMER_Start+0x76>
 8015c22:	2501      	movs	r5, #1
 8015c24:	e7f9      	b.n	8015c1a <UTIL_TIMER_Start+0x76>
 8015c26:	bf00      	nop
 8015c28:	08016204 	.word	0x08016204
 8015c2c:	2000426c 	.word	0x2000426c

08015c30 <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 8015c30:	b198      	cbz	r0, 8015c5a <UTIL_TIMER_SetPeriod+0x2a>
{
 8015c32:	b510      	push	{r4, lr}
 8015c34:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8015c36:	4b0a      	ldr	r3, [pc, #40]	; (8015c60 <UTIL_TIMER_SetPeriod+0x30>)
 8015c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c3a:	4608      	mov	r0, r1
 8015c3c:	4798      	blx	r3
 8015c3e:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 8015c40:	4620      	mov	r0, r4
 8015c42:	f7ff ff2f 	bl	8015aa4 <TimerExists>
 8015c46:	b908      	cbnz	r0, 8015c4c <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8015c48:	2000      	movs	r0, #0
}
 8015c4a:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 8015c4c:	4620      	mov	r0, r4
 8015c4e:	f7ff ff4f 	bl	8015af0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8015c52:	4620      	mov	r0, r4
 8015c54:	f7ff ffa6 	bl	8015ba4 <UTIL_TIMER_Start>
 8015c58:	e7f7      	b.n	8015c4a <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 8015c5a:	2001      	movs	r0, #1
}
 8015c5c:	4770      	bx	lr
 8015c5e:	bf00      	nop
 8015c60:	08016204 	.word	0x08016204

08015c64 <UTIL_TIMER_IRQ_Handler>:
{
 8015c64:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015c66:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8015c6a:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8015c6c:	4c1e      	ldr	r4, [pc, #120]	; (8015ce8 <UTIL_TIMER_IRQ_Handler+0x84>)
 8015c6e:	6963      	ldr	r3, [r4, #20]
 8015c70:	4798      	blx	r3
 8015c72:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8015c74:	6923      	ldr	r3, [r4, #16]
 8015c76:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 8015c78:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 8015c7a:	4b1c      	ldr	r3, [pc, #112]	; (8015cec <UTIL_TIMER_IRQ_Handler+0x88>)
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	b923      	cbnz	r3, 8015c8a <UTIL_TIMER_IRQ_Handler+0x26>
 8015c80:	e018      	b.n	8015cb4 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 8015c82:	2200      	movs	r2, #0
 8015c84:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8015c86:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8015c88:	b1a3      	cbz	r3, 8015cb4 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 8015c8a:	681a      	ldr	r2, [r3, #0]
 8015c8c:	42a2      	cmp	r2, r4
 8015c8e:	d9f8      	bls.n	8015c82 <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 8015c90:	1a31      	subs	r1, r6, r0
 8015c92:	440a      	add	r2, r1
 8015c94:	601a      	str	r2, [r3, #0]
 8015c96:	e7f6      	b.n	8015c86 <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 8015c98:	4b14      	ldr	r3, [pc, #80]	; (8015cec <UTIL_TIMER_IRQ_Handler+0x88>)
 8015c9a:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 8015c9c:	6962      	ldr	r2, [r4, #20]
 8015c9e:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 8015ca0:	2300      	movs	r3, #0
 8015ca2:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 8015ca4:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 8015ca6:	68e3      	ldr	r3, [r4, #12]
 8015ca8:	6920      	ldr	r0, [r4, #16]
 8015caa:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8015cac:	8963      	ldrh	r3, [r4, #10]
 8015cae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015cb2:	d012      	beq.n	8015cda <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8015cb4:	4b0d      	ldr	r3, [pc, #52]	; (8015cec <UTIL_TIMER_IRQ_Handler+0x88>)
 8015cb6:	681b      	ldr	r3, [r3, #0]
 8015cb8:	b13b      	cbz	r3, 8015cca <UTIL_TIMER_IRQ_Handler+0x66>
 8015cba:	681c      	ldr	r4, [r3, #0]
 8015cbc:	2c00      	cmp	r4, #0
 8015cbe:	d0eb      	beq.n	8015c98 <UTIL_TIMER_IRQ_Handler+0x34>
 8015cc0:	4b09      	ldr	r3, [pc, #36]	; (8015ce8 <UTIL_TIMER_IRQ_Handler+0x84>)
 8015cc2:	699b      	ldr	r3, [r3, #24]
 8015cc4:	4798      	blx	r3
 8015cc6:	4284      	cmp	r4, r0
 8015cc8:	d3e6      	bcc.n	8015c98 <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8015cca:	4b08      	ldr	r3, [pc, #32]	; (8015cec <UTIL_TIMER_IRQ_Handler+0x88>)
 8015ccc:	6818      	ldr	r0, [r3, #0]
 8015cce:	b108      	cbz	r0, 8015cd4 <UTIL_TIMER_IRQ_Handler+0x70>
 8015cd0:	7a03      	ldrb	r3, [r0, #8]
 8015cd2:	b133      	cbz	r3, 8015ce2 <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015cd4:	f385 8810 	msr	PRIMASK, r5
}
 8015cd8:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 8015cda:	4620      	mov	r0, r4
 8015cdc:	f7ff ff62 	bl	8015ba4 <UTIL_TIMER_Start>
 8015ce0:	e7e8      	b.n	8015cb4 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 8015ce2:	f7ff feed 	bl	8015ac0 <TimerSetTimeout>
 8015ce6:	e7f5      	b.n	8015cd4 <UTIL_TIMER_IRQ_Handler+0x70>
 8015ce8:	08016204 	.word	0x08016204
 8015cec:	2000426c 	.word	0x2000426c

08015cf0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8015cf0:	4601      	mov	r1, r0
  int i = 0;
 8015cf2:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8015cf4:	e008      	b.n	8015d08 <ee_skip_atoi+0x18>
 8015cf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8015cfa:	1c53      	adds	r3, r2, #1
 8015cfc:	600b      	str	r3, [r1, #0]
 8015cfe:	7813      	ldrb	r3, [r2, #0]
 8015d00:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8015d04:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8015d08:	680a      	ldr	r2, [r1, #0]
 8015d0a:	7813      	ldrb	r3, [r2, #0]
 8015d0c:	3b30      	subs	r3, #48	; 0x30
 8015d0e:	b2db      	uxtb	r3, r3
 8015d10:	2b09      	cmp	r3, #9
 8015d12:	d9f0      	bls.n	8015cf6 <ee_skip_atoi+0x6>
  return i;
}
 8015d14:	4770      	bx	lr
	...

08015d18 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8015d18:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 8015d1c:	b093      	sub	sp, #76	; 0x4c
 8015d1e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8015d20:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8015d22:	f016 0f40 	tst.w	r6, #64	; 0x40
 8015d26:	d110      	bne.n	8015d4a <ee_number+0x32>
  char *dig = lower_digits;
 8015d28:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 8015e24 <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8015d2c:	1e9f      	subs	r7, r3, #2
 8015d2e:	2f22      	cmp	r7, #34	; 0x22
 8015d30:	d875      	bhi.n	8015e1e <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 8015d32:	f016 0401 	ands.w	r4, r6, #1
 8015d36:	d00b      	beq.n	8015d50 <ee_number+0x38>
 8015d38:	f04f 0e30 	mov.w	lr, #48	; 0x30
  sign = 0;
  if (type & SIGN)
 8015d3c:	f016 0f02 	tst.w	r6, #2
 8015d40:	d00f      	beq.n	8015d62 <ee_number+0x4a>
  {
    if (num < 0)
 8015d42:	2a00      	cmp	r2, #0
 8015d44:	db07      	blt.n	8015d56 <ee_number+0x3e>
  sign = 0;
 8015d46:	2700      	movs	r7, #0
 8015d48:	e00c      	b.n	8015d64 <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 8015d4a:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8015e28 <ee_number+0x110>
 8015d4e:	e7ed      	b.n	8015d2c <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 8015d50:	f04f 0e20 	mov.w	lr, #32
 8015d54:	e7f2      	b.n	8015d3c <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 8015d56:	4252      	negs	r2, r2
      size--;
 8015d58:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8015d5a:	3e01      	subs	r6, #1
 8015d5c:	961a      	str	r6, [sp, #104]	; 0x68
      sign = '-';
 8015d5e:	272d      	movs	r7, #45	; 0x2d
 8015d60:	e000      	b.n	8015d64 <ee_number+0x4c>
  sign = 0;
 8015d62:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 8015d64:	bb5a      	cbnz	r2, 8015dbe <ee_number+0xa6>
    tmp[i++] = '0';
 8015d66:	2330      	movs	r3, #48	; 0x30
 8015d68:	f88d 3004 	strb.w	r3, [sp, #4]
 8015d6c:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 8015d70:	45ac      	cmp	ip, r5
 8015d72:	dd00      	ble.n	8015d76 <ee_number+0x5e>
 8015d74:	4665      	mov	r5, ip
  size -= precision;
 8015d76:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8015d78:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8015d7a:	b31c      	cbz	r4, 8015dc4 <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 8015d7c:	b11f      	cbz	r7, 8015d86 <ee_number+0x6e>
 8015d7e:	f800 7b01 	strb.w	r7, [r0], #1
 8015d82:	3901      	subs	r1, #1
 8015d84:	d007      	beq.n	8015d96 <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8015d8c:	dd24      	ble.n	8015dd8 <ee_number+0xc0>
 8015d8e:	f800 eb01 	strb.w	lr, [r0], #1
 8015d92:	3901      	subs	r1, #1
 8015d94:	d1f7      	bne.n	8015d86 <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 8015d96:	b013      	add	sp, #76	; 0x4c
 8015d98:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8015d9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8015da0:	fb03 2216 	mls	r2, r3, r6, r2
 8015da4:	f81a 8002 	ldrb.w	r8, [sl, r2]
 8015da8:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 8015dac:	446a      	add	r2, sp
 8015dae:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 8015db2:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8015db4:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 8015db8:	2a00      	cmp	r2, #0
 8015dba:	d1ef      	bne.n	8015d9c <ee_number+0x84>
 8015dbc:	e7d8      	b.n	8015d70 <ee_number+0x58>
  i = 0;
 8015dbe:	f04f 0c00 	mov.w	ip, #0
 8015dc2:	e7f9      	b.n	8015db8 <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8015dca:	ddd7      	ble.n	8015d7c <ee_number+0x64>
 8015dcc:	2220      	movs	r2, #32
 8015dce:	f800 2b01 	strb.w	r2, [r0], #1
 8015dd2:	3901      	subs	r1, #1
 8015dd4:	d1f6      	bne.n	8015dc4 <ee_number+0xac>
 8015dd6:	e7de      	b.n	8015d96 <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 8015dd8:	4565      	cmp	r5, ip
 8015dda:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8015dde:	dd05      	ble.n	8015dec <ee_number+0xd4>
 8015de0:	2230      	movs	r2, #48	; 0x30
 8015de2:	f800 2b01 	strb.w	r2, [r0], #1
 8015de6:	3901      	subs	r1, #1
 8015de8:	d1f6      	bne.n	8015dd8 <ee_number+0xc0>
 8015dea:	e7d4      	b.n	8015d96 <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8015dec:	4662      	mov	r2, ip
 8015dee:	2a00      	cmp	r2, #0
 8015df0:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8015df4:	dd09      	ble.n	8015e0a <ee_number+0xf2>
 8015df6:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 8015dfa:	446a      	add	r2, sp
 8015dfc:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 8015e00:	f800 2b01 	strb.w	r2, [r0], #1
 8015e04:	3901      	subs	r1, #1
 8015e06:	d1f1      	bne.n	8015dec <ee_number+0xd4>
 8015e08:	e7c5      	b.n	8015d96 <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8015e10:	ddc1      	ble.n	8015d96 <ee_number+0x7e>
 8015e12:	2220      	movs	r2, #32
 8015e14:	f800 2b01 	strb.w	r2, [r0], #1
 8015e18:	3901      	subs	r1, #1
 8015e1a:	d1f6      	bne.n	8015e0a <ee_number+0xf2>
 8015e1c:	e7bb      	b.n	8015d96 <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 8015e1e:	2000      	movs	r0, #0
 8015e20:	e7b9      	b.n	8015d96 <ee_number+0x7e>
 8015e22:	bf00      	nop
 8015e24:	080172ec 	.word	0x080172ec
 8015e28:	08017314 	.word	0x08017314

08015e2c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8015e2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015e30:	b087      	sub	sp, #28
 8015e32:	9205      	str	r2, [sp, #20]
 8015e34:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8015e36:	1e0f      	subs	r7, r1, #0
 8015e38:	f340 80b8 	ble.w	8015fac <tiny_vsnprintf_like+0x180>
 8015e3c:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8015e3e:	4604      	mov	r4, r0
 8015e40:	e004      	b.n	8015e4c <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 8015e42:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8015e46:	9b05      	ldr	r3, [sp, #20]
 8015e48:	3301      	adds	r3, #1
 8015e4a:	9305      	str	r3, [sp, #20]
 8015e4c:	9905      	ldr	r1, [sp, #20]
 8015e4e:	780a      	ldrb	r2, [r1, #0]
 8015e50:	b922      	cbnz	r2, 8015e5c <tiny_vsnprintf_like+0x30>
 8015e52:	1ba3      	subs	r3, r4, r6
 8015e54:	1e78      	subs	r0, r7, #1
 8015e56:	4283      	cmp	r3, r0
 8015e58:	f2c0 80a2 	blt.w	8015fa0 <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 8015e5c:	1ba3      	subs	r3, r4, r6
 8015e5e:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 8015e62:	4543      	cmp	r3, r8
 8015e64:	f280 809c 	bge.w	8015fa0 <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 8015e68:	2a25      	cmp	r2, #37	; 0x25
 8015e6a:	d1ea      	bne.n	8015e42 <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8015e6c:	1c4b      	adds	r3, r1, #1
 8015e6e:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 8015e70:	784b      	ldrb	r3, [r1, #1]
 8015e72:	2b30      	cmp	r3, #48	; 0x30
 8015e74:	d020      	beq.n	8015eb8 <tiny_vsnprintf_like+0x8c>
    flags = 0;
 8015e76:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 8015e7a:	3b30      	subs	r3, #48	; 0x30
 8015e7c:	b2db      	uxtb	r3, r3
 8015e7e:	2b09      	cmp	r3, #9
 8015e80:	d91d      	bls.n	8015ebe <tiny_vsnprintf_like+0x92>
    field_width = -1;
 8015e82:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
#endif

    // Default base
    base = 10;

    switch (*fmt)
 8015e86:	9b05      	ldr	r3, [sp, #20]
 8015e88:	781a      	ldrb	r2, [r3, #0]
 8015e8a:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 8015e8e:	2b20      	cmp	r3, #32
 8015e90:	d867      	bhi.n	8015f62 <tiny_vsnprintf_like+0x136>
 8015e92:	e8df f003 	tbb	[pc, r3]
 8015e96:	664a      	.short	0x664a
 8015e98:	66666666 	.word	0x66666666
 8015e9c:	66666666 	.word	0x66666666
 8015ea0:	66621e66 	.word	0x66621e66
 8015ea4:	62666666 	.word	0x62666666
 8015ea8:	66666666 	.word	0x66666666
 8015eac:	66666666 	.word	0x66666666
 8015eb0:	19662866 	.word	0x19662866
 8015eb4:	6666      	.short	0x6666
 8015eb6:	7c          	.byte	0x7c
 8015eb7:	00          	.byte	0x00
      flags |= ZEROPAD;
 8015eb8:	f04f 0901 	mov.w	r9, #1
 8015ebc:	e7dd      	b.n	8015e7a <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 8015ebe:	a805      	add	r0, sp, #20
 8015ec0:	f7ff ff16 	bl	8015cf0 <ee_skip_atoi>
 8015ec4:	4605      	mov	r5, r0
 8015ec6:	e7de      	b.n	8015e86 <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 8015ec8:	230a      	movs	r3, #10
 8015eca:	e031      	b.n	8015f30 <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8015ecc:	2320      	movs	r3, #32
 8015ece:	f804 3b01 	strb.w	r3, [r4], #1
 8015ed2:	3d01      	subs	r5, #1
 8015ed4:	2d00      	cmp	r5, #0
 8015ed6:	dcf9      	bgt.n	8015ecc <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 8015ed8:	9b04      	ldr	r3, [sp, #16]
 8015eda:	1d1a      	adds	r2, r3, #4
 8015edc:	9204      	str	r2, [sp, #16]
 8015ede:	781b      	ldrb	r3, [r3, #0]
 8015ee0:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8015ee4:	e7af      	b.n	8015e46 <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 8015ee6:	9b04      	ldr	r3, [sp, #16]
 8015ee8:	1d1a      	adds	r2, r3, #4
 8015eea:	9204      	str	r2, [sp, #16]
 8015eec:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 8015ef0:	f1b8 0f00 	cmp.w	r8, #0
 8015ef4:	d003      	beq.n	8015efe <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 8015ef6:	4640      	mov	r0, r8
 8015ef8:	f7ea f942 	bl	8000180 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8015efc:	e006      	b.n	8015f0c <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 8015efe:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8015fb0 <tiny_vsnprintf_like+0x184>
 8015f02:	e7f8      	b.n	8015ef6 <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 8015f04:	2220      	movs	r2, #32
 8015f06:	f804 2b01 	strb.w	r2, [r4], #1
 8015f0a:	461d      	mov	r5, r3
 8015f0c:	1e6b      	subs	r3, r5, #1
 8015f0e:	4285      	cmp	r5, r0
 8015f10:	dcf8      	bgt.n	8015f04 <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8015f12:	2200      	movs	r2, #0
 8015f14:	e006      	b.n	8015f24 <tiny_vsnprintf_like+0xf8>
 8015f16:	4643      	mov	r3, r8
 8015f18:	f813 1b01 	ldrb.w	r1, [r3], #1
 8015f1c:	f804 1b01 	strb.w	r1, [r4], #1
 8015f20:	3201      	adds	r2, #1
 8015f22:	4698      	mov	r8, r3
 8015f24:	4282      	cmp	r2, r0
 8015f26:	dbf6      	blt.n	8015f16 <tiny_vsnprintf_like+0xea>
 8015f28:	e78d      	b.n	8015e46 <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 8015f2a:	f049 0940 	orr.w	r9, r9, #64	; 0x40

      case 'x':
        base = 16;
 8015f2e:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 8015f30:	f019 0f02 	tst.w	r9, #2
 8015f34:	d02f      	beq.n	8015f96 <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 8015f36:	9a04      	ldr	r2, [sp, #16]
 8015f38:	1d11      	adds	r1, r2, #4
 8015f3a:	9104      	str	r1, [sp, #16]
 8015f3c:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8015f3e:	1ba1      	subs	r1, r4, r6
 8015f40:	f8cd 9008 	str.w	r9, [sp, #8]
 8015f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015f48:	9001      	str	r0, [sp, #4]
 8015f4a:	9500      	str	r5, [sp, #0]
 8015f4c:	eba8 0101 	sub.w	r1, r8, r1
 8015f50:	4620      	mov	r0, r4
 8015f52:	f7ff fee1 	bl	8015d18 <ee_number>
 8015f56:	4604      	mov	r4, r0
 8015f58:	e775      	b.n	8015e46 <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 8015f5a:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 8015f5e:	230a      	movs	r3, #10
 8015f60:	e7e6      	b.n	8015f30 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 8015f62:	2a25      	cmp	r2, #37	; 0x25
 8015f64:	d002      	beq.n	8015f6c <tiny_vsnprintf_like+0x140>
 8015f66:	2325      	movs	r3, #37	; 0x25
 8015f68:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8015f6c:	1ba3      	subs	r3, r4, r6
 8015f6e:	4598      	cmp	r8, r3
 8015f70:	dd0f      	ble.n	8015f92 <tiny_vsnprintf_like+0x166>
        if (*fmt)
 8015f72:	9b05      	ldr	r3, [sp, #20]
 8015f74:	781a      	ldrb	r2, [r3, #0]
 8015f76:	b13a      	cbz	r2, 8015f88 <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 8015f78:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8015f7c:	1ba3      	subs	r3, r4, r6
 8015f7e:	4598      	cmp	r8, r3
 8015f80:	f73f af61 	bgt.w	8015e46 <tiny_vsnprintf_like+0x1a>
    base = 10;
 8015f84:	230a      	movs	r3, #10
 8015f86:	e7d3      	b.n	8015f30 <tiny_vsnprintf_like+0x104>
          --fmt;
 8015f88:	3b01      	subs	r3, #1
 8015f8a:	9305      	str	r3, [sp, #20]
 8015f8c:	e7f6      	b.n	8015f7c <tiny_vsnprintf_like+0x150>
        base = 16;
 8015f8e:	2310      	movs	r3, #16
 8015f90:	e7ce      	b.n	8015f30 <tiny_vsnprintf_like+0x104>
    base = 10;
 8015f92:	230a      	movs	r3, #10
 8015f94:	e7cc      	b.n	8015f30 <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 8015f96:	9a04      	ldr	r2, [sp, #16]
 8015f98:	1d11      	adds	r1, r2, #4
 8015f9a:	9104      	str	r1, [sp, #16]
 8015f9c:	6812      	ldr	r2, [r2, #0]
 8015f9e:	e7ce      	b.n	8015f3e <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	7023      	strb	r3, [r4, #0]
  return str - buf;
 8015fa4:	1ba0      	subs	r0, r4, r6
}
 8015fa6:	b007      	add	sp, #28
 8015fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 8015fac:	2000      	movs	r0, #0
 8015fae:	e7fa      	b.n	8015fa6 <tiny_vsnprintf_like+0x17a>
 8015fb0:	0801733c 	.word	0x0801733c

08015fb4 <memset>:
 8015fb4:	4402      	add	r2, r0
 8015fb6:	4603      	mov	r3, r0
 8015fb8:	4293      	cmp	r3, r2
 8015fba:	d100      	bne.n	8015fbe <memset+0xa>
 8015fbc:	4770      	bx	lr
 8015fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8015fc2:	e7f9      	b.n	8015fb8 <memset+0x4>

08015fc4 <__libc_init_array>:
 8015fc4:	b570      	push	{r4, r5, r6, lr}
 8015fc6:	4d0d      	ldr	r5, [pc, #52]	; (8015ffc <__libc_init_array+0x38>)
 8015fc8:	4c0d      	ldr	r4, [pc, #52]	; (8016000 <__libc_init_array+0x3c>)
 8015fca:	1b64      	subs	r4, r4, r5
 8015fcc:	10a4      	asrs	r4, r4, #2
 8015fce:	2600      	movs	r6, #0
 8015fd0:	42a6      	cmp	r6, r4
 8015fd2:	d109      	bne.n	8015fe8 <__libc_init_array+0x24>
 8015fd4:	4d0b      	ldr	r5, [pc, #44]	; (8016004 <__libc_init_array+0x40>)
 8015fd6:	4c0c      	ldr	r4, [pc, #48]	; (8016008 <__libc_init_array+0x44>)
 8015fd8:	f000 f8a6 	bl	8016128 <_init>
 8015fdc:	1b64      	subs	r4, r4, r5
 8015fde:	10a4      	asrs	r4, r4, #2
 8015fe0:	2600      	movs	r6, #0
 8015fe2:	42a6      	cmp	r6, r4
 8015fe4:	d105      	bne.n	8015ff2 <__libc_init_array+0x2e>
 8015fe6:	bd70      	pop	{r4, r5, r6, pc}
 8015fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8015fec:	4798      	blx	r3
 8015fee:	3601      	adds	r6, #1
 8015ff0:	e7ee      	b.n	8015fd0 <__libc_init_array+0xc>
 8015ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8015ff6:	4798      	blx	r3
 8015ff8:	3601      	adds	r6, #1
 8015ffa:	e7f2      	b.n	8015fe2 <__libc_init_array+0x1e>
 8015ffc:	08017350 	.word	0x08017350
 8016000:	08017350 	.word	0x08017350
 8016004:	08017350 	.word	0x08017350
 8016008:	08017354 	.word	0x08017354

0801600c <memcpy>:
 801600c:	440a      	add	r2, r1
 801600e:	4291      	cmp	r1, r2
 8016010:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016014:	d100      	bne.n	8016018 <memcpy+0xc>
 8016016:	4770      	bx	lr
 8016018:	b510      	push	{r4, lr}
 801601a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801601e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016022:	4291      	cmp	r1, r2
 8016024:	d1f9      	bne.n	801601a <memcpy+0xe>
 8016026:	bd10      	pop	{r4, pc}

08016028 <floor>:
 8016028:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801602c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016030:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8016034:	2e13      	cmp	r6, #19
 8016036:	460b      	mov	r3, r1
 8016038:	4607      	mov	r7, r0
 801603a:	460c      	mov	r4, r1
 801603c:	4605      	mov	r5, r0
 801603e:	dc32      	bgt.n	80160a6 <floor+0x7e>
 8016040:	2e00      	cmp	r6, #0
 8016042:	da14      	bge.n	801606e <floor+0x46>
 8016044:	a334      	add	r3, pc, #208	; (adr r3, 8016118 <floor+0xf0>)
 8016046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801604a:	f7ea f8a7 	bl	800019c <__adddf3>
 801604e:	2200      	movs	r2, #0
 8016050:	2300      	movs	r3, #0
 8016052:	f7ea fad7 	bl	8000604 <__aeabi_dcmpgt>
 8016056:	b138      	cbz	r0, 8016068 <floor+0x40>
 8016058:	2c00      	cmp	r4, #0
 801605a:	da56      	bge.n	801610a <floor+0xe2>
 801605c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8016060:	4325      	orrs	r5, r4
 8016062:	d055      	beq.n	8016110 <floor+0xe8>
 8016064:	4c2e      	ldr	r4, [pc, #184]	; (8016120 <floor+0xf8>)
 8016066:	2500      	movs	r5, #0
 8016068:	4623      	mov	r3, r4
 801606a:	462f      	mov	r7, r5
 801606c:	e025      	b.n	80160ba <floor+0x92>
 801606e:	4a2d      	ldr	r2, [pc, #180]	; (8016124 <floor+0xfc>)
 8016070:	fa42 f806 	asr.w	r8, r2, r6
 8016074:	ea01 0208 	and.w	r2, r1, r8
 8016078:	4302      	orrs	r2, r0
 801607a:	d01e      	beq.n	80160ba <floor+0x92>
 801607c:	a326      	add	r3, pc, #152	; (adr r3, 8016118 <floor+0xf0>)
 801607e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016082:	f7ea f88b 	bl	800019c <__adddf3>
 8016086:	2200      	movs	r2, #0
 8016088:	2300      	movs	r3, #0
 801608a:	f7ea fabb 	bl	8000604 <__aeabi_dcmpgt>
 801608e:	2800      	cmp	r0, #0
 8016090:	d0ea      	beq.n	8016068 <floor+0x40>
 8016092:	2c00      	cmp	r4, #0
 8016094:	bfbe      	ittt	lt
 8016096:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801609a:	4133      	asrlt	r3, r6
 801609c:	18e4      	addlt	r4, r4, r3
 801609e:	ea24 0408 	bic.w	r4, r4, r8
 80160a2:	2500      	movs	r5, #0
 80160a4:	e7e0      	b.n	8016068 <floor+0x40>
 80160a6:	2e33      	cmp	r6, #51	; 0x33
 80160a8:	dd0b      	ble.n	80160c2 <floor+0x9a>
 80160aa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80160ae:	d104      	bne.n	80160ba <floor+0x92>
 80160b0:	4602      	mov	r2, r0
 80160b2:	f7ea f873 	bl	800019c <__adddf3>
 80160b6:	4607      	mov	r7, r0
 80160b8:	460b      	mov	r3, r1
 80160ba:	4638      	mov	r0, r7
 80160bc:	4619      	mov	r1, r3
 80160be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160c2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80160c6:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80160ca:	fa28 f802 	lsr.w	r8, r8, r2
 80160ce:	ea10 0f08 	tst.w	r0, r8
 80160d2:	d0f2      	beq.n	80160ba <floor+0x92>
 80160d4:	a310      	add	r3, pc, #64	; (adr r3, 8016118 <floor+0xf0>)
 80160d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160da:	f7ea f85f 	bl	800019c <__adddf3>
 80160de:	2200      	movs	r2, #0
 80160e0:	2300      	movs	r3, #0
 80160e2:	f7ea fa8f 	bl	8000604 <__aeabi_dcmpgt>
 80160e6:	2800      	cmp	r0, #0
 80160e8:	d0be      	beq.n	8016068 <floor+0x40>
 80160ea:	2c00      	cmp	r4, #0
 80160ec:	da0a      	bge.n	8016104 <floor+0xdc>
 80160ee:	2e14      	cmp	r6, #20
 80160f0:	d101      	bne.n	80160f6 <floor+0xce>
 80160f2:	3401      	adds	r4, #1
 80160f4:	e006      	b.n	8016104 <floor+0xdc>
 80160f6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80160fa:	2301      	movs	r3, #1
 80160fc:	40b3      	lsls	r3, r6
 80160fe:	441d      	add	r5, r3
 8016100:	42af      	cmp	r7, r5
 8016102:	d8f6      	bhi.n	80160f2 <floor+0xca>
 8016104:	ea25 0508 	bic.w	r5, r5, r8
 8016108:	e7ae      	b.n	8016068 <floor+0x40>
 801610a:	2500      	movs	r5, #0
 801610c:	462c      	mov	r4, r5
 801610e:	e7ab      	b.n	8016068 <floor+0x40>
 8016110:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8016114:	e7a8      	b.n	8016068 <floor+0x40>
 8016116:	bf00      	nop
 8016118:	8800759c 	.word	0x8800759c
 801611c:	7e37e43c 	.word	0x7e37e43c
 8016120:	bff00000 	.word	0xbff00000
 8016124:	000fffff 	.word	0x000fffff

08016128 <_init>:
 8016128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801612a:	bf00      	nop
 801612c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801612e:	bc08      	pop	{r3}
 8016130:	469e      	mov	lr, r3
 8016132:	4770      	bx	lr

08016134 <_fini>:
 8016134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016136:	bf00      	nop
 8016138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801613a:	bc08      	pop	{r3}
 801613c:	469e      	mov	lr, r3
 801613e:	4770      	bx	lr
